vendor_name = ModelSim
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_node_dual_hps.qsys
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/dircc_system_rtl_gals.qip
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/dircc_system_rtl_gals.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_reset_controller.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_mm_interconnect_0.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_mm_interconnect_0_router_002.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_mm_interconnect_0_router.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_avalon_st_terminal.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_node_65538.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_node_65538_routing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_router.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_node_0_routing_output_demux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_node_0_routing_input_mux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_types.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_states_pkg.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_application_pkg.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_gals_compute_handler.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_gals_receive_handler.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_gals_rts_handler.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_gals_send_handler.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_processing.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_avalon_st_packet_sender.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_avalon_st_packet_receiver.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_status_register.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_address_gen.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_node_65537.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_node_65537_routing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_node_65536.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_node_65536_routing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_node_2.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_node_2_routing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_node_131074.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_node_131074_routing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_node_131073.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_node_131073_routing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_node_131072.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_node_131072_routing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_node_1.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_node_1_routing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_node_0.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_node_0_routing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_HPS.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_HPS_hps_io.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_sdram.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_sdram_p0_reset.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_sdram_p0.ppf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_inst_ROM.hex
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_sdram_p0.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_sdram_pll.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_sdram_p0_timing.tcl
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_sdram_p0.sdc
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/hps_AC_ROM.hex
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_HPS_hps_io_border.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_HPS_hps_io_border.sdc
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_rtl_gals/synthesis/submodules/dircc_system_rtl_gals_HPS_fpga_interfaces.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/dircc_system_nios_test_version.qsys
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/DE1_SoC.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/DE1_SoC.sdc
source_file = 1, ../build/build_chain.cdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/build/dircc_counter_rtl.stp
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/dircc_system_node_dual_hps.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_default_burst_converter.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_incr_burst_converter.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_merlin_address_alignment.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_merlin_master_agent.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_merlin_master_translator.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_merlin_width_adapter.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_reset_controller.sdc
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_reset_controller.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_reset_synchronizer.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_std_synchronizer_nocut.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/altera_wrap_burst_converter.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/conduit_avalon_mm_bridge.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_address_gen.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_router.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_HPS.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_HPS_fpga_interfaces.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_HPS_hps_io.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_HPS_hps_io_border.sdc
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_HPS_hps_io_border.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_mm_interconnect_0.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_mm_interconnect_0_router.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_mm_interconnect_0_router_002.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_avalon_st_adapter.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_avalon_st_adapter_001.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_avalon_st_adapter_timing_adapter_0.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_cpu.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_cpu_cpu.sdc
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_cpu_cpu.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_cpu_cpu_ociram_default_contents.mif
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_cpu_cpu_rf_ram_a.mif
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_cpu_cpu_rf_ram_b.mif
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_cpu_cpu_test_bench.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_fifo_in.sdc
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_fifo_in.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_fifo_out.sdc
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_fifo_out.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_irq_mapper.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_jtag_uart.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_mem.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_mm_interconnect_0.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_mm_interconnect_0_router.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_mm_interconnect_0_router_001.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_mm_interconnect_0_router_002.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_mm_interconnect_0_router_003.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_processing_timer.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_routing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_routing_input_mux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_0_routing_output_demux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_1.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_1_processing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_1_processing_mem.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_node_1_routing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/dircc_system_node_dual_hps_pll.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps.pre.xml
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_AC_ROM.hex
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_inst_ROM.hex
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_sdram.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_sdram_p0.ppf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_sdram_p0.sdc
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_sdram_p0.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_sdram_p0_reset.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_sdram_p0_timing.tcl
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/hps_sdram_pll.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/sequencer/alt_types.pre.h
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/sequencer/emif.pre.xml
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/sequencer/sdram_io.pre.h
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/sequencer/sequencer.pre.c
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/sequencer/sequencer.pre.h
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/sequencer/sequencer_auto.pre.h
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/sequencer/sequencer_auto_ac_init.pre.c
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/sequencer/sequencer_auto_inst_init.pre.c
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/sequencer/sequencer_defines.pre.h
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/sequencer/system.pre.h
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/sequencer/tclrpt.pre.c
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_node_dual_hps/submodules/sequencer/tclrpt.pre.h
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/dircc_system_nios_test_version.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_default_burst_converter.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_incr_burst_converter.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_merlin_address_alignment.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_merlin_master_agent.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_merlin_master_translator.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_merlin_width_adapter.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_reset_controller.sdc
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_reset_controller.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_reset_synchronizer.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/altera_wrap_burst_converter.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/conduit_avalon_mm_bridge.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_address_gen.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_avalon_st_terminal.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_router.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_HPS.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_HPS_fpga_interfaces.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_HPS_hps_io.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_HPS_hps_io_border.sdc
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_HPS_hps_io_border.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_mm_interconnect_0.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_mm_interconnect_0_router.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_mm_interconnect_0_router_002.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_avalon_st_adapter.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_avalon_st_adapter_001.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_avalon_st_adapter_001_timing_adapter_0.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_avalon_st_adapter_001_timing_adapter_0_fifo.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_avalon_st_adapter_timing_adapter_0.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_cpu.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_cpu_cpu.sdc
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_cpu_cpu.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_cpu_cpu_debug_slave_sysclk.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_cpu_cpu_debug_slave_tck.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_cpu_cpu_debug_slave_wrapper.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_cpu_cpu_ociram_default_contents.mif
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_cpu_cpu_rf_ram_a.mif
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_cpu_cpu_rf_ram_b.mif
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_cpu_cpu_test_bench.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_fifo_in.sdc
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_fifo_in.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_fifo_out.sdc
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_fifo_out.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_irq_mapper.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_jtag_uart.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_mem.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_mm_interconnect_0.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_mm_interconnect_0_router.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_mm_interconnect_0_router_001.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_mm_interconnect_0_router_002.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_mm_interconnect_0_router_003.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_processing_timer.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_routing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_routing_input_mux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_0_routing_output_demux.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_1.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_131072.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_131072_processing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_131072_processing_mem.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_131072_routing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_131073.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_131073_processing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_131073_processing_mem.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_131073_routing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_131074.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_131074_processing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_131074_processing_mem.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_131074_routing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_1_processing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_1_processing_mem.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_1_routing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_2.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_2_processing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_2_processing_mem.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_2_routing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_65536.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_65536_processing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_65536_processing_mem.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_65536_routing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_65537.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_65537_processing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_65537_processing_mem.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_65537_routing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_65538.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_65538_processing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_65538_processing_mem.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/dircc_system_nios_test_version_node_65538_routing.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps.pre.xml
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_AC_ROM.hex
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_inst_ROM.hex
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_sdram.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_sdram_p0.ppf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_sdram_p0.sdc
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_sdram_p0.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_sdram_p0_reset.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_sdram_p0_timing.tcl
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/hps_sdram_pll.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/sequencer/alt_types.pre.h
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/sequencer/emif.pre.xml
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/sequencer/sdram_io.pre.h
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/sequencer/sequencer.pre.c
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/sequencer/sequencer.pre.h
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/sequencer/sequencer_auto.pre.h
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/sequencer/sequencer_auto_ac_init.pre.c
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/sequencer/sequencer_auto_inst_init.pre.c
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/sequencer/sequencer_defines.pre.h
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/sequencer/system.pre.h
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/sequencer/tclrpt.pre.c
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/dircc_system_nios_test_version/submodules/sequencer/tclrpt.pre.h
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ddio_out_uqe.tdf
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/altsyncram_msi1.tdf
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/altsyncram_qid1.tdf
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/dcfifo_sov1.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/a_fefifo_mrc.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/a_fefifo_c9c.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/a_gray2bin_b9b.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/a_graycounter_au6.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/a_graycounter_f56.tdf
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_hdffe.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/mux_5nc.tdf
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/declut.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/decode_npf.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/dffpipe_bd9.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/alt_synch_pipe_kc8.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/dffpipe_ed9.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/cntr_t1b.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/dcfifo_1vr1.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/a_fefifo_3dc.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/mux_klc.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/alt_synch_pipe_lc8.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/dffpipe_fd9.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/dcfifo_d4v1.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/a_fefifo_rrc.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/alt_synch_pipe_mc8.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/dffpipe_gd9.tdf
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/scfifo_e091.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/a_dpfifo_g571.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/a_fefifo_iaf.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/cntr_sg7.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/altsyncram_tlu1.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/cntr_ggb.tdf
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/altsyncram_afl2.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/software/dircc_application_gals_27/mem_init/dircc_system_node_dual_node_0_processing_mem.hex
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/decode_sma.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/mux_pib.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/mux_rib.tdf
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/sldb7398ba3/alt_sld_fab.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/sldb7398ba3/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/sldb7398ba3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/sldb7398ba3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/sldb7398ba3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/ip/sldb7398ba3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, /opt/extra/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/altsyncram_80n1.tdf
source_file = 1, /home/patrick/Documents/Coursework/DiRCC/fpga/db/altsyncram_83n1.tdf
design_name = DE1_SoC
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0, DE1_SoC, 1
instance = comp, \HPS_DDR3_ADDR[0]~output , HPS_DDR3_ADDR[0]~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_ADDR[1]~output , HPS_DDR3_ADDR[1]~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_ADDR[2]~output , HPS_DDR3_ADDR[2]~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_ADDR[3]~output , HPS_DDR3_ADDR[3]~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_ADDR[4]~output , HPS_DDR3_ADDR[4]~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_ADDR[5]~output , HPS_DDR3_ADDR[5]~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_ADDR[6]~output , HPS_DDR3_ADDR[6]~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_ADDR[7]~output , HPS_DDR3_ADDR[7]~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_ADDR[8]~output , HPS_DDR3_ADDR[8]~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_ADDR[9]~output , HPS_DDR3_ADDR[9]~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_ADDR[10]~output , HPS_DDR3_ADDR[10]~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_ADDR[11]~output , HPS_DDR3_ADDR[11]~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_ADDR[12]~output , HPS_DDR3_ADDR[12]~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_ADDR[13]~output , HPS_DDR3_ADDR[13]~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_ADDR[14]~output , HPS_DDR3_ADDR[14]~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_BA[0]~output , HPS_DDR3_BA[0]~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_BA[1]~output , HPS_DDR3_BA[1]~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_BA[2]~output , HPS_DDR3_BA[2]~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_CAS_N~output , HPS_DDR3_CAS_N~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_CKE~output , HPS_DDR3_CKE~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_CS_N~output , HPS_DDR3_CS_N~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_ODT~output , HPS_DDR3_ODT~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_RAS_N~output , HPS_DDR3_RAS_N~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_RESET_N~output , HPS_DDR3_RESET_N~output, DE1_SoC, 1
instance = comp, \HPS_DDR3_WE_N~output , HPS_DDR3_WE_N~output, DE1_SoC, 1
instance = comp, \FPGA_I2C_SCLK~output , FPGA_I2C_SCLK~output, DE1_SoC, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, DE1_SoC, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, DE1_SoC, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, DE1_SoC, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, DE1_SoC, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, DE1_SoC, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, DE1_SoC, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, DE1_SoC, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, DE1_SoC, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, DE1_SoC, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, DE1_SoC, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, DE1_SoC, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, DE1_SoC, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, DE1_SoC, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, DE1_SoC, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, DE1_SoC, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, DE1_SoC, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, DE1_SoC, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, DE1_SoC, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, DE1_SoC, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, DE1_SoC, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, DE1_SoC, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, DE1_SoC, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, DE1_SoC, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, DE1_SoC, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, DE1_SoC, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, DE1_SoC, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, DE1_SoC, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, DE1_SoC, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, DE1_SoC, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, DE1_SoC, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, DE1_SoC, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, DE1_SoC, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, DE1_SoC, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, DE1_SoC, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, DE1_SoC, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, DE1_SoC, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, DE1_SoC, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, DE1_SoC, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, DE1_SoC, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, DE1_SoC, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, DE1_SoC, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, DE1_SoC, 1
instance = comp, \HPS_ENET_GTX_CLK~output , HPS_ENET_GTX_CLK~output, DE1_SoC, 1
instance = comp, \HPS_ENET_MDC~output , HPS_ENET_MDC~output, DE1_SoC, 1
instance = comp, \HPS_ENET_TX_DATA[0]~output , HPS_ENET_TX_DATA[0]~output, DE1_SoC, 1
instance = comp, \HPS_ENET_TX_DATA[1]~output , HPS_ENET_TX_DATA[1]~output, DE1_SoC, 1
instance = comp, \HPS_ENET_TX_DATA[2]~output , HPS_ENET_TX_DATA[2]~output, DE1_SoC, 1
instance = comp, \HPS_ENET_TX_DATA[3]~output , HPS_ENET_TX_DATA[3]~output, DE1_SoC, 1
instance = comp, \HPS_ENET_TX_EN~output , HPS_ENET_TX_EN~output, DE1_SoC, 1
instance = comp, \HPS_FLASH_DCLK~output , HPS_FLASH_DCLK~output, DE1_SoC, 1
instance = comp, \HPS_FLASH_NCSO~output , HPS_FLASH_NCSO~output, DE1_SoC, 1
instance = comp, \HPS_SD_CLK~output , HPS_SD_CLK~output, DE1_SoC, 1
instance = comp, \HPS_SPIM_CLK~output , HPS_SPIM_CLK~output, DE1_SoC, 1
instance = comp, \HPS_SPIM_MOSI~output , HPS_SPIM_MOSI~output, DE1_SoC, 1
instance = comp, \HPS_UART_TX~output , HPS_UART_TX~output, DE1_SoC, 1
instance = comp, \HPS_USB_STP~output , HPS_USB_STP~output, DE1_SoC, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, DE1_SoC, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, DE1_SoC, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, DE1_SoC, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, DE1_SoC, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, DE1_SoC, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, DE1_SoC, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, DE1_SoC, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, DE1_SoC, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, DE1_SoC, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output , dircc_system|hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output , dircc_system|hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output, DE1_SoC, 1
instance = comp, \FPGA_I2C_SDAT~output , FPGA_I2C_SDAT~output, DE1_SoC, 1
instance = comp, \GPIO_0[0]~output , GPIO_0[0]~output, DE1_SoC, 1
instance = comp, \GPIO_0[1]~output , GPIO_0[1]~output, DE1_SoC, 1
instance = comp, \GPIO_0[2]~output , GPIO_0[2]~output, DE1_SoC, 1
instance = comp, \GPIO_0[3]~output , GPIO_0[3]~output, DE1_SoC, 1
instance = comp, \GPIO_0[4]~output , GPIO_0[4]~output, DE1_SoC, 1
instance = comp, \GPIO_0[5]~output , GPIO_0[5]~output, DE1_SoC, 1
instance = comp, \GPIO_0[6]~output , GPIO_0[6]~output, DE1_SoC, 1
instance = comp, \GPIO_0[7]~output , GPIO_0[7]~output, DE1_SoC, 1
instance = comp, \GPIO_0[8]~output , GPIO_0[8]~output, DE1_SoC, 1
instance = comp, \GPIO_0[9]~output , GPIO_0[9]~output, DE1_SoC, 1
instance = comp, \GPIO_0[10]~output , GPIO_0[10]~output, DE1_SoC, 1
instance = comp, \GPIO_0[11]~output , GPIO_0[11]~output, DE1_SoC, 1
instance = comp, \GPIO_0[12]~output , GPIO_0[12]~output, DE1_SoC, 1
instance = comp, \GPIO_0[13]~output , GPIO_0[13]~output, DE1_SoC, 1
instance = comp, \GPIO_0[14]~output , GPIO_0[14]~output, DE1_SoC, 1
instance = comp, \GPIO_0[15]~output , GPIO_0[15]~output, DE1_SoC, 1
instance = comp, \GPIO_0[16]~output , GPIO_0[16]~output, DE1_SoC, 1
instance = comp, \GPIO_0[17]~output , GPIO_0[17]~output, DE1_SoC, 1
instance = comp, \GPIO_0[18]~output , GPIO_0[18]~output, DE1_SoC, 1
instance = comp, \GPIO_0[19]~output , GPIO_0[19]~output, DE1_SoC, 1
instance = comp, \GPIO_0[20]~output , GPIO_0[20]~output, DE1_SoC, 1
instance = comp, \GPIO_0[21]~output , GPIO_0[21]~output, DE1_SoC, 1
instance = comp, \GPIO_0[22]~output , GPIO_0[22]~output, DE1_SoC, 1
instance = comp, \GPIO_0[23]~output , GPIO_0[23]~output, DE1_SoC, 1
instance = comp, \GPIO_0[24]~output , GPIO_0[24]~output, DE1_SoC, 1
instance = comp, \GPIO_0[25]~output , GPIO_0[25]~output, DE1_SoC, 1
instance = comp, \GPIO_0[26]~output , GPIO_0[26]~output, DE1_SoC, 1
instance = comp, \GPIO_0[27]~output , GPIO_0[27]~output, DE1_SoC, 1
instance = comp, \GPIO_0[28]~output , GPIO_0[28]~output, DE1_SoC, 1
instance = comp, \GPIO_0[29]~output , GPIO_0[29]~output, DE1_SoC, 1
instance = comp, \GPIO_0[30]~output , GPIO_0[30]~output, DE1_SoC, 1
instance = comp, \GPIO_0[31]~output , GPIO_0[31]~output, DE1_SoC, 1
instance = comp, \GPIO_0[32]~output , GPIO_0[32]~output, DE1_SoC, 1
instance = comp, \GPIO_0[33]~output , GPIO_0[33]~output, DE1_SoC, 1
instance = comp, \GPIO_0[34]~output , GPIO_0[34]~output, DE1_SoC, 1
instance = comp, \GPIO_0[35]~output , GPIO_0[35]~output, DE1_SoC, 1
instance = comp, \GPIO_1[0]~output , GPIO_1[0]~output, DE1_SoC, 1
instance = comp, \GPIO_1[1]~output , GPIO_1[1]~output, DE1_SoC, 1
instance = comp, \GPIO_1[2]~output , GPIO_1[2]~output, DE1_SoC, 1
instance = comp, \GPIO_1[3]~output , GPIO_1[3]~output, DE1_SoC, 1
instance = comp, \GPIO_1[4]~output , GPIO_1[4]~output, DE1_SoC, 1
instance = comp, \GPIO_1[5]~output , GPIO_1[5]~output, DE1_SoC, 1
instance = comp, \GPIO_1[6]~output , GPIO_1[6]~output, DE1_SoC, 1
instance = comp, \GPIO_1[7]~output , GPIO_1[7]~output, DE1_SoC, 1
instance = comp, \GPIO_1[8]~output , GPIO_1[8]~output, DE1_SoC, 1
instance = comp, \GPIO_1[9]~output , GPIO_1[9]~output, DE1_SoC, 1
instance = comp, \GPIO_1[10]~output , GPIO_1[10]~output, DE1_SoC, 1
instance = comp, \GPIO_1[11]~output , GPIO_1[11]~output, DE1_SoC, 1
instance = comp, \GPIO_1[12]~output , GPIO_1[12]~output, DE1_SoC, 1
instance = comp, \GPIO_1[13]~output , GPIO_1[13]~output, DE1_SoC, 1
instance = comp, \GPIO_1[14]~output , GPIO_1[14]~output, DE1_SoC, 1
instance = comp, \GPIO_1[15]~output , GPIO_1[15]~output, DE1_SoC, 1
instance = comp, \GPIO_1[16]~output , GPIO_1[16]~output, DE1_SoC, 1
instance = comp, \GPIO_1[17]~output , GPIO_1[17]~output, DE1_SoC, 1
instance = comp, \GPIO_1[18]~output , GPIO_1[18]~output, DE1_SoC, 1
instance = comp, \GPIO_1[19]~output , GPIO_1[19]~output, DE1_SoC, 1
instance = comp, \GPIO_1[20]~output , GPIO_1[20]~output, DE1_SoC, 1
instance = comp, \GPIO_1[21]~output , GPIO_1[21]~output, DE1_SoC, 1
instance = comp, \GPIO_1[22]~output , GPIO_1[22]~output, DE1_SoC, 1
instance = comp, \GPIO_1[23]~output , GPIO_1[23]~output, DE1_SoC, 1
instance = comp, \GPIO_1[24]~output , GPIO_1[24]~output, DE1_SoC, 1
instance = comp, \GPIO_1[25]~output , GPIO_1[25]~output, DE1_SoC, 1
instance = comp, \GPIO_1[26]~output , GPIO_1[26]~output, DE1_SoC, 1
instance = comp, \GPIO_1[27]~output , GPIO_1[27]~output, DE1_SoC, 1
instance = comp, \GPIO_1[28]~output , GPIO_1[28]~output, DE1_SoC, 1
instance = comp, \GPIO_1[29]~output , GPIO_1[29]~output, DE1_SoC, 1
instance = comp, \GPIO_1[30]~output , GPIO_1[30]~output, DE1_SoC, 1
instance = comp, \GPIO_1[31]~output , GPIO_1[31]~output, DE1_SoC, 1
instance = comp, \GPIO_1[32]~output , GPIO_1[32]~output, DE1_SoC, 1
instance = comp, \GPIO_1[33]~output , GPIO_1[33]~output, DE1_SoC, 1
instance = comp, \GPIO_1[34]~output , GPIO_1[34]~output, DE1_SoC, 1
instance = comp, \GPIO_1[35]~output , GPIO_1[35]~output, DE1_SoC, 1
instance = comp, \HPS_CONV_USB_N~output , HPS_CONV_USB_N~output, DE1_SoC, 1
instance = comp, \HPS_ENET_INT_N~output , HPS_ENET_INT_N~output, DE1_SoC, 1
instance = comp, \HPS_ENET_MDIO~output , HPS_ENET_MDIO~output, DE1_SoC, 1
instance = comp, \HPS_FLASH_DATA[0]~output , HPS_FLASH_DATA[0]~output, DE1_SoC, 1
instance = comp, \HPS_FLASH_DATA[1]~output , HPS_FLASH_DATA[1]~output, DE1_SoC, 1
instance = comp, \HPS_FLASH_DATA[2]~output , HPS_FLASH_DATA[2]~output, DE1_SoC, 1
instance = comp, \HPS_FLASH_DATA[3]~output , HPS_FLASH_DATA[3]~output, DE1_SoC, 1
instance = comp, \HPS_GSENSOR_INT~output , HPS_GSENSOR_INT~output, DE1_SoC, 1
instance = comp, \HPS_I2C1_SCLK~output , HPS_I2C1_SCLK~output, DE1_SoC, 1
instance = comp, \HPS_I2C1_SDAT~output , HPS_I2C1_SDAT~output, DE1_SoC, 1
instance = comp, \HPS_I2C2_SCLK~output , HPS_I2C2_SCLK~output, DE1_SoC, 1
instance = comp, \HPS_I2C2_SDAT~output , HPS_I2C2_SDAT~output, DE1_SoC, 1
instance = comp, \HPS_I2C_CONTROL~output , HPS_I2C_CONTROL~output, DE1_SoC, 1
instance = comp, \HPS_LTC_GPIO~output , HPS_LTC_GPIO~output, DE1_SoC, 1
instance = comp, \HPS_SD_CMD~output , HPS_SD_CMD~output, DE1_SoC, 1
instance = comp, \HPS_SD_DATA[0]~output , HPS_SD_DATA[0]~output, DE1_SoC, 1
instance = comp, \HPS_SD_DATA[1]~output , HPS_SD_DATA[1]~output, DE1_SoC, 1
instance = comp, \HPS_SD_DATA[2]~output , HPS_SD_DATA[2]~output, DE1_SoC, 1
instance = comp, \HPS_SD_DATA[3]~output , HPS_SD_DATA[3]~output, DE1_SoC, 1
instance = comp, \HPS_SPIM_SS~output , HPS_SPIM_SS~output, DE1_SoC, 1
instance = comp, \HPS_USB_DATA[0]~output , HPS_USB_DATA[0]~output, DE1_SoC, 1
instance = comp, \HPS_USB_DATA[1]~output , HPS_USB_DATA[1]~output, DE1_SoC, 1
instance = comp, \HPS_USB_DATA[2]~output , HPS_USB_DATA[2]~output, DE1_SoC, 1
instance = comp, \HPS_USB_DATA[3]~output , HPS_USB_DATA[3]~output, DE1_SoC, 1
instance = comp, \HPS_USB_DATA[4]~output , HPS_USB_DATA[4]~output, DE1_SoC, 1
instance = comp, \HPS_USB_DATA[5]~output , HPS_USB_DATA[5]~output, DE1_SoC, 1
instance = comp, \HPS_USB_DATA[6]~output , HPS_USB_DATA[6]~output, DE1_SoC, 1
instance = comp, \HPS_USB_DATA[7]~output , HPS_USB_DATA[7]~output, DE1_SoC, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|pll|pll , dircc_system|hps|hps_io|border|hps_sdram_inst|pll|pll, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m , dircc_system|hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst , dircc_system|hps|hps_io|border|hps_sdram_inst|c0|hmc_inst, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC, 1
instance = comp, \HPS_DDR3_RZQ~input , HPS_DDR3_RZQ~input, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|oct|sd1a_0 , dircc_system|hps|hps_io|border|hps_sdram_inst|oct|sd1a_0, DE1_SoC, 1
instance = comp, \HPS_DDR3_DM[2]~_s2p_logic_blk , HPS_DDR3_DM[2]~_s2p_logic_blk, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC, 1
instance = comp, \HPS_DDR3_DM[0]~_s2p_logic_blk , HPS_DDR3_DM[0]~_s2p_logic_blk, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0], DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input , dircc_system|hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input , dircc_system|hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|gpio_inst , dircc_system|hps|hps_io|border|gpio_inst, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi, DE1_SoC, 1
instance = comp, \dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out , dircc_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out, DE1_SoC, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, DE1_SoC, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, DE1_SoC, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , dircc_system|node_0|processing|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, DE1_SoC, 1
instance = comp, \~GND , ~GND, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|ret~0, DE1_SoC, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, DE1_SoC, 1
instance = comp, \dircc_system|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , dircc_system|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, DE1_SoC, 1
instance = comp, \KEY[0]~input , KEY[0]~input, DE1_SoC, 1
instance = comp, \dircc_system|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , dircc_system|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, DE1_SoC, 1
instance = comp, \dircc_system|pll|altera_pll_i|general[0].gpll~PLL_RECONFIG , dircc_system|pll|altera_pll_i|general[0].gpll~PLL_RECONFIG, DE1_SoC, 1
instance = comp, \dircc_system|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , dircc_system|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, DE1_SoC, 1
instance = comp, \dircc_system|pll|altera_pll_i|outclk_wire[0]~CLKENA0 , dircc_system|pll|altera_pll_i|outclk_wire[0]~CLKENA0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , dircc_system|node_0|processing|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , dircc_system|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|hps|fpga_interfaces|clocks_resets , dircc_system|hps|fpga_interfaces|clocks_resets, DE1_SoC, 1
instance = comp, \dircc_system|hps|fpga_interfaces|h2f_rst_n[0]~CLKENA0 , dircc_system|hps|fpga_interfaces|h2f_rst_n[0]~CLKENA0, DE1_SoC, 1
instance = comp, \dircc_system|rst_controller_001|merged_reset~0 , dircc_system|rst_controller_001|merged_reset~0, DE1_SoC, 1
instance = comp, \dircc_system|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , dircc_system|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC, 1
instance = comp, \dircc_system|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , dircc_system|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC, 1
instance = comp, \dircc_system|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , dircc_system|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC, 1
instance = comp, \dircc_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , dircc_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , dircc_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC, 1
instance = comp, \dircc_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , dircc_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC, 1
instance = comp, \dircc_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , dircc_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]~feeder, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~7, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3]~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_phy|virtual_state_sdr~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_phy|virtual_state_sdr~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|ret~1, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~5, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~1, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~4, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~9, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~8, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_phy|virtual_state_udr~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_phy|virtual_state_udr~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|sync2_udr , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|sync2_udr, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|update_jdo_strobe , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|update_jdo_strobe, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[29] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[29]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_phy|virtual_state_cdr , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_phy|virtual_state_cdr, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize~13 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~14 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~14, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[37] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[37], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[37] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[37], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[36]~13 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[36]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[36]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[36]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[36] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[36], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[36] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[36], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|enable_action_strobe~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|enable_action_strobe~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|enable_action_strobe , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|enable_action_strobe, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_phy|virtual_state_uir , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_phy|virtual_state_uir, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|sync2_uir , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|sync2_uir, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jxuir~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jxuir~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jxuir , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jxuir, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|ir[1] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|ir[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|ir[0] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|ir[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[1]~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[1]~1 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[29] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[31] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[31] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~16 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~16, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize~14 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize~14, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize.100 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize.100, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~15 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~15, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~17 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~17, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[35] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[35], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_translator|waitrequest_reset_override~feeder , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_translator|waitrequest_reset_override~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_translator|waitrequest_reset_override , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_translator|waitrequest_reset_override, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~1 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_demux_001|src0_valid~0 , dircc_system|node_0|processing|mm_interconnect_0|cmd_demux_001|src0_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[0]~1 , dircc_system|node_0|processing|cpu|cpu|F_iw[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[12]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~13_wirecell , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~13_wirecell, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[17]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[17] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[35] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[35], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_access~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_access~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|r_sync_rst_chain[3] , dircc_system|node_0|processing|rst_controller|r_sync_rst_chain[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|r_sync_rst_chain~1 , dircc_system|node_0|processing|rst_controller|r_sync_rst_chain~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|r_sync_rst_chain[2] , dircc_system|node_0|processing|rst_controller|r_sync_rst_chain[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , dircc_system|node_0|processing|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , dircc_system|node_0|processing|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , dircc_system|node_0|processing|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , dircc_system|node_0|processing|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|always2~0 , dircc_system|node_0|processing|rst_controller|always2~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|r_early_rst , dircc_system|node_0|processing|rst_controller|r_early_rst, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_reset_req , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_reset_req, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~5 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[26] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~2 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[2] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~1 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[26]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[26] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[26]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[0] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~30 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~30, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[5]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[5] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_rd , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_rd, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_rd_d1 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_rd_d1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[0]~1 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[8] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[8] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~45 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~45, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[5]~8 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[5]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[5]~9 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[5]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[9] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[9] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[9]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[9] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_rd~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_rd~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_rd , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_rd, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~2 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[0]~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[14]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_read , dircc_system|node_0|processing|cpu|cpu|d_read, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[4]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[11]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~9 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~17 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~17, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[5] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~21 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~21, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[30]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[30] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[6] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[4]~4 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[4]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~25 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~25, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[7] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[13]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~29 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~29, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[32] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[32], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[8] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[5]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[9]~feeder , dircc_system|node_0|processing|cpu|cpu|E_src2[9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_br_cmp~0 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_br_cmp~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_br_cmp~1 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_br_cmp~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_br_cmp~2 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_br_cmp~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_br_cmp , dircc_system|node_0|processing|cpu|cpu|R_ctrl_br_cmp, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_ld~0 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_ld~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_ld~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|R_ctrl_ld~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_op_wrctl~0 , dircc_system|node_0|processing|cpu|cpu|D_op_wrctl~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_op_wrctl~1 , dircc_system|node_0|processing|cpu|cpu|D_op_wrctl~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_wrctl_inst , dircc_system|node_0|processing|cpu|cpu|R_ctrl_wrctl_inst, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|packet_in_progress~0 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|packet_in_progress~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|packet_in_progress , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|packet_in_progress, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~0 , dircc_system|node_0|processing|mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|update_grant~0 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|update_grant~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|saved_grant[0]~DUPLICATE , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|saved_grant[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[17]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_use_imm~0 , dircc_system|node_0|processing|cpu|cpu|R_src2_use_imm~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_use_imm~1 , dircc_system|node_0|processing|cpu|cpu|R_src2_use_imm~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_src_imm5_shift_rot , dircc_system|node_0|processing|cpu|cpu|R_ctrl_src_imm5_shift_rot, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_hi_imm16~0 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_hi_imm16~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_hi_imm16 , dircc_system|node_0|processing|cpu|cpu|R_ctrl_hi_imm16, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Equal62~1 , dircc_system|node_0|processing|cpu|cpu|Equal62~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Equal62~0 , dircc_system|node_0|processing|cpu|cpu|Equal62~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_force_src2_zero~3 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_force_src2_zero~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Equal0~3 , dircc_system|node_0|processing|cpu|cpu|Equal0~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_force_src2_zero~0 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_force_src2_zero~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Equal0~2 , dircc_system|node_0|processing|cpu|cpu|Equal0~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_force_src2_zero~1 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_force_src2_zero~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_force_src2_zero~4 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_force_src2_zero~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_force_src2_zero~5 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_force_src2_zero~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_force_src2_zero , dircc_system|node_0|processing|cpu|cpu|R_ctrl_force_src2_zero, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_lo[4]~0 , dircc_system|node_0|processing|cpu|cpu|R_src2_lo[4]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_b_is_dst~0 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_b_is_dst~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_use_imm~3 , dircc_system|node_0|processing|cpu|cpu|R_src2_use_imm~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_use_imm , dircc_system|node_0|processing|cpu|cpu|R_src2_use_imm, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[6]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[7]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[18]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[9] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[19]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[8]~11 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[8]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_jmp_direct , dircc_system|node_0|processing|cpu|cpu|R_ctrl_jmp_direct, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src1~1 , dircc_system|node_0|processing|cpu|cpu|R_src1~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Equal0~1 , dircc_system|node_0|processing|cpu|cpu|Equal0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_retaddr~0 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_retaddr~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_retaddr~1 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_retaddr~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_retaddr , dircc_system|node_0|processing|cpu|cpu|R_ctrl_retaddr, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src1~0 , dircc_system|node_0|processing|cpu|cpu|R_src1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add0~29 , dircc_system|node_0|processing|cpu|cpu|Add0~29, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_op_rdctl~0 , dircc_system|node_0|processing|cpu|cpu|D_op_rdctl~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_rd_ctl_reg , dircc_system|node_0|processing|cpu|cpu|R_ctrl_rd_ctl_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result~32 , dircc_system|node_0|processing|cpu|cpu|E_alu_result~32, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[11] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[47] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[47], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_a[0] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[11]~8 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[11]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[20]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|cfgrom_readdata[16]~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|cfgrom_readdata[16]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[10] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~53 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~53, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[11] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[11] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[11] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[15] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[15] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[18] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[15]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[26]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[26] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26]~feeder , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[12]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|W_alu_result[12]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[27]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[3]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[23]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[12]~feeder , dircc_system|node_0|processing|cpu|cpu|d_writedata[12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[24]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[25]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[9]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[9] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[14]~feeder , dircc_system|node_0|processing|cpu|cpu|E_src2[14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_shift_logical~0 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_shift_logical~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_shift_logical , dircc_system|node_0|processing|cpu|cpu|R_ctrl_shift_logical, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Equal62~2 , dircc_system|node_0|processing|cpu|cpu|Equal62~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_rot_right_nxt~0 , dircc_system|node_0|processing|cpu|cpu|R_ctrl_rot_right_nxt~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_rot_right , dircc_system|node_0|processing|cpu|cpu|R_ctrl_rot_right, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[28]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[3] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_agent_rsp_fifo|mem_used[0]~1 , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_agent_rsp_fifo|mem_used[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_agent_rsp_fifo|mem_used[0] , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_agent_rsp_fifo|mem_used[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_agent_rsp_fifo|mem_used[1]~0 , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_agent_rsp_fifo|mem_used[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_agent_rsp_fifo|mem_used[1] , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_agent_rsp_fifo|mem_used[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add0~37 , dircc_system|node_0|processing|cpu|cpu|Add0~37, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[29]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[24]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[24]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][57] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][57], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|WideOr1 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|WideOr1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|write~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|write~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|write , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|write, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|read~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|read~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|read , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|read, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|waitrequest , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|waitrequest, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|waitrequest~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|waitrequest~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|waitrequest~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|waitrequest~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~1 , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|always0~0 , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|always0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~feeder , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_demux_001|src0_valid~0 , dircc_system|node_0|processing|mm_interconnect_0|rsp_demux_001|src0_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem[1][75] , dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem[1][75], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem~1 , dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[0] , dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[0]~1 , dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE , dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~2 , dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem[0][75] , dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem[0][75], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem[1][57] , dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem[1][57], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem~2 , dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem[0][57] , dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem[0][57], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_demux_008|src0_valid~0 , dircc_system|node_0|processing|mm_interconnect_0|rsp_demux_008|src0_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|avalonmm_read_slave_read_delayed~feeder , dircc_system|node_0|processing|fifo_in|avalonmm_read_slave_read_delayed~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|avalonmm_read_slave_read_delayed , dircc_system|node_0|processing|fifo_in|avalonmm_read_slave_read_delayed, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|avalonmm_read_slave_address_delayed , dircc_system|node_0|processing|fifo_in|avalonmm_read_slave_address_delayed, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_payload~1 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_payload~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|valid_rreq~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|valid_rreq~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , dircc_system|node_0|processing|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , dircc_system|node_0|processing|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , dircc_system|node_0|processing|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , dircc_system|node_0|processing|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , dircc_system|node_0|processing|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|comb~0 , dircc_system|node_0|processing|fifo_out|comb~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a2~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a2~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a3~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a3~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|_~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|parity6 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|parity6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[0]~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[0]~DUPLICATE , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|wr_addr[0]~0 , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|wr_addr[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|wr_addr[0] , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|wr_addr[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|Add0~1 , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|Add0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|wr_addr[1] , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|wr_addr[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|Add0~0 , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|Add0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|wr_addr[2] , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|wr_addr[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|mem_rd_addr[1]~0 , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|mem_rd_addr[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|rd_addr[1] , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|rd_addr[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|empty~0 , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|empty~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|empty~1 , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|empty~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|empty , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|empty, DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|out_valid~0 , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|out_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|out_valid , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_valid~0 , dircc_system|node_0|routing|input_mux|outpipe|out_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_valid , dircc_system|node_0|routing|input_mux|outpipe|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe2|out_valid~feeder , dircc_system|node_0|routing|output_demux|outpipe2|out_valid~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_valid~DUPLICATE , dircc_system|node_0|routing|output_demux|inpipe|out_valid~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|payload_valid~0 , dircc_system|node_0|routing|router|payload_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|payload_valid , dircc_system|node_0|routing|router|payload_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_valid~0 , dircc_system|node_0|routing|router|out_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_valid , dircc_system|node_0|routing|router|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_valid~0 , dircc_system|node_0|routing|output_demux|inpipe|out_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_valid , dircc_system|node_0|routing|output_demux|inpipe|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|empty_q[0]~feeder , dircc_system|node_0|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|empty_q[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_agent|m0_write~0 , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_agent|m0_write~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|router|always1~2 , dircc_system|node_0|processing|mm_interconnect_0|router|always1~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|address_out_agent_rsp_fifo|write~0 , dircc_system|node_0|processing|mm_interconnect_0|address_out_agent_rsp_fifo|write~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[7]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|W_alu_result[7]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[8]~feeder , dircc_system|node_0|processing|cpu|cpu|E_src2[8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[13]~0 , dircc_system|node_0|processing|cpu|cpu|E_src2[13]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[8] , dircc_system|node_0|processing|cpu|cpu|E_src2[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[7]~feeder , dircc_system|node_0|processing|cpu|cpu|E_src2[7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[7] , dircc_system|node_0|processing|cpu|cpu|E_src2[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[30]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_mem16~0 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_mem16~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_mem16~1 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_mem16~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_translator|read_latency_shift_reg~1 , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_translator|read_latency_shift_reg~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_translator|read_latency_shift_reg[0] , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_translator|read_latency_shift_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_translator|av_readdata_pre[18]~feeder , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_translator|av_readdata_pre[18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_translator|av_readdata_pre[18] , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_translator|av_readdata_pre[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_payload~0 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_payload~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|rst2 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|rst2, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[0]~0 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[10] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|av_waitrequest , dircc_system|node_0|processing|jtag_uart|av_waitrequest, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_alu_force_xor~3 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_alu_force_xor~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_alu_force_xor~1 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_alu_force_xor~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_alu_force_xor~0 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_alu_force_xor~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_alu_force_xor~2 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_alu_force_xor~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_logic_op[1]~1 , dircc_system|node_0|processing|cpu|cpu|D_logic_op[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_logic_op[1]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|R_logic_op[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[21]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[16] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[13] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[13]~feeder , dircc_system|node_0|processing|cpu|cpu|d_writedata[13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~12, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~8, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~9, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[9]~0 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[9]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|state~0 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|state~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|state , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|state, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[2] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[3] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[4] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[5] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[6]~feeder , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[6] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[7] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[8] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[9]~1 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[9]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[9] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[0] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[1] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[0]~0 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[0] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|router|always1~1 , dircc_system|node_0|processing|mm_interconnect_0|router|always1~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|always2~0 , dircc_system|node_0|processing|jtag_uart|always2~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read~DUPLICATE , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read~0 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read1 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|rvalid , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|rvalid, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~5 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|rd_wfifo~0 , dircc_system|node_0|processing|jtag_uart|rd_wfifo~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|r_val , dircc_system|node_0|processing|jtag_uart|r_val, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|r_ena1 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|r_ena1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|r_ena~0 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|r_ena~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[1] , dircc_system|node_0|processing|cpu|cpu|d_writedata[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[3]~feeder , dircc_system|node_0|processing|cpu|cpu|d_writedata[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[3]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|d_writedata[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~4 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[4] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~6 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[3] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~7 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[2] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~8 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[1] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[0]~12 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[0]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[0]~13 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[0]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[0] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|user_saw_rvalid , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|user_saw_rvalid, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read_req , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read_req, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read2 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|rvalid0~0 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|rvalid0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|rvalid0 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|rvalid0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|r_ena~1 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|r_ena~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|fifo_wr~0 , dircc_system|node_0|processing|jtag_uart|fifo_wr~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|fifo_wr , dircc_system|node_0|processing|jtag_uart|fifo_wr, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~1 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[9] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~3 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~2 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[8] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~9 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[7] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~10 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~10, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[6] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~11 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~11, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[5] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[7]~1 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[7]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[1] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[2] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[3] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[4] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[5] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[6] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[7] , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|fifo_rd~0 , dircc_system|node_0|processing|jtag_uart|fifo_rd~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|read_0 , dircc_system|node_0|processing|jtag_uart|read_0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|av_readdata[6]~9 , dircc_system|node_0|processing|jtag_uart|av_readdata[6]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1 , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg[0] , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[0]~1 , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[0] , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[1]~0 , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[1] , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_write~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|d_write~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_mem8~0 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_mem8~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_mem8~1 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_mem8~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|empty_q[1]~feeder , dircc_system|node_0|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|empty_q[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|empty_q[1] , dircc_system|node_0|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|empty_q[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][3]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a2~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a2~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a3~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a3~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~DUPLICATE , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|_~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|parity6 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|parity6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~DUPLICATE , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[3]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[2]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[0]~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[0]~5 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[0]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[1]~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[2]~13 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[2]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[3]~9 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[3]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|LessThan0~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|LessThan0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_full , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_full, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|wrreq~0 , dircc_system|node_0|processing|fifo_out|wrreq~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|valid_wreq , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|valid_wreq, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|wrfull , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|wrfull, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|_~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|_~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|parity7 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|parity7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|_~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0]~DUPLICATE , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[0]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[0]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[3]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[1]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[1]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[0]~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[1]~13 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[1]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[2]~9 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[2]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[3]~5 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[3]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|llreq , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|llreq, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|_~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_one~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_one~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_one , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_one, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|valid_rreq~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|valid_rreq~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a3~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a3~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|_~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|parity6 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|parity6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a2~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a2~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a2~DUPLICATE , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a2~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[3]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[1]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[0]~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[0]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[0]~5 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[0]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[1]~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[2]~13 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[2]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[3]~9 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[3]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_state|cmp_full_ageb~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_state|cmp_full_ageb~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_state|b_full , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_state|b_full, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|valid_wreq , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|valid_wreq, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~DUPLICATE , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~DUPLICATE , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode101w[1]~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode101w[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode119w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode119w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode69w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode69w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode29w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode29w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode159w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode159w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[3]~DUPLICATE , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode179w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode179w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode49w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode49w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode139w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode139w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode89w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode89w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[0]~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode149w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode149w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode59w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode59w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode12w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode12w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][3]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode108w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode108w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][3]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode39w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode39w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode129w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode129w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode169w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode169w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][3]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode79w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode79w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|eop_q~0 , dircc_system|node_0|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|eop_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|always1~0 , dircc_system|node_0|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|always1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|eop_q , dircc_system|node_0|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|eop_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|sop_q~0 , dircc_system|node_0|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|sop_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|sop_q , dircc_system|node_0|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|sop_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][0]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][0]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][0]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[0]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|parity7~DUPLICATE , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|parity7~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|_~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0]~DUPLICATE , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~DUPLICATE , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|_~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|_~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|parity7 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|parity7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode101w[1]~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode101w[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode108w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode108w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~DUPLICATE , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode12w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode12w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][0]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode59w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode59w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode149w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode149w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[2]~DUPLICATE , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[0]~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[0]~DUPLICATE , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][0]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode79w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode79w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode129w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode129w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][0]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode39w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode39w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode169w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode169w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode89w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode89w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode139w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode139w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode49w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode49w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode179w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode179w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][0]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode119w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode119w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][0]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode69w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode69w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode29w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode29w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode159w[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode159w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][1]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][1]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][1]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][1]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][1]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][2]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][2]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][2]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][2]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][2]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][2]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_logic_op[0]~0 , dircc_system|node_0|processing|cpu|cpu|D_logic_op[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_logic_op[0]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|R_logic_op[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[0]~21 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[0]~21, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[0]~16 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[0]~16, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[0] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|address_out_agent_rsp_fifo|mem_used[0]~1 , dircc_system|node_0|processing|mm_interconnect_0|address_out_agent_rsp_fifo|mem_used[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|address_out_agent_rsp_fifo|mem_used[0] , dircc_system|node_0|processing|mm_interconnect_0|address_out_agent_rsp_fifo|mem_used[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|address_out_agent_rsp_fifo|mem_used[1]~0 , dircc_system|node_0|processing|mm_interconnect_0|address_out_agent_rsp_fifo|mem_used[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|address_out_agent_rsp_fifo|mem_used[1] , dircc_system|node_0|processing|mm_interconnect_0|address_out_agent_rsp_fifo|mem_used[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|address_out_agent|m0_write~0 , dircc_system|node_0|processing|mm_interconnect_0|address_out_agent|m0_write~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|address_out_translator|wait_latency_counter~1 , dircc_system|node_0|processing|mm_interconnect_0|address_out_translator|wait_latency_counter~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|address_out_translator|wait_latency_counter[0] , dircc_system|node_0|processing|mm_interconnect_0|address_out_translator|wait_latency_counter[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|address_out_translator|wait_latency_counter~0 , dircc_system|node_0|processing|mm_interconnect_0|address_out_translator|wait_latency_counter~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|address_out_translator|wait_latency_counter[1] , dircc_system|node_0|processing|mm_interconnect_0|address_out_translator|wait_latency_counter[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|address_out_translator|read_latency_shift_reg~1 , dircc_system|node_0|processing|mm_interconnect_0|address_out_translator|read_latency_shift_reg~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|address_out_translator|read_latency_shift_reg~0 , dircc_system|node_0|processing|mm_interconnect_0|address_out_translator|read_latency_shift_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|address_out_translator|read_latency_shift_reg[0] , dircc_system|node_0|processing|mm_interconnect_0|address_out_translator|read_latency_shift_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|read_latency_shift_reg~1 , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|read_latency_shift_reg~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|read_latency_shift_reg[0]~DUPLICATE , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|read_latency_shift_reg[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_agent_rsp_fifo|mem_used[0]~1 , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_agent_rsp_fifo|mem_used[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_agent_rsp_fifo|mem_used[0] , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_agent_rsp_fifo|mem_used[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_agent_rsp_fifo|mem_used[1]~0 , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_agent_rsp_fifo|mem_used[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_agent_rsp_fifo|mem_used[1] , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_agent_rsp_fifo|mem_used[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_agent|m0_write~1 , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_agent|m0_write~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|wait_latency_counter~0 , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|wait_latency_counter~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|wait_latency_counter[1] , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|wait_latency_counter[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|wait_latency_counter~1 , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|wait_latency_counter~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|wait_latency_counter[0] , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|wait_latency_counter[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|router|Equal4~0 , dircc_system|node_0|processing|mm_interconnect_0|router|Equal4~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|read_latency_shift_reg~0 , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|read_latency_shift_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|read_latency_shift_reg~1 , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|read_latency_shift_reg~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|read_latency_shift_reg[0] , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|read_latency_shift_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|WideOr1~1 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|WideOr1~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_translator|read_latency_shift_reg[0]~DUPLICATE , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_translator|read_latency_shift_reg[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|WideOr1~0 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|WideOr1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|WideOr1 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|WideOr1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_aligning_data_nxt~0 , dircc_system|node_0|processing|cpu|cpu|av_ld_aligning_data_nxt~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_align_cycle_nxt[0]~1 , dircc_system|node_0|processing|cpu|cpu|av_ld_align_cycle_nxt[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_align_cycle[0] , dircc_system|node_0|processing|cpu|cpu|av_ld_align_cycle[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_align_cycle_nxt[1]~0 , dircc_system|node_0|processing|cpu|cpu|av_ld_align_cycle_nxt[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_align_cycle[1] , dircc_system|node_0|processing|cpu|cpu|av_ld_align_cycle[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_mem32~0 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_mem32~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_aligning_data_nxt~1 , dircc_system|node_0|processing|cpu|cpu|av_ld_aligning_data_nxt~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_aligning_data , dircc_system|node_0|processing|cpu|cpu|av_ld_aligning_data, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~0 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~2 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[13]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|W_alu_result[13]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[0]~5 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[0]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[16]~feeder , dircc_system|node_0|processing|cpu|cpu|d_writedata[16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_logic_op[0] , dircc_system|node_0|processing|cpu|cpu|R_logic_op[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_logic_op[1] , dircc_system|node_0|processing|cpu|cpu|R_logic_op[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[15]~feeder , dircc_system|node_0|processing|cpu|cpu|E_src2[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[15] , dircc_system|node_0|processing|cpu|cpu|E_src2[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[17]~feeder , dircc_system|node_0|processing|cpu|cpu|d_writedata[17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[18]~feeder , dircc_system|node_0|processing|cpu|cpu|d_writedata[18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_ld , dircc_system|node_0|processing|cpu|cpu|R_ctrl_ld, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|av_readdata[18]~12 , dircc_system|node_0|processing|jtag_uart|av_readdata[18]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[19]~feeder , dircc_system|node_0|processing|cpu|cpu|d_writedata[19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[18]~16 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[18]~16, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[10]~feeder , dircc_system|node_0|routing|router|in_payload[10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[35]~0 , dircc_system|node_0|routing|router|in_payload[35]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[10] , dircc_system|node_0|routing|router|in_payload[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|always4~0 , dircc_system|node_0|routing|router|always4~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[31]~0 , dircc_system|node_0|routing|router|out_data[31]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[6] , dircc_system|node_0|routing|router|out_data[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|always1~0 , dircc_system|node_0|routing|output_demux|inpipe|always1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[10] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[20]~feeder , dircc_system|node_0|processing|cpu|cpu|d_writedata[20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[21]~feeder , dircc_system|node_0|processing|cpu|cpu|d_writedata[21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[22]~feeder , dircc_system|node_0|processing|cpu|cpu|d_writedata[22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[23]~feeder , dircc_system|node_0|processing|cpu|cpu|d_writedata[23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_st_data[23]~0 , dircc_system|node_0|processing|cpu|cpu|E_st_data[23]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[23] , dircc_system|node_0|processing|cpu|cpu|d_writedata[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][15] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][15]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][15] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][15] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][15]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][15] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][15] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][15] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][15] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][15] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][15] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][15]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][15] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][15] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][15] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][15] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][15] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][15] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][15]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][15] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[15] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[8]~feeder , dircc_system|node_0|processing|cpu|cpu|d_writedata[8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[8] , dircc_system|node_0|processing|cpu|cpu|d_writedata[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][16]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][16] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][16] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][16] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][16]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][16] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][16] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][16] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][16]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][16] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][16] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][16] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][16] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][16] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][16] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][16] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][16] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][16] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][16] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[16] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][17]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][17] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][17]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][17] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][17] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][17] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][17]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][17] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][17]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][17] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][17] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][17] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][17] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][17]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][17] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][17]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][17] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][17] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][17] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][17] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][17] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][17] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[17] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[10]~feeder , dircc_system|node_0|processing|cpu|cpu|d_writedata[10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~DUPLICATE , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][19]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][19] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][19]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][19] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][19] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][19] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][19]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][19] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][19] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][19]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][19] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][19] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][19]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][19] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][19]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][19] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][19]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][19] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][19] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][19]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][19] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][19]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][19] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][19] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][19] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[19] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][20] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][20]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][20] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][20]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][20] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][20] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][20] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][20] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][20]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][20] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][20] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][20]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][20] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][20] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][20] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][20] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][20] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][20]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][20] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][20] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][20]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][20] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[20] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][21]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][21] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][21]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][21] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][21]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][21] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][21] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][21]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][21] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][21] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][21] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][21] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][21] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][21] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][21] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][21] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][21] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][21] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][21]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][21] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][21] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[21] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[14]~feeder , dircc_system|node_0|processing|cpu|cpu|d_writedata[14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[14] , dircc_system|node_0|processing|cpu|cpu|d_writedata[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][22]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][22] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][22]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][22] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][22] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][22]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][22] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][22] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][22] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][22]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][22] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][22] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][22]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][22] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][22] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][22] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][22] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][22]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][22] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][22]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][22] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][22] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][22] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[22] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[15]~feeder , dircc_system|node_0|processing|cpu|cpu|d_writedata[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[15]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|d_writedata[15]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][23]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][23] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][23] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][23] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][23]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][23] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][23]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][23] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][23]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][23] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][23] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][23] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[15] , dircc_system|node_0|processing|cpu|cpu|d_writedata[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][23] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][23] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][23] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][23] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][23] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][23] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][23] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][23] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[23] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][24] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][24]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][24] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][24] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][24] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][24]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][24] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][24]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][24] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][24]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][24] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][24] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][24] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][24] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][24]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][24] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][24] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][24]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][24] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][24]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][24] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][24] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][24] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[24] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][25] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][25] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][25]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][25] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][25] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][25]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][25] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][25] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][25] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][25] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][25]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][25] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][25]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][25] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][25] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][25] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][25] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][25] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][25] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][25] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[25] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][26]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][26] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][26] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][26] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][26] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][26]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][26] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][26] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][26] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][26] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][26] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][26] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][26]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][26] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][26] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][26] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][26] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][26]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][26] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][26] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[26] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[3] , dircc_system|node_0|processing|cpu|cpu|d_writedata[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][27] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][27] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][27]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][27] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][27] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][27]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][27] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][27] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][27] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][27] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][27] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][27]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][27] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][27]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][27] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][27] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][27]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][27] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][27]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][27] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][27] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][27] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[27] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][28] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][28]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][28] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][28] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][28] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][28] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][28]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][28] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][28] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][28] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][28] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][28] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][28] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][28]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][28] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][28]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][28] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][28] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][28]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][28] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][28] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[28] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][29]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][29] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][29] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][29]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][29] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][29] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][29] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][29] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][29] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][29] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][29] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][29]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][29] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][29]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][29] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][29] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][29]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][29] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][29]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][29] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][29] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][29] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[29] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][30]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][30] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][30]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][30] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][30] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][30] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][30] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][30] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][30] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][30] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][30] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][30]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][30] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][30]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][30] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][30] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][30]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][30] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][30] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][30] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][30] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[30] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][31]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][31] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][31] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][31]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][31] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][31] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][31]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][31] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][31] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][31] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][31] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][31] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][31]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][31] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][31] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][31] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][31]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][31] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][31] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][31] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][31]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][31] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[31] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|mem_rtl_0|auto_generated|ram_block1a0 , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|mem_rtl_0|auto_generated|ram_block1a0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[8]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|mem_rd_ptr[1]~2 , dircc_system|node_0|routing|input_fifo_east|mem_rd_ptr[1]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|rd_ptr[1] , dircc_system|node_0|routing|input_fifo_east|rd_ptr[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|mem_rd_ptr[2]~1 , dircc_system|node_0|routing|input_fifo_east|mem_rd_ptr[2]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|rd_ptr[2] , dircc_system|node_0|routing|input_fifo_east|rd_ptr[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|wr_ptr[0]~0 , dircc_system|node_0|routing|input_fifo_east|wr_ptr[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|wr_ptr[0] , dircc_system|node_0|routing|input_fifo_east|wr_ptr[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|wr_ptr[0]~DUPLICATE , dircc_system|node_0|routing|input_fifo_east|wr_ptr[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|Add0~2 , dircc_system|node_0|routing|input_fifo_east|Add0~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|wr_ptr[1] , dircc_system|node_0|routing|input_fifo_east|wr_ptr[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|Add0~1 , dircc_system|node_0|routing|input_fifo_east|Add0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|wr_ptr[2] , dircc_system|node_0|routing|input_fifo_east|wr_ptr[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|Add0~0 , dircc_system|node_0|routing|input_fifo_east|Add0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|wr_ptr[3] , dircc_system|node_0|routing|input_fifo_east|wr_ptr[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|Equal0~0 , dircc_system|node_0|routing|input_fifo_east|Equal0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|internal_out_valid~0 , dircc_system|node_0|routing|input_fifo_east|internal_out_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|next_empty~0 , dircc_system|node_0|routing|input_fifo_east|next_empty~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|empty , dircc_system|node_0|routing|input_fifo_east|empty, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|internal_out_valid~1 , dircc_system|node_0|routing|input_fifo_east|internal_out_valid~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|internal_out_valid , dircc_system|node_0|routing|input_fifo_east|internal_out_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|read~0 , dircc_system|node_0|routing|input_fifo_east|read~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|mem_rd_ptr[0]~3 , dircc_system|node_0|routing|input_fifo_east|mem_rd_ptr[0]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|rd_ptr[0] , dircc_system|node_0|routing|input_fifo_east|rd_ptr[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|mem_rd_ptr[3]~0 , dircc_system|node_0|routing|input_fifo_east|mem_rd_ptr[3]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|rd_ptr[3] , dircc_system|node_0|routing|input_fifo_east|rd_ptr[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|wr_addr[0]~0 , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|wr_addr[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|wr_addr[0] , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|wr_addr[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|Add0~1 , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|Add0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|wr_addr[1] , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|wr_addr[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|Add0~0 , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|Add0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|wr_addr[2] , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|wr_addr[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|_~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , dircc_system|node_1|processing|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~4, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~7, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[22]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[22]~feeder, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3[3]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3[3]~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_phy|virtual_state_sdr~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_phy|virtual_state_sdr~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~15 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~15, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_phy|virtual_state_cdr , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_phy|virtual_state_cdr, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~2, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[36]~14 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[36]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[37] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[37], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_phy|virtual_state_udr~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_phy|virtual_state_udr~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|sync2_udr , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|sync2_udr, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|update_jdo_strobe , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|update_jdo_strobe, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[37] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[37], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~13 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[36] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[36], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[36] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[36], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_phy|virtual_state_uir , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_phy|virtual_state_uir, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|sync2_uir , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|sync2_uir, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jxuir~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jxuir~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jxuir , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jxuir, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|ir[0] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|ir[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|enable_action_strobe~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|enable_action_strobe~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|enable_action_strobe , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|enable_action_strobe, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|ir[1] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|ir[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[1]~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[1]~1 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[22] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[24] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[24]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[24] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[26] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[26]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[26] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , dircc_system|node_1|processing|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , dircc_system|node_1|processing|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , dircc_system|node_1|processing|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , dircc_system|node_1|processing|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|altera_reset_synchronizer_int_chain[0] , dircc_system|node_1|processing|rst_controller|altera_reset_synchronizer_int_chain[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|altera_reset_synchronizer_int_chain[1] , dircc_system|node_1|processing|rst_controller|altera_reset_synchronizer_int_chain[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|altera_reset_synchronizer_int_chain[2] , dircc_system|node_1|processing|rst_controller|altera_reset_synchronizer_int_chain[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|r_sync_rst_chain[3] , dircc_system|node_1|processing|rst_controller|r_sync_rst_chain[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|r_sync_rst_chain~1 , dircc_system|node_1|processing|rst_controller|r_sync_rst_chain~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|r_sync_rst_chain[2] , dircc_system|node_1|processing|rst_controller|r_sync_rst_chain[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|r_sync_rst_chain~0 , dircc_system|node_1|processing|rst_controller|r_sync_rst_chain~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|r_sync_rst_chain[1] , dircc_system|node_1|processing|rst_controller|r_sync_rst_chain[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|altera_reset_synchronizer_int_chain[3] , dircc_system|node_1|processing|rst_controller|altera_reset_synchronizer_int_chain[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|altera_reset_synchronizer_int_chain[4]~0 , dircc_system|node_1|processing|rst_controller|altera_reset_synchronizer_int_chain[4]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|altera_reset_synchronizer_int_chain[4] , dircc_system|node_1|processing|rst_controller|altera_reset_synchronizer_int_chain[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|WideOr0~0 , dircc_system|node_1|processing|rst_controller|WideOr0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|r_sync_rst , dircc_system|node_1|processing|rst_controller|r_sync_rst, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_instruction_master_translator|read_accepted , dircc_system|node_1|processing|mm_interconnect_0|cpu_instruction_master_translator|read_accepted, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|waitrequest_reset_override~feeder , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|waitrequest_reset_override~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|waitrequest_reset_override , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|waitrequest_reset_override, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_valid~0 , dircc_system|node_1|processing|cpu|cpu|F_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_valid , dircc_system|node_1|processing|cpu|cpu|D_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_valid , dircc_system|node_1|processing|cpu|cpu|R_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[0]~2 , dircc_system|node_1|processing|cpu|cpu|F_iw[0]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[0]~1 , dircc_system|node_1|processing|cpu|cpu|F_iw[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[21]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[16]~feeder , dircc_system|node_1|processing|cpu|cpu|d_writedata[16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[22]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~5 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[3] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_single_step_mode , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_single_step_mode, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata~3 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , dircc_system|node_1|processing|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , dircc_system|node_1|processing|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , dircc_system|node_1|processing|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , dircc_system|node_1|processing|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|always2~0 , dircc_system|node_1|processing|rst_controller|always2~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller|r_early_rst , dircc_system|node_1|processing|rst_controller|r_early_rst, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~5 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[34]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[34]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[34] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[34], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~16 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~16, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize~13 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize.100 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize.100, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~17 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~17, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~18 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~18, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[35] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[35], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[35]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[35]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[35] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[35], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~2 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[2] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~1 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[27] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[3] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~9 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[28] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[4] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|cfgrom_readdata[16]~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|cfgrom_readdata[16]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~13_wirecell , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~13_wirecell, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[10] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~17 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~17, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[31] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~0 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[0]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize~12 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize~12, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize.000 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize.000, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[0] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[25] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_ready~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_ready , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_ready, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~5 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~6 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[0] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[0] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[0] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~7 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[5]~8 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[5]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[5]~9 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[5]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[1] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[1] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[1] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~2 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[0]~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[15]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add0~33 , dircc_system|node_1|processing|cpu|cpu|Add0~33, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add0~37 , dircc_system|node_1|processing|cpu|cpu|Add0~37, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[13]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[5]~feeder , dircc_system|node_1|processing|cpu|cpu|E_src2[5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[23]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[9]~9 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[9]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_valid~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|R_valid~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[12]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add0~41 , dircc_system|node_1|processing|cpu|cpu|Add0~41, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add0~45 , dircc_system|node_1|processing|cpu|cpu|Add0~45, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[6]~feeder , dircc_system|node_1|processing|cpu|cpu|E_src2[6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[24]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[14]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[7] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[7]~7 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[7]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~2 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[0] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[6]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[5] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[2]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[5] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[8]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[8] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~46 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~46, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[9] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[9] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[9]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[9] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[12]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[12] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_rd , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_rd, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_rd_d1 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_rd_d1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[0]~1 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[14] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[25]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[26]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[5]~feeder , dircc_system|node_1|processing|cpu|cpu|d_writedata[5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[5] , dircc_system|node_1|processing|cpu|cpu|d_writedata[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~8 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[5] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~6 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[6] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[6] , dircc_system|node_1|processing|cpu|cpu|d_writedata[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~18 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~18, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[6] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~17 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~17, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_shift_rot , dircc_system|node_1|processing|cpu|cpu|R_ctrl_shift_rot, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[7]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[24] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_ld~0 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_ld~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_ld , dircc_system|node_1|processing|cpu|cpu|R_ctrl_ld, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_op_wrctl~0 , dircc_system|node_1|processing|cpu|cpu|D_op_wrctl~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_op_rdctl~0 , dircc_system|node_1|processing|cpu|cpu|D_op_rdctl~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_rd_ctl_reg , dircc_system|node_1|processing|cpu|cpu|R_ctrl_rd_ctl_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_br_cmp~0 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_br_cmp~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_br_cmp~1 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_br_cmp~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_br_nxt~0 , dircc_system|node_1|processing|cpu|cpu|R_ctrl_br_nxt~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_br_cmp~2 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_br_cmp~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_br_cmp , dircc_system|node_1|processing|cpu|cpu|R_ctrl_br_cmp, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result~32 , dircc_system|node_1|processing|cpu|cpu|E_alu_result~32, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[21]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_write , dircc_system|node_1|processing|cpu|cpu|d_write, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE , dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|uav_write , dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|uav_write, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 , dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|end_begintransfer , dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|end_begintransfer, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|write_accepted~0 , dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|write_accepted~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|write_accepted , dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|write_accepted, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~DUPLICATE , dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 , dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_new_inst , dircc_system|node_1|processing|cpu|cpu|E_new_inst, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_st_stall~1 , dircc_system|node_1|processing|cpu|cpu|E_st_stall~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_read , dircc_system|node_1|processing|cpu|cpu|d_read, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_st_stall~0 , dircc_system|node_1|processing|cpu|cpu|E_st_stall~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_st_stall , dircc_system|node_1|processing|cpu|cpu|E_st_stall, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_write~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|d_write~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|read_accepted , dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|read_accepted, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_agent|cp_valid~0 , dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_agent|cp_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|WideOr1 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|WideOr1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0 , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|read~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|read~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|read , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|read, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|waitrequest~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|waitrequest~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|write~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|write~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|write , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|write, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|waitrequest~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|waitrequest~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|waitrequest , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|waitrequest, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0 , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~1 , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0]~DUPLICATE , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|always0~0 , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|always0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_demux_001|src0_valid~0 , dircc_system|node_1|processing|mm_interconnect_0|rsp_demux_001|src0_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[8]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[11]~feeder , dircc_system|node_1|processing|cpu|cpu|d_writedata[11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~2 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|packet_in_progress~0 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|packet_in_progress~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|packet_in_progress , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|packet_in_progress, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|update_grant~0 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|update_grant~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|saved_grant[1] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|saved_grant[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[20]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[12]~feeder , dircc_system|node_1|processing|cpu|cpu|d_writedata[12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_alu_force_xor~1 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_alu_force_xor~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_alu_force_xor~0 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_alu_force_xor~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_logic_op[0]~0 , dircc_system|node_1|processing|cpu|cpu|D_logic_op[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_logic_op[0] , dircc_system|node_1|processing|cpu|cpu|R_logic_op[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[9]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[13]~feeder , dircc_system|node_1|processing|cpu|cpu|d_writedata[13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_translator|read_latency_shift_reg[0] , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_translator|read_latency_shift_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|avalonmm_read_slave_address_delayed , dircc_system|node_1|processing|fifo_in|avalonmm_read_slave_address_delayed, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|avalonmm_read_slave_read_delayed , dircc_system|node_1|processing|fifo_in|avalonmm_read_slave_read_delayed, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_payload~1 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_payload~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[27]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[25] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[3] , dircc_system|node_1|processing|cpu|cpu|D_iw[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_mem8~0 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_mem8~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_mem8~1 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_mem8~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[7]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|W_alu_result[7]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|wait_latency_counter[1]~0 , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|wait_latency_counter[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[0]~1 , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[0] , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[1]~0 , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[1] , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[9]~feeder , dircc_system|node_1|processing|cpu|cpu|E_src2[9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_aligning_data_nxt~0 , dircc_system|node_1|processing|cpu|cpu|av_ld_aligning_data_nxt~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_align_cycle_nxt[0]~1 , dircc_system|node_1|processing|cpu|cpu|av_ld_align_cycle_nxt[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_align_cycle[0] , dircc_system|node_1|processing|cpu|cpu|av_ld_align_cycle[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|hbreak_pending_nxt~0 , dircc_system|node_1|processing|cpu|cpu|hbreak_pending_nxt~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|hbreak_pending , dircc_system|node_1|processing|cpu|cpu|hbreak_pending, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[18]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[18] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[14]~feeder , dircc_system|node_1|processing|cpu|cpu|d_writedata[14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_align_cycle[1] , dircc_system|node_1|processing|cpu|cpu|av_ld_align_cycle[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_align_cycle_nxt[1]~0 , dircc_system|node_1|processing|cpu|cpu|av_ld_align_cycle_nxt[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_align_cycle[1]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|av_ld_align_cycle[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_mem32~0 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_mem32~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_aligning_data_nxt~1 , dircc_system|node_1|processing|cpu|cpu|av_ld_aligning_data_nxt~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_aligning_data , dircc_system|node_1|processing|cpu|cpu|av_ld_aligning_data, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[3]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|W_alu_result[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_agent_rsp_fifo|mem_used[1] , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_agent_rsp_fifo|mem_used[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_agent_rsp_fifo|mem_used[0]~1 , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_agent_rsp_fifo|mem_used[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_agent_rsp_fifo|mem_used[0] , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_agent_rsp_fifo|mem_used[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_agent_rsp_fifo|mem_used[1]~0 , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_agent_rsp_fifo|mem_used[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_agent_rsp_fifo|mem_used[1]~DUPLICATE , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[17]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[15]~feeder , dircc_system|node_1|processing|cpu|cpu|d_writedata[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~0 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~4 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~3 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|av_waitrequest , dircc_system|node_1|processing|jtag_uart|av_waitrequest, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|always2~0 , dircc_system|node_1|processing|jtag_uart|always2~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~11, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]~feeder, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[1]~0 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[10] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|state~1 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|state~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|state , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|state, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|state~0 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|state~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[0] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[1] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[2] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[3] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[4] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[5] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[6] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[7]~feeder , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[7] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[8] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[9]~1 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[9]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[9] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|count[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|r_ena1 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|r_ena1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|r_val , dircc_system|node_1|processing|jtag_uart|r_val, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|r_ena~0 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|r_ena~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[1]~feeder , dircc_system|node_1|processing|cpu|cpu|d_writedata[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[1]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|d_writedata[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[2] , dircc_system|node_1|processing|cpu|cpu|d_writedata[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~0 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[9] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read_req~feeder , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read_req~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read~0 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read_req , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read_req, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read~1 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read1 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read2 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|read2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|rst2 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|rst2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~10 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~10, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|rvalid , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|rvalid, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~2 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write~0 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write~1 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write~DUPLICATE , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write1 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write2 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write_valid~feeder , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write_valid~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write_valid , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|t_ena~0 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|t_ena~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|t_ena~1 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|t_ena~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|t_ena , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|t_ena, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|wr_rfifo , dircc_system|node_1|processing|jtag_uart|wr_rfifo, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|fifo_rd~0 , dircc_system|node_1|processing|jtag_uart|fifo_rd~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|t_dav , dircc_system|node_1|processing|jtag_uart|t_dav, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|tck_t_dav~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|tck_t_dav~feeder , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|tck_t_dav~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|tck_t_dav , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|tck_t_dav, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write_stalled~0 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write_stalled~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write_stalled~feeder , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write_stalled~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write_stalled , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write_stalled, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~1 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[8] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~6 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[7] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~7 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[6] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~5 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[5] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~3 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[4] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~4 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[3] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~8 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[2] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~9 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[1] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[0]~11 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[0]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[0]~12 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[0]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[0] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|td_shift[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|user_saw_rvalid , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|user_saw_rvalid, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|rvalid0~0 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|rvalid0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|rvalid0 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|rvalid0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|r_ena~1 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|r_ena~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|rd_wfifo~0 , dircc_system|node_1|processing|jtag_uart|rd_wfifo~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|fifo_wr~0 , dircc_system|node_1|processing|jtag_uart|fifo_wr~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|fifo_wr , dircc_system|node_1|processing|jtag_uart|fifo_wr, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|read_0 , dircc_system|node_1|processing|jtag_uart|read_0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|av_readdata[18]~6 , dircc_system|node_1|processing|jtag_uart|av_readdata[18]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|valid_rreq~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|valid_rreq~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a3~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a3~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a2~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a2~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|_~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|parity6 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|parity6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~DUPLICATE , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[0]~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a2~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a2~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|_~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|parity6 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|parity6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a3~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a3~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~DUPLICATE , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a2~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a2~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a3~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a3~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a3~DUPLICATE , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a3~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|_~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|parity6 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|parity6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[0]~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[2]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[2]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[3]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[3]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[3]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[1]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[1]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|wrreq~0 , dircc_system|node_1|processing|fifo_out|wrreq~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[0]~5 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[0]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[1]~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[2]~13 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[2]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[3]~9 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[3]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|LessThan0~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|LessThan0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_full , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_full, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|valid_wreq , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|valid_wreq, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[0]~DUPLICATE , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[3]~DUPLICATE , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|wrfull , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|wrfull, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|wrreq~1 , dircc_system|node_1|processing|fifo_out|wrreq~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|eop_q~0 , dircc_system|node_1|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|eop_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|comb~1 , dircc_system|node_1|processing|fifo_out|comb~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|always1~0 , dircc_system|node_1|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|always1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|eop_q~DUPLICATE , dircc_system|node_1|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|eop_q~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~DUPLICATE , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a3~DUPLICATE , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a3~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[3]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[3]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[1]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[0]~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[0]~5 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[0]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[1]~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[2]~13 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[2]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[3]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[3]~9 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[3]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_state|cmp_full_ageb~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_state|cmp_full_ageb~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_state|b_full , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_state|b_full, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|valid_wreq , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|valid_wreq, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode101w[1]~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode101w[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode149w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode149w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode169w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode169w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[0]~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode179w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode179w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode159w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode159w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode108w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode108w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode119w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode119w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode139w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode139w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode129w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode129w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode79w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode79w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][1]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode69w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode69w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][1]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode59w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode59w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode89w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode89w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|eop_q , dircc_system|node_1|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|eop_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode12w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode12w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode29w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode29w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode49w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode49w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][1]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode39w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode39w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|sop_q~0 , dircc_system|node_1|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|sop_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|sop_q~DUPLICATE , dircc_system|node_1|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|sop_q~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|sop_q , dircc_system|node_1|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|sop_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|_~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|_~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|parity7 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|parity7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|_~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0]~DUPLICATE , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~DUPLICATE , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~DUPLICATE , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode101w[1]~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode101w[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode12w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode12w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode59w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode59w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode108w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode108w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode149w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode149w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode69w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode69w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode29w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode29w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode119w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode119w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode159w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode159w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[0]~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode89w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode89w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode139w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode139w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode49w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode49w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode179w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode179w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode79w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode79w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode129w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode129w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode39w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode39w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode169w[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode169w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[25] , dircc_system|node_1|processing|cpu|cpu|d_writedata[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][1]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][1]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~2 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[29]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~27 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~27, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[26] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[26]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[26]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[26]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~26 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~26, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[27] , dircc_system|node_1|processing|cpu|cpu|d_writedata[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~28 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~28, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[27] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~27 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~27, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~29 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~29, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[28] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~28 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~28, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[31]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[33] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[33], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[31] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[15]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|W_alu_result[15]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[15]~1 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[15]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_op_wrctl~1 , dircc_system|node_1|processing|cpu|cpu|D_op_wrctl~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_wrctl_inst~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|R_ctrl_wrctl_inst~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[10]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~12 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[17]~feeder , dircc_system|node_1|processing|cpu|cpu|d_writedata[17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[17]~26 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[17]~26, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[11] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[47] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[47], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[12]~13 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[12]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[30]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[30] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[19]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[19] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19]~feeder , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_a[0] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1] , dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|wren~1 , dircc_system|node_1|processing|mem|wren~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|wren~0 , dircc_system|node_1|processing|mem|wren~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5095w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5095w[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[68]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[68]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , dircc_system|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , dircc_system|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC, 1
instance = comp, \dircc_system|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , dircc_system|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC, 1
instance = comp, \dircc_system|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , dircc_system|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0 , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~DUPLICATE , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1 , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_valid , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][48] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][48], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 , dircc_system|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] , dircc_system|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1 , dircc_system|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 , dircc_system|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 , dircc_system|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|packet_in_progress , dircc_system|mm_interconnect_0|cmd_mux_001|packet_in_progress, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][81] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][81], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][82] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][82], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][83] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][83], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][84] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][84], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][85] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][85], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][86] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][86], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][87] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][87], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][89] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][89], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_translator|read_latency_shift_reg[0]~DUPLICATE , dircc_system|mm_interconnect_0|node_1_processing_mem_translator|read_latency_shift_reg[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[69]~feeder , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[69]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[69] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[69], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[121] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[121], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~2 , dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|WideOr1 , dircc_system|mm_interconnect_0|cmd_mux_001|WideOr1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][3] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~2 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~DUPLICATE , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~4 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~3 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~7 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~7, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~6 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|count[0]~DUPLICATE , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|count[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[121]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[121]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[121] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[121], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[121] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[121], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_endofpacket~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_endofpacket~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_payload[0] , dircc_system|mm_interconnect_0|cmd_mux_001|src_payload[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|endofpacket_reg , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|endofpacket_reg, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_endofpacket~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_endofpacket~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|int_byte_cnt_factor[0]~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|int_byte_cnt_factor[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][4] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_busy~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_busy~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_translator|read_latency_shift_reg[0] , dircc_system|mm_interconnect_0|node_0_processing_mem_translator|read_latency_shift_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[119] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[119], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[119] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[119], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][6] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4958w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4958w[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[10]~DUPLICATE , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[10]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|sop_enable~DUPLICATE , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|sop_enable~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|write~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|write~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem_used[0]~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem_used[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem_used[0] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem_used[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][8] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_b[0]~DUPLICATE , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_b[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[8]~feeder , dircc_system|node_1|processing|cpu|cpu|d_writedata[8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[18]~16 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[18]~16, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[18] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~17 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~17, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[38] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[38], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc[1]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|F_pc[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[39] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[39], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[40] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[40], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[5]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|W_alu_result[5]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[41] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[41], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[42] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[42], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[43] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[43], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add0~49 , dircc_system|node_1|processing|cpu|cpu|Add0~49, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add0~53 , dircc_system|node_1|processing|cpu|cpu|Add0~53, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[8]~feeder , dircc_system|node_1|processing|cpu|cpu|E_src2[8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_use_imm~0 , dircc_system|node_1|processing|cpu|cpu|R_src2_use_imm~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_use_imm~1 , dircc_system|node_1|processing|cpu|cpu|R_src2_use_imm~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_src_imm5_shift_rot , dircc_system|node_1|processing|cpu|cpu|R_ctrl_src_imm5_shift_rot, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_hi_imm16~0 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_hi_imm16~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_hi_imm16 , dircc_system|node_1|processing|cpu|cpu|R_ctrl_hi_imm16, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_force_src2_zero~0 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_force_src2_zero~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_force_src2_zero~1 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_force_src2_zero~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_force_src2_zero~4 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_force_src2_zero~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Equal62~1 , dircc_system|node_1|processing|cpu|cpu|Equal62~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Equal62~0 , dircc_system|node_1|processing|cpu|cpu|Equal62~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_force_src2_zero~3 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_force_src2_zero~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Equal0~3 , dircc_system|node_1|processing|cpu|cpu|Equal0~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_force_src2_zero~5 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_force_src2_zero~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_force_src2_zero , dircc_system|node_1|processing|cpu|cpu|R_ctrl_force_src2_zero, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_lo[4]~0 , dircc_system|node_1|processing|cpu|cpu|R_src2_lo[4]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[13]~0 , dircc_system|node_1|processing|cpu|cpu|E_src2[13]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_use_imm~2 , dircc_system|node_1|processing|cpu|cpu|R_src2_use_imm~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_b_is_dst~0 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_b_is_dst~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_use_imm~3 , dircc_system|node_1|processing|cpu|cpu|R_src2_use_imm~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_use_imm , dircc_system|node_1|processing|cpu|cpu|R_src2_use_imm, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[8] , dircc_system|node_1|processing|cpu|cpu|E_src2[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][5] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][5]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][5] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][5]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][5] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][5] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][5]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][5] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][5]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][5] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][5] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][5] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][5]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][5] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][5] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][5] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][5] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][5]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][5] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][5] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][5] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][5] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[5] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][7]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][7] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][7]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][7] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][7]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][7] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][7] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][7]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][7] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][7] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][7] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][7] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][7] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][7]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][7] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][7]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][7] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][7] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][7] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][7] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][7] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][7]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][7] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[7] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][8] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][8]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][8] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][8] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][8] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][8]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][8] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][8]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][8] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][8]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][8] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][8] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][8] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][8] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][8] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][8] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][8] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][8] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][8] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][8] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[8] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][9]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][9] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][9]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][9] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][9]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][9] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][9] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][9]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][9] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][9]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][9] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][9] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][9] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][9] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][9] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][9]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][9] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][9] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][9] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][9] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][9] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][9] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[9] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[18]~feeder , dircc_system|node_1|processing|cpu|cpu|d_writedata[18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_hi[13]~15 , dircc_system|node_1|processing|cpu|cpu|R_src2_hi[13]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_unsigned_lo_imm16~0 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_unsigned_lo_imm16~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_unsigned_lo_imm16~1 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_unsigned_lo_imm16~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_unsigned_lo_imm16 , dircc_system|node_1|processing|cpu|cpu|R_ctrl_unsigned_lo_imm16, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_hi~1 , dircc_system|node_1|processing|cpu|cpu|R_src2_hi~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[29] , dircc_system|node_1|processing|cpu|cpu|E_src2[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_hi[14]~5 , dircc_system|node_1|processing|cpu|cpu|R_src2_hi[14]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[30] , dircc_system|node_1|processing|cpu|cpu|E_src2[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[30]~18 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[30]~18, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_hi[12]~7 , dircc_system|node_1|processing|cpu|cpu|R_src2_hi[12]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[28] , dircc_system|node_1|processing|cpu|cpu|E_src2[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_hi[11]~14 , dircc_system|node_1|processing|cpu|cpu|R_src2_hi[11]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[27] , dircc_system|node_1|processing|cpu|cpu|E_src2[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_hi[15]~16 , dircc_system|node_1|processing|cpu|cpu|R_src2_hi[15]~16, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[31] , dircc_system|node_1|processing|cpu|cpu|E_src2[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , dircc_system|node_1|processing|cpu|cpu|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[26]~0 , dircc_system|node_1|processing|cpu|cpu|E_src1[26]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[31] , dircc_system|node_1|processing|cpu|cpu|E_src1[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[31]~31 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[31]~31, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_invert_arith_src_msb~1 , dircc_system|node_1|processing|cpu|cpu|E_invert_arith_src_msb~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_invert_arith_src_msb~0 , dircc_system|node_1|processing|cpu|cpu|E_invert_arith_src_msb~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_invert_arith_src_msb~2 , dircc_system|node_1|processing|cpu|cpu|E_invert_arith_src_msb~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_invert_arith_src_msb , dircc_system|node_1|processing|cpu|cpu|E_invert_arith_src_msb, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~133 , dircc_system|node_1|processing|cpu|cpu|Add2~133, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~81 , dircc_system|node_1|processing|cpu|cpu|Add2~81, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[31]~31 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[31]~31, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[31] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[31]~0 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[31]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , dircc_system|node_1|processing|cpu|cpu|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_hi[10]~6 , dircc_system|node_1|processing|cpu|cpu|R_src2_hi[10]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[26] , dircc_system|node_1|processing|cpu|cpu|E_src2[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_hi[9]~4 , dircc_system|node_1|processing|cpu|cpu|R_src2_hi[9]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[25] , dircc_system|node_1|processing|cpu|cpu|E_src2[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_hi[8]~13 , dircc_system|node_1|processing|cpu|cpu|R_src2_hi[8]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[24] , dircc_system|node_1|processing|cpu|cpu|E_src2[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[24] , dircc_system|node_1|processing|cpu|cpu|E_src1[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[23] , dircc_system|node_1|processing|cpu|cpu|E_src1[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_hi[6]~11 , dircc_system|node_1|processing|cpu|cpu|R_src2_hi[6]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[22] , dircc_system|node_1|processing|cpu|cpu|E_src2[22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_hi[5]~8 , dircc_system|node_1|processing|cpu|cpu|R_src2_hi[5]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[21] , dircc_system|node_1|processing|cpu|cpu|E_src2[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_hi[4]~12 , dircc_system|node_1|processing|cpu|cpu|R_src2_hi[4]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[20] , dircc_system|node_1|processing|cpu|cpu|E_src2[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[20] , dircc_system|node_1|processing|cpu|cpu|E_src1[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_hi[3]~9 , dircc_system|node_1|processing|cpu|cpu|R_src2_hi[3]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[19] , dircc_system|node_1|processing|cpu|cpu|E_src2[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[19] , dircc_system|node_1|processing|cpu|cpu|E_src1[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_hi[2]~10 , dircc_system|node_1|processing|cpu|cpu|R_src2_hi[2]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[18] , dircc_system|node_1|processing|cpu|cpu|E_src2[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_hi[1]~0 , dircc_system|node_1|processing|cpu|cpu|R_src2_hi[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[17] , dircc_system|node_1|processing|cpu|cpu|E_src2[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_hi[0]~2 , dircc_system|node_1|processing|cpu|cpu|R_src2_hi[0]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[16] , dircc_system|node_1|processing|cpu|cpu|E_src2[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[15]~feeder , dircc_system|node_1|processing|cpu|cpu|E_src2[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[15] , dircc_system|node_1|processing|cpu|cpu|E_src2[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[14]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_src1[14]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[14]~feeder , dircc_system|node_1|processing|cpu|cpu|E_src2[14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[14] , dircc_system|node_1|processing|cpu|cpu|E_src2[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[13]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_src2[13]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[12]~feeder , dircc_system|node_1|processing|cpu|cpu|E_src2[12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[12] , dircc_system|node_1|processing|cpu|cpu|E_src2[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[10]~feeder , dircc_system|node_1|processing|cpu|cpu|E_src2[10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[10] , dircc_system|node_1|processing|cpu|cpu|E_src2[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[7]~feeder , dircc_system|node_1|processing|cpu|cpu|E_src2[7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[7] , dircc_system|node_1|processing|cpu|cpu|E_src2[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src1[6]~8 , dircc_system|node_1|processing|cpu|cpu|R_src1[6]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[6] , dircc_system|node_1|processing|cpu|cpu|E_src1[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_lo[4]~2 , dircc_system|node_1|processing|cpu|cpu|R_src2_lo[4]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[4] , dircc_system|node_1|processing|cpu|cpu|E_src2[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_lo[3]~1 , dircc_system|node_1|processing|cpu|cpu|R_src2_lo[3]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[3] , dircc_system|node_1|processing|cpu|cpu|E_src2[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src1[3]~6 , dircc_system|node_1|processing|cpu|cpu|R_src1[3]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[3] , dircc_system|node_1|processing|cpu|cpu|E_src1[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_lo[2]~3 , dircc_system|node_1|processing|cpu|cpu|R_src2_lo[2]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[2] , dircc_system|node_1|processing|cpu|cpu|E_src2[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add0~29 , dircc_system|node_1|processing|cpu|cpu|Add0~29, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src1[2]~17 , dircc_system|node_1|processing|cpu|cpu|R_src1[2]~17, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[2] , dircc_system|node_1|processing|cpu|cpu|E_src1[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[1] , dircc_system|node_1|processing|cpu|cpu|E_src1[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~78 , dircc_system|node_1|processing|cpu|cpu|Add2~78, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~65 , dircc_system|node_1|processing|cpu|cpu|Add2~65, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~69 , dircc_system|node_1|processing|cpu|cpu|Add2~69, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~61 , dircc_system|node_1|processing|cpu|cpu|Add2~61, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~17 , dircc_system|node_1|processing|cpu|cpu|Add2~17, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~57 , dircc_system|node_1|processing|cpu|cpu|Add2~57, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~21 , dircc_system|node_1|processing|cpu|cpu|Add2~21, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~25 , dircc_system|node_1|processing|cpu|cpu|Add2~25, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~49 , dircc_system|node_1|processing|cpu|cpu|Add2~49, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~45 , dircc_system|node_1|processing|cpu|cpu|Add2~45, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~37 , dircc_system|node_1|processing|cpu|cpu|Add2~37, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~29 , dircc_system|node_1|processing|cpu|cpu|Add2~29, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~33 , dircc_system|node_1|processing|cpu|cpu|Add2~33, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~53 , dircc_system|node_1|processing|cpu|cpu|Add2~53, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~41 , dircc_system|node_1|processing|cpu|cpu|Add2~41, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[11]~6 , dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[11]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc[11]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|F_pc[11]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc[10]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|F_pc[10]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add0~57 , dircc_system|node_1|processing|cpu|cpu|Add0~57, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[7]~14 , dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[7]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc[7] , dircc_system|node_1|processing|cpu|cpu|F_pc[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add0~61 , dircc_system|node_1|processing|cpu|cpu|Add0~61, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[8]~15 , dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[8]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc[8] , dircc_system|node_1|processing|cpu|cpu|F_pc[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add0~5 , dircc_system|node_1|processing|cpu|cpu|Add0~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add0~13 , dircc_system|node_1|processing|cpu|cpu|Add0~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add0~25 , dircc_system|node_1|processing|cpu|cpu|Add0~25, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src1[13]~12 , dircc_system|node_1|processing|cpu|cpu|R_src1[13]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[13] , dircc_system|node_1|processing|cpu|cpu|E_src1[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~1 , dircc_system|node_1|processing|cpu|cpu|Add2~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~13 , dircc_system|node_1|processing|cpu|cpu|Add2~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[13]~5 , dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[13]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc[13] , dircc_system|node_1|processing|cpu|cpu|F_pc[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add0~1 , dircc_system|node_1|processing|cpu|cpu|Add0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[12]~0 , dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[12]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc[12]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|F_pc[12]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add0~21 , dircc_system|node_1|processing|cpu|cpu|Add0~21, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[19] , dircc_system|node_1|processing|cpu|cpu|D_iw[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src1[15]~5 , dircc_system|node_1|processing|cpu|cpu|R_src1[15]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[15] , dircc_system|node_1|processing|cpu|cpu|E_src1[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~9 , dircc_system|node_1|processing|cpu|cpu|Add2~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~5 , dircc_system|node_1|processing|cpu|cpu|Add2~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~85 , dircc_system|node_1|processing|cpu|cpu|Add2~85, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~89 , dircc_system|node_1|processing|cpu|cpu|Add2~89, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~93 , dircc_system|node_1|processing|cpu|cpu|Add2~93, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~97 , dircc_system|node_1|processing|cpu|cpu|Add2~97, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~101 , dircc_system|node_1|processing|cpu|cpu|Add2~101, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~105 , dircc_system|node_1|processing|cpu|cpu|Add2~105, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~109 , dircc_system|node_1|processing|cpu|cpu|Add2~109, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~113 , dircc_system|node_1|processing|cpu|cpu|Add2~113, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~117 , dircc_system|node_1|processing|cpu|cpu|Add2~117, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~121 , dircc_system|node_1|processing|cpu|cpu|Add2~121, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~125 , dircc_system|node_1|processing|cpu|cpu|Add2~125, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~129 , dircc_system|node_1|processing|cpu|cpu|Add2~129, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[30]~30 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[30]~30, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[30] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[19]~feeder , dircc_system|node_1|processing|cpu|cpu|d_writedata[19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_st_data[23]~0 , dircc_system|node_1|processing|cpu|cpu|E_st_data[23]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[19]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|d_writedata[19]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][11]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][11] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][11] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][11] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][11] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][11] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][11] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][11]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][11] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][11] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][11]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][11] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[19] , dircc_system|node_1|processing|cpu|cpu|d_writedata[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][11]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][11] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][11]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][11] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][11] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][11]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][11] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][11] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][11] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][11] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[11] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[20]~feeder , dircc_system|node_1|processing|cpu|cpu|d_writedata[20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[20] , dircc_system|node_1|processing|cpu|cpu|d_writedata[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][12] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][12] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][12] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][12] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][12]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][12] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][12] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][12]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][12] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][12] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][12] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][12] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][12] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][12] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][12] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][12] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][12] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][12]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][12] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[12] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[21]~feeder , dircc_system|node_1|processing|cpu|cpu|d_writedata[21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[21] , dircc_system|node_1|processing|cpu|cpu|d_writedata[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][13]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][13] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][13]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][13] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][13] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][13] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][13] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][13] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][13]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][13] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][13] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][13]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][13] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][13] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][13] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][13] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][13] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][13] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][13]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][13] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][13] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[13] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[22]~feeder , dircc_system|node_1|processing|cpu|cpu|d_writedata[22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[22] , dircc_system|node_1|processing|cpu|cpu|d_writedata[22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][14] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][14] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][14] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][14] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][14] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][14] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][14] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][14]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][14] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][14]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][14] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][14]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][14] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][14] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][14] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][14]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][14] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][14] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][14] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][14]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][14] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[14] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[23]~feeder , dircc_system|node_1|processing|cpu|cpu|d_writedata[23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[23] , dircc_system|node_1|processing|cpu|cpu|d_writedata[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][15]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][15] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][15]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][15] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][15]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][15] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][15] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][15] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][15]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][15] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][15] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][15] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][15]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][15] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][15]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][15] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][15]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][15] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][15] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][15]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][15] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][15]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][15] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][15]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][15] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][15] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[15] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][16] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][16] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][16] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][16] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][16] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][16] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][16]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][16] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][16] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][16] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][16] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][16] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][16] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][16] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][16]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][16] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][16] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][16] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[16] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][17] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][17] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][17]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][17] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][17] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][17] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][17] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][17]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][17] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][17] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][17] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][17] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][17] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][17] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][17]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][17] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][17] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][17]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][17] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][17] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[17] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][18] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][18] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][18] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][18] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][18] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][18] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][18]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][18] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][18] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][18] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][18] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][18] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][18] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][18] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][18]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][18] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][18] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][18]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][18] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[18] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][19]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][19] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][19] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][19] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][19] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][19]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][19] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][19]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][19] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][19]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][19] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][19] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][19] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][19]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][19] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][19] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][19] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][19] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][19] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][19]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][19] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][19] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[19] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][20]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][20] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][20]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][20] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][20]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][20] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][20] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][20]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][20] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][20] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][20] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][20] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[12] , dircc_system|node_1|processing|cpu|cpu|d_writedata[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][20]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][20] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][20]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][20] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][20] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][20] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][20] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][20]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][20] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][20]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][20] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][20] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[20] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[13] , dircc_system|node_1|processing|cpu|cpu|d_writedata[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][21] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][21] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][21] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][21]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][21] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][21] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][21]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][21] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][21] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][21] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][21] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][21]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][21] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][21] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][21] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][21]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][21] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][21] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][21]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][21] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][21] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[21] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][22] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][22] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][22] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][22] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][22] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][22]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][22] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][22] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][22] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][22]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][22] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][22]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][22] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][22] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][22]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][22] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][22] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][22]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][22] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][22] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][22] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[22] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][23] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][23]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][23] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][23]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][23] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][23] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][23]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][23] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][23]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][23] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][23]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][23] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][23] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][23] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][23] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][23] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][23] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][23]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][23] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][23] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][23] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][23]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][23] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[23] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][24]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][24] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][24] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][24]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][24] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][24] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][24] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][24] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][24] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][24]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][24] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][24] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][24] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][24] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][24] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][24]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][24] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][24] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][24] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][24] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[24] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][25]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][25] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][25]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][25] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][25]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][25] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][25] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][25] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][25] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][25] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][25] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][25] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][25] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[1] , dircc_system|node_1|processing|cpu|cpu|d_writedata[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][25] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][25] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][25]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][25] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][25] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][25] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][25] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[25] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][26]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][26] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][26]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][26] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][26] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][26]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][26] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][26]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][26] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][26]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][26] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][26]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][26] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][26] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][26] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][26] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][26]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][26] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][26] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][26]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][26] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][26] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][26]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][26] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][26] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[26] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][27]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][27] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][27] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][27]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][27] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][27] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][27]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][27] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][27]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][27] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][27]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][27] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][27] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][27] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][27]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][27] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][27] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][27] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][27]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][27] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][27] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][27] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][27]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][27] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[27] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][28] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][28]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][28] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][28] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][28] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][28] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][28]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][28] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][28] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][28]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][28] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][28]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][28] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][28] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][28] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][28] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][28] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][28]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][28] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][28] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][28]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][28] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[28] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][29]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][29] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][29] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][29]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][29] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][29] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][29] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][29] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][29] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][29] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][29] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][29]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][29] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][29] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][29] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][29]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][29] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][29] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][29] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][29]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][29] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[29] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][30]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][30] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][30]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][30] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][30]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][30] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][30] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][30] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][30] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][30]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][30] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][30] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][30]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][30] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][30] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][30]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][30] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][30] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][30]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][30] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][30]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][30] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][30] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][30]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][30] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[30] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][31] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][31]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][31] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][31]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][31] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][31] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][31]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][31] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][31]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][31] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][31]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][31] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][31] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][31] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][31] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][31] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][31] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][31]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][31] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][31]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][31] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][31] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][31] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[31] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|mem_rtl_0|auto_generated|ram_block1a0 , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|mem_rtl_0|auto_generated|ram_block1a0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[10]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_valid~DUPLICATE , dircc_system|node_1|routing|output_demux|outpipe4|out_valid~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|full~DUPLICATE , dircc_system|node_0|routing|input_fifo_east|full~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|in_ready~0 , dircc_system|node_1|routing|output_demux|outpipe4|in_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe3|out_valid~feeder , dircc_system|node_1|routing|output_demux|outpipe3|out_valid~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[26]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[37]~DUPLICATE , dircc_system|node_0|routing|output_demux|inpipe|out_payload[37]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|full~DUPLICATE , dircc_system|node_1|routing|input_fifo_west|full~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_valid~0 , dircc_system|node_0|routing|output_demux|outpipe3|out_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_valid , dircc_system|node_0|routing|output_demux|outpipe3|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|in_ready , dircc_system|node_0|routing|output_demux|outpipe3|in_ready, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|always1~0 , dircc_system|node_0|routing|output_demux|outpipe3|always1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[4] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|wr_ptr[0]~0 , dircc_system|node_1|routing|input_fifo_west|wr_ptr[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|wr_ptr[0] , dircc_system|node_1|routing|input_fifo_west|wr_ptr[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|Add0~2 , dircc_system|node_1|routing|input_fifo_west|Add0~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|wr_ptr[1] , dircc_system|node_1|routing|input_fifo_west|wr_ptr[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|Add0~1 , dircc_system|node_1|routing|input_fifo_west|Add0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|wr_ptr[2] , dircc_system|node_1|routing|input_fifo_west|wr_ptr[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|Add0~0 , dircc_system|node_1|routing|input_fifo_west|Add0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|wr_ptr[3] , dircc_system|node_1|routing|input_fifo_west|wr_ptr[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|rd_ptr[1] , dircc_system|node_1|routing|input_fifo_west|rd_ptr[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|internal_out_valid , dircc_system|node_1|routing|input_fifo_west|internal_out_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|mem_rd_ptr[1]~2 , dircc_system|node_1|routing|input_fifo_west|mem_rd_ptr[1]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|rd_ptr[2] , dircc_system|node_1|routing|input_fifo_west|rd_ptr[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|mem_rd_ptr[2]~1 , dircc_system|node_1|routing|input_fifo_west|mem_rd_ptr[2]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|rd_ptr[3] , dircc_system|node_1|routing|input_fifo_west|rd_ptr[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|mem_rd_ptr[3]~0 , dircc_system|node_1|routing|input_fifo_west|mem_rd_ptr[3]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[5]~feeder , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[5] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[6] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[7] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[8] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[8] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[9]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[20]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[10] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[11]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[5]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[12] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[13]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[6]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[14]~feeder , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[14] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[15] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[16]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[7] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[8]~feeder , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[8] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[9]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[17]~feeder , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[17] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[18]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[10]~feeder , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[10] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[11]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[19]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[12]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[20]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[21]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[14]~feeder , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[14] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[15]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[22] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[23]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[16]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[24]~feeder , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[24] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[25]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[17]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[26]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[18]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[27] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[27] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[19]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[29]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[20]~feeder , dircc_system|node_1|routing|router|in_payload[20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|payload_valid~0 , dircc_system|node_1|routing|router|payload_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|payload_valid , dircc_system|node_1|routing|router|payload_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_valid~0 , dircc_system|node_1|routing|router|out_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_valid , dircc_system|node_1|routing|router|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[35]~0 , dircc_system|node_1|routing|router|in_payload[35]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[20] , dircc_system|node_1|routing|router|in_payload[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|always4~0 , dircc_system|node_1|routing|router|always4~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[31]~0 , dircc_system|node_1|routing|router|out_data[31]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[16] , dircc_system|node_1|routing|router|out_data[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[20]~feeder , dircc_system|node_1|routing|output_demux|inpipe|out_payload[20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|always1~0 , dircc_system|node_1|routing|output_demux|inpipe|always1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[20] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[20] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[21]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[30]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[22]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[31]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[23]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[32]~feeder , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[32]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[32] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[32], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[33]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[33]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[24] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[25]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[34]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[34]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|out_valid~0 , dircc_system|node_1|routing|input_fifo_west|out_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|out_valid , dircc_system|node_1|routing|input_fifo_west|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|empty~0 , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|empty~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|empty~1 , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|empty~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|empty , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|empty, DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|out_valid~0 , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|out_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|out_valid , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|Mux39~0 , dircc_system|node_1|routing|input_mux|Mux39~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|always1~0 , dircc_system|node_1|routing|input_mux|outpipe|always1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[26] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[26] , dircc_system|node_1|routing|router|in_payload[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[22]~feeder , dircc_system|node_1|routing|router|out_data[22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[22] , dircc_system|node_1|routing|router|out_data[22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[26] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[26]~feeder , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[26] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[27]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[35]~feeder , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[35]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[35] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[35], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[0]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[28]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[1]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[29]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[2]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[30]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[3]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[31]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|mem_rtl_0|auto_generated|ram_block1a0 , dircc_system|node_1|routing|input_fifo_west|mem_rtl_0|auto_generated|ram_block1a0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[31] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[31] , dircc_system|node_1|routing|router|in_payload[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[27]~feeder , dircc_system|node_1|routing|router|out_data[27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[27] , dircc_system|node_1|routing|router|out_data[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[31]~feeder , dircc_system|node_1|routing|output_demux|inpipe|out_payload[31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[31] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[31] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[32]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[32]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[32] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[32], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[32]~feeder , dircc_system|node_1|routing|router|in_payload[32]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[32] , dircc_system|node_1|routing|router|in_payload[32], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[28] , dircc_system|node_1|routing|router|out_data[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[32]~feeder , dircc_system|node_1|routing|output_demux|inpipe|out_payload[32]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[32] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[32], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[32]~feeder , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[32]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[32] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[32], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[33]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[33]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[33] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[33], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[33] , dircc_system|node_1|routing|router|in_payload[33], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[29] , dircc_system|node_1|routing|router|out_data[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[33] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[33], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[33] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[33], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[34]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[34]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[34] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[34], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[34]~feeder , dircc_system|node_1|routing|router|in_payload[34]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[34] , dircc_system|node_1|routing|router|in_payload[34], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[30] , dircc_system|node_1|routing|router|out_data[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[34] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[34], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[34] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[34], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[35]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[35]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[35] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[35], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[35]~feeder , dircc_system|node_1|routing|router|in_payload[35]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[35] , dircc_system|node_1|routing|router|in_payload[35], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[31]~feeder , dircc_system|node_1|routing|router|out_data[31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[31] , dircc_system|node_1|routing|router|out_data[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[35]~feeder , dircc_system|node_1|routing|output_demux|inpipe|out_payload[35]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[35] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[35], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[35] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[35], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[0]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[0] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[0] , dircc_system|node_1|routing|router|in_payload[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_empty[0]~feeder , dircc_system|node_1|routing|router|out_empty[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_empty[0] , dircc_system|node_1|routing|router|out_empty[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[0] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[0] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[1]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[1] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[1]~feeder , dircc_system|node_1|routing|router|in_payload[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[1] , dircc_system|node_1|routing|router|in_payload[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_empty[1]~feeder , dircc_system|node_1|routing|router|out_empty[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_empty[1] , dircc_system|node_1|routing|router|out_empty[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[1]~feeder , dircc_system|node_1|routing|output_demux|inpipe|out_payload[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[1] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[1] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[2]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[2] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[2] , dircc_system|node_1|routing|router|in_payload[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_endofpacket , dircc_system|node_1|routing|router|out_endofpacket, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[2]~feeder , dircc_system|node_1|routing|output_demux|inpipe|out_payload[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[2] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[2]~feeder , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[2] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[3]~feeder , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[3] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|mem_rtl_0|auto_generated|ram_block1a0 , dircc_system|node_0|routing|input_fifo_east|mem_rtl_0|auto_generated|ram_block1a0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|always1~0 , dircc_system|node_0|routing|input_mux|outpipe|always1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[3] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[3] , dircc_system|node_0|routing|router|in_payload[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_startofpacket , dircc_system|node_0|routing|router|out_startofpacket, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[3] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[3]~feeder , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[3] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[30] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[30] , dircc_system|node_1|routing|router|in_payload[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[26]~feeder , dircc_system|node_1|routing|router|out_data[26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[26] , dircc_system|node_1|routing|router|out_data[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[30] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[30]~feeder , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[30] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[2] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[2]~feeder , dircc_system|node_0|routing|router|in_payload[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[2] , dircc_system|node_0|routing|router|in_payload[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_endofpacket , dircc_system|node_0|routing|router|out_endofpacket, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[2] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[2] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[29] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[29]~feeder , dircc_system|node_1|routing|router|in_payload[29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[29] , dircc_system|node_1|routing|router|in_payload[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[25] , dircc_system|node_1|routing|router|out_data[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[29] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[29] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[1] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[1]~feeder , dircc_system|node_0|routing|router|in_payload[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[1] , dircc_system|node_0|routing|router|in_payload[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_empty[1]~feeder , dircc_system|node_0|routing|router|out_empty[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_empty[1] , dircc_system|node_0|routing|router|out_empty[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[1] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[1] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[28] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[28] , dircc_system|node_1|routing|router|in_payload[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[24]~feeder , dircc_system|node_1|routing|router|out_data[24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[24] , dircc_system|node_1|routing|router|out_data[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[28] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[28]~feeder , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[28] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[0] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[0] , dircc_system|node_0|routing|router|in_payload[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_empty[0]~feeder , dircc_system|node_0|routing|router|out_empty[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_empty[0] , dircc_system|node_0|routing|router|out_empty[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[0] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[0]~feeder , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[0] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[27] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[27] , dircc_system|node_1|routing|router|in_payload[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[23] , dircc_system|node_1|routing|router|out_data[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[27] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[27]~feeder , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[27] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[34] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[34], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[34] , dircc_system|node_0|routing|router|in_payload[34], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[30]~feeder , dircc_system|node_0|routing|router|out_data[30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[30] , dircc_system|node_0|routing|router|out_data[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[34]~feeder , dircc_system|node_0|routing|output_demux|inpipe|out_payload[34]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[34] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[34], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[34] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[34], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[25] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[25] , dircc_system|node_1|routing|router|in_payload[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[21]~feeder , dircc_system|node_1|routing|router|out_data[21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[21] , dircc_system|node_1|routing|router|out_data[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[25] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[25] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[33] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[33], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[33] , dircc_system|node_0|routing|router|in_payload[33], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[29]~feeder , dircc_system|node_0|routing|router|out_data[29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[29] , dircc_system|node_0|routing|router|out_data[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[33] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[33], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[33] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[33], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[23] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[23] , dircc_system|node_1|routing|router|in_payload[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[19]~feeder , dircc_system|node_1|routing|router|out_data[19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[19] , dircc_system|node_1|routing|router|out_data[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[23] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[23] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[31] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[31] , dircc_system|node_0|routing|router|in_payload[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[27]~feeder , dircc_system|node_0|routing|router|out_data[27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[27] , dircc_system|node_0|routing|router|out_data[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[31]~feeder , dircc_system|node_0|routing|output_demux|inpipe|out_payload[31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[31] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[31] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[22] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[22] , dircc_system|node_1|routing|router|in_payload[22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[18]~feeder , dircc_system|node_1|routing|router|out_data[18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[18] , dircc_system|node_1|routing|router|out_data[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[22] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[22] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[30]~DUPLICATE , dircc_system|node_0|routing|input_mux|outpipe|out_payload[30]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[30] , dircc_system|node_0|routing|router|in_payload[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[26] , dircc_system|node_0|routing|router|out_data[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[30] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[30] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[21] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[21] , dircc_system|node_1|routing|router|in_payload[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[17] , dircc_system|node_1|routing|router|out_data[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[21] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[21] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[29] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[29] , dircc_system|node_0|routing|router|in_payload[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[25]~feeder , dircc_system|node_0|routing|router|out_data[25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[25] , dircc_system|node_0|routing|router|out_data[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[29]~feeder , dircc_system|node_0|routing|output_demux|inpipe|out_payload[29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[29] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[29] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[19] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[19] , dircc_system|node_1|routing|router|in_payload[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[15]~feeder , dircc_system|node_1|routing|router|out_data[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[15] , dircc_system|node_1|routing|router|out_data[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[19] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[19] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[28] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[28] , dircc_system|node_0|routing|router|in_payload[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[24] , dircc_system|node_0|routing|router|out_data[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[28]~feeder , dircc_system|node_0|routing|output_demux|inpipe|out_payload[28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[28] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[28] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[18] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[18] , dircc_system|node_1|routing|router|in_payload[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[14]~feeder , dircc_system|node_1|routing|router|out_data[14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[14] , dircc_system|node_1|routing|router|out_data[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[18] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[18]~feeder , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[18] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[26] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[26] , dircc_system|node_0|routing|router|in_payload[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[22] , dircc_system|node_0|routing|router|out_data[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[26]~DUPLICATE , dircc_system|node_0|routing|output_demux|inpipe|out_payload[26]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[26] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[17] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[17] , dircc_system|node_1|routing|router|in_payload[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[13] , dircc_system|node_1|routing|router|out_data[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[17]~feeder , dircc_system|node_1|routing|output_demux|inpipe|out_payload[17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[17] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[17] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[25] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[25]~feeder , dircc_system|node_0|routing|router|in_payload[25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[25] , dircc_system|node_0|routing|router|in_payload[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[21]~feeder , dircc_system|node_0|routing|router|out_data[21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[21] , dircc_system|node_0|routing|router|out_data[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[25]~feeder , dircc_system|node_0|routing|output_demux|inpipe|out_payload[25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[25] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[25] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[16] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[16] , dircc_system|node_1|routing|router|in_payload[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[12] , dircc_system|node_1|routing|router|out_data[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[16] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[16]~feeder , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[16] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[23] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[23]~feeder , dircc_system|node_0|routing|router|in_payload[23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[23] , dircc_system|node_0|routing|router|in_payload[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[19]~feeder , dircc_system|node_0|routing|router|out_data[19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[19] , dircc_system|node_0|routing|router|out_data[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[23]~feeder , dircc_system|node_0|routing|output_demux|inpipe|out_payload[23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[23] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[23] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[15] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[15]~feeder , dircc_system|node_1|routing|router|in_payload[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[15] , dircc_system|node_1|routing|router|in_payload[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[11]~feeder , dircc_system|node_1|routing|router|out_data[11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[11] , dircc_system|node_1|routing|router|out_data[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[15] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[15]~feeder , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[15] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[21] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[21] , dircc_system|node_0|routing|router|in_payload[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[17] , dircc_system|node_0|routing|router|out_data[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[21]~feeder , dircc_system|node_0|routing|output_demux|inpipe|out_payload[21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[21] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[21] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[13] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[13] , dircc_system|node_1|routing|router|in_payload[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[9] , dircc_system|node_1|routing|router|out_data[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[13] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[13]~feeder , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[13] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[20] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[20] , dircc_system|node_0|routing|router|in_payload[20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[16] , dircc_system|node_0|routing|router|out_data[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[20]~feeder , dircc_system|node_0|routing|output_demux|inpipe|out_payload[20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[20] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[20]~feeder , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[20] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[12] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[12]~feeder , dircc_system|node_1|routing|router|in_payload[12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[12] , dircc_system|node_1|routing|router|in_payload[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[8] , dircc_system|node_1|routing|router|out_data[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[12] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[12] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[19] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[19] , dircc_system|node_0|routing|router|in_payload[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[15]~feeder , dircc_system|node_0|routing|router|out_data[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[15] , dircc_system|node_0|routing|router|out_data[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[19]~feeder , dircc_system|node_0|routing|output_demux|inpipe|out_payload[19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[19] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[19]~feeder , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[19] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[11] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[11] , dircc_system|node_1|routing|router|in_payload[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[7] , dircc_system|node_1|routing|router|out_data[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[11] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[11]~feeder , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[11] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[18] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[18] , dircc_system|node_0|routing|router|in_payload[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[14]~feeder , dircc_system|node_0|routing|router|out_data[14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[14] , dircc_system|node_0|routing|router|out_data[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[18]~feeder , dircc_system|node_0|routing|output_demux|inpipe|out_payload[18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[18] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[18] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[9] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[9] , dircc_system|node_1|routing|router|in_payload[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[5]~feeder , dircc_system|node_1|routing|router|out_data[5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[5] , dircc_system|node_1|routing|router|out_data[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[9] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[9] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[16] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[16]~feeder , dircc_system|node_0|routing|router|in_payload[16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[16] , dircc_system|node_0|routing|router|in_payload[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[12]~feeder , dircc_system|node_0|routing|router|out_data[12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[12] , dircc_system|node_0|routing|router|out_data[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[16] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[16]~feeder , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[16] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[6] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[6] , dircc_system|node_1|routing|router|in_payload[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[2]~feeder , dircc_system|node_1|routing|router|out_data[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[2] , dircc_system|node_1|routing|router|out_data[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[6]~feeder , dircc_system|node_1|routing|output_demux|inpipe|out_payload[6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[6] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[6] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[13] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[13] , dircc_system|node_0|routing|router|in_payload[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[9] , dircc_system|node_0|routing|router|out_data[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[13] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[13] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[5] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[5] , dircc_system|node_1|routing|router|in_payload[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[1] , dircc_system|node_1|routing|router|out_data[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[5]~feeder , dircc_system|node_1|routing|output_demux|inpipe|out_payload[5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[5] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[5]~feeder , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[5] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[11] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[11]~feeder , dircc_system|node_0|routing|router|in_payload[11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[11] , dircc_system|node_0|routing|router|in_payload[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[7]~feeder , dircc_system|node_0|routing|router|out_data[7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[7] , dircc_system|node_0|routing|router|out_data[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[11]~feeder , dircc_system|node_0|routing|output_demux|inpipe|out_payload[11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[11] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[11]~feeder , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[11] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[20] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|always1~5 , dircc_system|node_1|routing|router|always1~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|always1~6 , dircc_system|node_1|routing|router|always1~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|decision[2]~0 , dircc_system|node_1|routing|router|decision[2]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|payload_channel[0]~0 , dircc_system|node_1|routing|router|payload_channel[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|payload_channel[2] , dircc_system|node_1|routing|router|payload_channel[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_channel[2] , dircc_system|node_1|routing|router|out_channel[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[38]~DUPLICATE , dircc_system|node_1|routing|output_demux|inpipe|out_payload[38]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_valid~0 , dircc_system|node_1|routing|output_demux|inpipe|out_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_valid~DUPLICATE , dircc_system|node_1|routing|output_demux|inpipe|out_valid~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|always1~0 , dircc_system|node_1|routing|output_demux|outpipe4|always1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_payload[4] , dircc_system|node_1|routing|output_demux|outpipe4|out_payload[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[9] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[9] , dircc_system|node_0|routing|router|in_payload[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[5] , dircc_system|node_0|routing|router|out_data[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[9] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[9]~feeder , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe3|out_payload[9] , dircc_system|node_0|routing|output_demux|outpipe3|out_payload[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[26]~DUPLICATE , dircc_system|node_1|routing|input_mux|outpipe|out_payload[26]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[34]~DUPLICATE , dircc_system|node_1|routing|input_mux|outpipe|out_payload[34]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[30]~DUPLICATE , dircc_system|node_1|routing|input_mux|outpipe|out_payload[30]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|always1~4 , dircc_system|node_1|routing|router|always1~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|decision[1]~1 , dircc_system|node_1|routing|router|decision[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|payload_channel[1] , dircc_system|node_1|routing|router|payload_channel[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_channel[1] , dircc_system|node_1|routing|router|out_channel[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[37]~DUPLICATE , dircc_system|node_1|routing|output_demux|inpipe|out_payload[37]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|rhs3_valid~0 , dircc_system|node_1|routing|output_demux|rhs3_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe3|out_valid , dircc_system|node_1|routing|output_demux|outpipe3|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe2|out_valid~feeder , dircc_system|node_1|routing|output_demux|outpipe2|out_valid~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|rhs2_valid~0 , dircc_system|node_1|routing|output_demux|rhs2_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe2|out_valid , dircc_system|node_1|routing|output_demux|outpipe2|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe1|out_valid~feeder , dircc_system|node_1|routing|output_demux|outpipe1|out_valid~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_valid , dircc_system|node_1|routing|output_demux|inpipe|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[37] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[37], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[38] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[38], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|rhs1_valid~0 , dircc_system|node_1|routing|output_demux|rhs1_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe1|out_valid , dircc_system|node_1|routing|output_demux|outpipe1|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_valid~0 , dircc_system|node_1|routing|output_demux|outpipe0|out_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_valid , dircc_system|node_1|routing|output_demux|outpipe0|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[0]~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[0]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[2]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[2]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[3]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[3]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[1]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[1]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_full , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_full, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|wrreq~0 , dircc_system|node_1|processing|fifo_in|wrreq~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|valid_wreq~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|valid_wreq~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[0]~5 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[0]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[1]~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[2]~13 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[2]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[3]~9 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[3]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|LessThan0~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|LessThan0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|no_stop_write~0 , dircc_system|node_1|processing|fifo_in|no_stop_write~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|no_stop_write_d1 , dircc_system|node_1|processing|fifo_in|no_stop_write_d1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|avalonst_sink_ready , dircc_system|node_1|processing|fifo_in|avalonst_sink_ready, DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter|timing_adapter_0|ready[0] , dircc_system|node_1|avalon_st_adapter|timing_adapter_0|ready[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|in_ready , dircc_system|node_1|routing|output_demux|outpipe0|in_ready, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|Mux0~0 , dircc_system|node_1|routing|output_demux|Mux0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|in_ready~0 , dircc_system|node_1|routing|output_demux|inpipe|in_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|in_ready , dircc_system|node_1|routing|input_mux|outpipe|in_ready, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_valid~0 , dircc_system|node_1|routing|input_mux|outpipe|out_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_valid , dircc_system|node_1|routing|input_mux|outpipe|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|internal_out_ready~0 , dircc_system|node_1|routing|input_fifo_west|internal_out_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|mem_rd_ptr[0]~3 , dircc_system|node_1|routing|input_fifo_west|mem_rd_ptr[0]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|rd_ptr[0] , dircc_system|node_1|routing|input_fifo_west|rd_ptr[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|Equal0~0 , dircc_system|node_1|routing|input_fifo_west|Equal0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|internal_out_valid~0 , dircc_system|node_1|routing|input_fifo_west|internal_out_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|next_empty~0 , dircc_system|node_1|routing|input_fifo_west|next_empty~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|empty , dircc_system|node_1|routing|input_fifo_west|empty, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|internal_out_valid~1 , dircc_system|node_1|routing|input_fifo_west|internal_out_valid~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|internal_out_valid~DUPLICATE , dircc_system|node_1|routing|input_fifo_west|internal_out_valid~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|next_full~2 , dircc_system|node_1|routing|input_fifo_west|next_full~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|next_full~1 , dircc_system|node_1|routing|input_fifo_west|next_full~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|next_full~0 , dircc_system|node_1|routing|input_fifo_west|next_full~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|full , dircc_system|node_1|routing|input_fifo_west|full, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_fifo_west|write , dircc_system|node_1|routing|input_fifo_west|write, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[10] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[10]~feeder , dircc_system|node_1|routing|router|in_payload[10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[10] , dircc_system|node_1|routing|router|in_payload[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[6] , dircc_system|node_1|routing|router|out_data[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[10] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[10]~feeder , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|always1~0 , dircc_system|node_1|routing|output_demux|outpipe0|always1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[10] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][6]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|_~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|_~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|parity7 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|parity7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|_~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~DUPLICATE , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode101w[1]~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode101w[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode108w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode108w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][6] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode59w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode59w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][6] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][6]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~DUPLICATE , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode149w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode149w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][6] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][6]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode12w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode12w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][6] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a2~DUPLICATE , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g|counter5a2~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[2]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[3]~DUPLICATE , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][6]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode79w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode79w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][6] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][6]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode39w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode39w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][6] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][6]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode129w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode129w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][6] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode169w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode169w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][6] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode89w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode89w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][6] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode139w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode139w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][6] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode49w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode49w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][6] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode179w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode179w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][6] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][6]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode69w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode69w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][6] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode159w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode159w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][6] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][6]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode29w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode29w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][6] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode119w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode119w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][6] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[6] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[30]~30 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[30]~30, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[30] , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_rshift8~0 , dircc_system|node_1|processing|cpu|cpu|av_ld_rshift8~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte3_data[6] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte3_data[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[30]~2 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[30]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[29] , dircc_system|node_1|processing|cpu|cpu|E_src1[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[29]~30 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[29]~30, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[29]~29 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[29]~29, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[29] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[29]~4 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[29]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[28] , dircc_system|node_1|processing|cpu|cpu|E_src1[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[28]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[28]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[28]~20 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[28]~20, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[28]~28 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[28]~28, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[28] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[28]~6 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[28]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[27] , dircc_system|node_1|processing|cpu|cpu|E_src1[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[27] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[27]~29 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[27]~29, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[27]~27 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[27]~27, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[27] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[27]~8 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[27]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[26] , dircc_system|node_1|processing|cpu|cpu|E_src1[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[26]~19 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[26]~19, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[26]~26 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[26]~26, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[26] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[6] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][2]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[26]~27 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[26]~27, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5005w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5005w[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][9] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_b[2] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_b[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5105w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5105w[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][100] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][11] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem_used[0] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem_used[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][12] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[76] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[76], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[76] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[76], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|WideOr1 , dircc_system|mm_interconnect_0|cmd_mux|WideOr1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[68]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[68]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[68] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[68], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[68]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[68]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[68] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[68], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_payload~1 , dircc_system|mm_interconnect_0|cmd_mux|src_payload~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~3 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~5 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~6 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][14] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4975w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4975w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode4975w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode4975w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[45] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[45], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[46] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[46], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[33] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[33], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_mem_byte_en[3]~3 , dircc_system|node_1|processing|cpu|cpu|E_mem_byte_en[3]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_byteenable[3] , dircc_system|node_1|processing|cpu|cpu|d_byteenable[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[35] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[35], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem_used[1] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem_used[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][15] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5025w[3]~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5025w[3]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5025w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5025w[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][0] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4995w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4995w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode4995w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode4995w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~0 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~1 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[32] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[32], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_mem_byte_en[2]~1 , dircc_system|node_1|processing|cpu|cpu|E_mem_byte_en[2]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_byteenable[2] , dircc_system|node_1|processing|cpu|cpu|d_byteenable[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[34] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[34], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][1] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_b[1] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_b[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5025w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5025w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5025w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5025w[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][2] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][3] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[120] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[120], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[120] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[120], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[20] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[20], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[20]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[20] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[20], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][4] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|saved_grant[0] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|saved_grant[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5035w[3]~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5035w[3]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5035w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5035w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5035w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5035w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~0 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~1 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[2] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[38] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[38], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[39] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[39], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[4] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[40] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[40], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[41] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[41], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[42] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[42], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[43] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[43], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[44] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[44], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[45] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[45], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add0~53 , dircc_system|node_0|processing|cpu|cpu|Add0~53, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add0~57 , dircc_system|node_0|processing|cpu|cpu|Add0~57, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add0~61 , dircc_system|node_0|processing|cpu|cpu|Add0~61, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[9]~DUPLICATE , dircc_system|node_0|routing|output_demux|inpipe|out_payload[9]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[9] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[0]~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptrrg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[0]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[0]~5 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[0]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[1]~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[2]~13 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[2]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[3]~9 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[3]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_wrusedw|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|LessThan0~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|LessThan0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_full~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_full~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_full , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_full, DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter|timing_adapter_0|ready[0] , dircc_system|node_0|avalon_st_adapter|timing_adapter_0|ready[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_valid , dircc_system|node_0|routing|output_demux|outpipe0|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|in_ready , dircc_system|node_0|routing|output_demux|outpipe0|in_ready, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_valid~0 , dircc_system|node_0|routing|output_demux|outpipe0|out_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_valid~DUPLICATE , dircc_system|node_0|routing|output_demux|outpipe0|out_valid~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|no_stop_write~0 , dircc_system|node_0|processing|fifo_in|no_stop_write~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|no_stop_write_d1 , dircc_system|node_0|processing|fifo_in|no_stop_write_d1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|avalonst_sink_ready , dircc_system|node_0|processing|fifo_in|avalonst_sink_ready, DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter|timing_adapter_0|ready[0]~DUPLICATE , dircc_system|node_0|avalon_st_adapter|timing_adapter_0|ready[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|wrreq~0 , dircc_system|node_0|processing|fifo_in|wrreq~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|valid_wreq~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|valid_wreq~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0]~DUPLICATE , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|_~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|_~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|parity7 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|parity7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|_~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~DUPLICATE , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode101w[1]~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode101w[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~DUPLICATE , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode79w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode79w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][5] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode59w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode59w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][5] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode89w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode89w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][5] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode69w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode69w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][5] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][5]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode108w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode108w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][5] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode129w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode129w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][5] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode139w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode139w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][5] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][5]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode119w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode119w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][5] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode159w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode159w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][5] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode149w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode149w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][5] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode169w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode169w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][5] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode179w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode179w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][5] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode12w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode12w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][5] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][5]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode29w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode29w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][5] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode39w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode39w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][5] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode49w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode49w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][5] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[5] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~16 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~16, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~17 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~17, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[33] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[33], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_mem_byte_en[3]~3 , dircc_system|node_0|processing|cpu|cpu|E_mem_byte_en[3]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_byteenable[3] , dircc_system|node_0|processing|cpu|cpu|d_byteenable[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[35] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[35], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][5] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[22] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[22], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[22]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[22] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[22], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][6] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_b[0] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_b[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5115w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5115w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5115w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5115w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[32] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[32], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_mem_byte_en[2]~1 , dircc_system|node_0|processing|cpu|cpu|E_mem_byte_en[2]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_byteenable[2] , dircc_system|node_0|processing|cpu|cpu|d_byteenable[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[34] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[34], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][7] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][8] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_b[0]~DUPLICATE , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_b[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[80] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[80], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[80] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[80], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Decoder0~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Decoder0~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Decoder0~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Decoder0~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add4~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add4~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add4~5 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add4~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[25] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[25], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[25] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[25], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][9] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4975w[3]~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4975w[3]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4975w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4975w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode4975w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode4975w[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Decoder0~3 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Decoder0~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add4~13 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add4~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][10] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][11] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5115w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5115w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5115w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5115w[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[28]~feeder , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[28] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[28], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][12] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|LessThan3~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|LessThan3~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[68]~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[68]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Decoder1~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Decoder1~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector13~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector13~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add5~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add5~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector13~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector13~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[79] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[79], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[79] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[79], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector6~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector6~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector6~2 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector6~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[79] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[79], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[79] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[79], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[79] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[79], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Decoder0~2 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Decoder0~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Decoder0~3 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Decoder0~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|LessThan3~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|LessThan3~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~8 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[0] , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][13] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[30] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[30], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[30]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[30] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[30], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][14] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][15] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[1][15], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[98]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[98]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[98] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[98], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[98]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[98]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[98] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[98], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][80] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][80], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[99]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[99]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[99] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[99], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[99]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[99]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[99] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[99], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[100]~feeder , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[100]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[100] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[100]~feeder , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[100]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[100] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[101]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[101]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[101] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[101]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[101]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[101] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[101] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[101] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[102] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[102] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][84] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][84], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][85] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][85], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[104] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[104] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][86] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][86], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[105] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[105], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[105] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[105], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][87] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][87], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][88] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][88], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[106] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[106], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[106]~feeder , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[106]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[106] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[106], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][89] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][89], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[108] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[108], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[108]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[108]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[108] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[108], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][90] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][90], DE1_SoC, 1
instance = comp, \dircc_system|hps|fpga_interfaces|hps2fpga , dircc_system|hps|fpga_interfaces|hps2fpga, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[108] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[108], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[108]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[108]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[108] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[108], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[108] , dircc_system|mm_interconnect_0|cmd_mux|src_data[108], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~27 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~27, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|always0~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|always0~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][90] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][90], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[108]~feeder , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[108]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[108] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[108], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[108] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[108], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[108] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[108], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[107] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[107], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[107] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[107], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[107] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[107], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[107]~feeder , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[107]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[107] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[107], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[107] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[107], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~27 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~27, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem_used[0]~DUPLICATE , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem_used[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][56] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][56], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~7 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~7, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][56] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][56], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_busy~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_busy~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_busy , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_busy, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_busy~DUPLICATE , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_busy~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|last_packet_beat~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|last_packet_beat~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][55] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][55], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~6 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][55] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][55], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[1] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][57] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][57], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~4 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][57] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][57], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|Add1~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|Add1~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~2 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[3] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|Add1~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|Add1~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[2] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|Add0~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|Add0~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][58] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][58], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~2 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][58] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][58], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~4 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[4] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|Add0~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|Add0~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][59] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][59], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~5 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][59] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][59], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~9 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[5]~18 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[5]~18, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[5] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|Add0~2 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|Add0~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][60] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][60], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~3 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][60] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][60], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|Add1~2 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|Add1~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~6 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[6] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~7 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~7, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~8 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[7] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~3 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][54] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][54], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~8 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][54] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][54], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~5 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[0] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|last_packet_beat~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|last_packet_beat~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|last_packet_beat~4 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|last_packet_beat~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][48] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][48], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][48] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][48], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|last_packet_beat~3 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|last_packet_beat~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|last_packet_beat~2 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|last_packet_beat~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|always0~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|always0~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][89] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][89], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[107]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[107]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[107] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[107], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[107]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[107]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[107] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[107], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[107] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[107], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[107] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[107], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[107] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[107], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[106] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[106], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~26 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~26, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][88] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][88], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[106] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[106], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[106]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[106]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[106] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[106], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[106]~feeder , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[106]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[106] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[106], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[106] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[106], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[106] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[106], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[105] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[105], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[105] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[105], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[105] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[105], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[105] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[105], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[105] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[105], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~25 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~25, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][87] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][87], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[105]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[105]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[105] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[105], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[105]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[105]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[105] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[105], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[105] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[105], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[104]~feeder , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[104]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[104] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[104]~feeder , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[104]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[104] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[104] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[104] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[104] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~24 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~24, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][86] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][86], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[104]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[104]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[104] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[104]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[104]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[104] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[104] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[103] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[103] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[103] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[103] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[103] , dircc_system|mm_interconnect_0|cmd_mux|src_data[103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~22 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~22, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][85] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][85], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[103] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[103] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[103]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[103]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[103] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[103]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[103]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[103] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[103] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[102]~feeder , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[102]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[102] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[102]~feeder , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[102]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[102] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[102]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[102]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[102] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[102] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[102] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~22 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~22, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][84] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][84], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[102] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[102]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[102]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[102] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[102] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[101] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[101]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[101]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[101] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[101] , dircc_system|mm_interconnect_0|cmd_mux|src_data[101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][83] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][83], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~20 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~20, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][83]~feeder , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][83]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][83] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][83], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[101]~feeder , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[101]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[101] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[101] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[101] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[100] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[100]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[100]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[100] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[100] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][82] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][82], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~20 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~20, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][82] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][82], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[100]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[100]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[100] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[100]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[100]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[100] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[100] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[100] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[100] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[99]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[99]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[99] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[99], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[99] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[99], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[99] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[99], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[99]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[99]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[99] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[99], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[99] , dircc_system|mm_interconnect_0|cmd_mux|src_data[99], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[81] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[81], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][81] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][81], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~18 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~18, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][81]~feeder , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][81]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][81] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][81], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[99] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[99], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[99] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[99], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[99] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[99], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[98]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[98]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[98] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[98], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[98]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[98]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[98] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[98], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[98] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[98], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[98]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[98]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[98] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[98], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[98] , dircc_system|mm_interconnect_0|cmd_mux|src_data[98], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[80] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[80], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~17 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~17, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][80] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][80], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[98]~feeder , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[98]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[98] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[98], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[98] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[98], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[98] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[98], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[97] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[97], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[97] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[97], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[97] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[97], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[97] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[97], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[97] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[97], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[79] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[79], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][79] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][79], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~17 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~17, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][79] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][79], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[97] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[97], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[97]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[97]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[97] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[97], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][79] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][79], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[97] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[97], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[97] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[97], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[97] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[97], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[97] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[97], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[97] , dircc_system|mm_interconnect_0|cmd_mux|src_data[97], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[79] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[79], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~16 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~16, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][79] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][79], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[97] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[97], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[97] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[97], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[97] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[97], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[45]~feeder , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[45]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[45] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[45], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[45] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[45], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~12 , dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~12, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Decoder0~7 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Decoder0~7, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Decoder0~2 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Decoder0~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Decoder0~6 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Decoder0~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[4]~6 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[4]~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Decoder0~5 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Decoder0~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[3]~5 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[3]~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Decoder0~4 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Decoder0~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[2]~DUPLICATE , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[2]~4 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[2]~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[1] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[0]~DUPLICATE , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~5 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[0]~3 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[0]~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~33 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~33, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector29~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector29~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[0] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~29 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~29, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[1] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector28~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector28~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[1]~DUPLICATE , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~41 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~41, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~9 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector27~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector27~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[2] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~13 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~45 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~45, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector26~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector26~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[3] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~49 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~49, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add1~4 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add1~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add1~3 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add1~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector2~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector2~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~17 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~17, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector25~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector25~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[4] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~53 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~53, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector1~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector1~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[5]~7 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[5]~7, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~21 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~21, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector24~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector24~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[5] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~57 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~57, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[6]~feeder , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[6]~8 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[6]~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[6] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~61 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~61, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[7]~feeder , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[7]~9 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[7]~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[7] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~65 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~65, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~37 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~37, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[9]~feeder , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[9] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[9]~11 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[9]~11, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~11 , dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~11, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[43]~feeder , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[43]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[43] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[43], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[43] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[43], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~10 , dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~10, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[6] , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[41]~feeder , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[41]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[41] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[41], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[41] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[41], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~8 , dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[40] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[40], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[40] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[40], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~7 , dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~7, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Decoder0~5 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Decoder0~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[39] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[39], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[39] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[39], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[39] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[39], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Decoder0~4 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Decoder0~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38]~feeder , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[38] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[38], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[38] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[38], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~4 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~28 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~28, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[2] , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~32 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~32, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[3] , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~36 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~36, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[4] , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~40 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~40, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[5]~DUPLICATE , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[5]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~44 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~44, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~48 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~48, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[7] , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~52 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~52, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~56 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~56, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[9] , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~13 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[17]~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[17]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[17]~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[17]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~18 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~18, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~20 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~20, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~22 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~22, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~24 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~24, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~26 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~26, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~28 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~28, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~30 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~30, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~19 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~19, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[26]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|d_writedata[26]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~21 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~21, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~23 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~23, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~25 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~25, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~27 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~27, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~29 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~29, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~31 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~31, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[9] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[9]~32 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[9]~32, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[10] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[10]~33 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[10]~33, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[11] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[11]~34 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[11]~34, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[12]~35 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[12]~35, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[29] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[29], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[13]~36 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[13]~36, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[30]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[30] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[30], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[14]~37 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[14]~37, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[31]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[31] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[31], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[31] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[31], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[15] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[15], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[15]~38 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[15]~38, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a72 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a72, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a104 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a104, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5015w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5015w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a88 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a88, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5035w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5035w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5035w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5035w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a120 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a120, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w15_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w15_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a8 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]~DUPLICATE , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a24 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a24, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4985w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4985w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode4985w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode4985w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a40 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a40, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a56 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a56, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w15_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w15_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a200 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a200, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a232 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a232, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a216 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a216, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5054w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5054w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5054w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5054w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a136 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a136, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5065w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5065w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5065w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5065w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a152 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a152, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5085w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5085w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5085w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5085w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a184 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a184, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5075w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5075w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5075w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5075w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a168 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a168, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w15_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w15_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w15_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w15_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w15_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w15_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~15 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~15, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|always0~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|always0~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][15] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][15], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[15]~15 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[15]~15, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[31] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[31], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[31]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[31] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[31], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[31] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[31], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[31] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[31], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[31] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[31], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add1~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add1~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add1~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add1~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector6~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector6~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add4~17 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add4~17, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector3~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector3~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[82]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[82]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[82] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[82], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[82] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[82], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[82]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[82]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[82] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[82], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[82]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[82]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[82] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[82], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[82] , dircc_system|mm_interconnect_0|cmd_mux|src_data[82], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|LessThan3~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|LessThan3~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[68]~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[68]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]~DUPLICATE , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[79]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[79]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[79] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[79], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[79] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[79], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[79] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[79], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[79]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[79]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[79] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[79], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[79] , dircc_system|mm_interconnect_0|cmd_mux|src_data[79], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[36]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[36]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[36] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[36], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[36]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[36]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[36] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[36], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[36]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[36]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[36] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[36], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[36] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[36], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[18]~2 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[18]~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Decoder0~3 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Decoder0~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Decoder0~2 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Decoder0~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|LessThan3~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|LessThan3~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~8 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[0] , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[18]~3 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[18]~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|out_data[0] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|out_data[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~feeder , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Decoder0~5 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Decoder0~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[39]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[39]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[39] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[39], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[39] , dircc_system|mm_interconnect_0|cmd_mux|src_data[39], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Decoder0~4 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Decoder0~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[38] , dircc_system|mm_interconnect_0|cmd_mux|src_data[38], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~4 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~28 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~28, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[2] , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~32 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~32, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[3] , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~7 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~7, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[83] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[83], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[83] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[83], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector9~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector9~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Decoder1~5 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Decoder1~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Decoder1~4 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Decoder1~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Decoder1~3 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Decoder1~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Decoder1~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Decoder1~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add5~5 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add5~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add5~13 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add5~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add5~17 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add5~17, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add5~21 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add5~21, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector9~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector9~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[83]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[83]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[83] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[83], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[83] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[83], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[83] , dircc_system|mm_interconnect_0|cmd_mux|src_data[83], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[40]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[40]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[40] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[40], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[40] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[40], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_payload~7 , dircc_system|mm_interconnect_0|cmd_mux|src_payload~7, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~36 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~36, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[4] , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~2 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~8 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add4~21 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add4~21, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add4~25 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add4~25, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector1~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector1~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[84]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[84]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[84] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[84], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[84] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[84], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[84] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[84], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[84]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[84]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[84] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[84], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[84] , dircc_system|mm_interconnect_0|cmd_mux|src_data[84], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[41] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[41], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[41] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[41], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_payload~8 , dircc_system|mm_interconnect_0|cmd_mux|src_payload~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~40 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~40, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[5] , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~3 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~9 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[42] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[42], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[42] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[42], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_payload~9 , dircc_system|mm_interconnect_0|cmd_mux|src_payload~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[6] , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~44 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~44, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[6]~DUPLICATE , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[6]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~4 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~10 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~10, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[43] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[43], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[43] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[43], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_payload~10 , dircc_system|mm_interconnect_0|cmd_mux|src_payload~10, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~48 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~48, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[7] , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~5 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~11 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~11, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[44] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[44], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[44] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[44], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[44] , dircc_system|mm_interconnect_0|cmd_mux|src_data[44], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~52 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~52, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[8] , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[8], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~12 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~12, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_payload~11 , dircc_system|mm_interconnect_0|cmd_mux|src_payload~11, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[45]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[45]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[45] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[45], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[45] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[45], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_payload~12 , dircc_system|mm_interconnect_0|cmd_mux|src_payload~12, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~56 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~56, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[9] , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~13 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]~DUPLICATE , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[46] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[46], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[46] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[46], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[46] , dircc_system|mm_interconnect_0|cmd_mux|src_data[46], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~60 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~60, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[10] , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~2 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~14 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~14, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~DUPLICATE , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[17]~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[17]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~18 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~18, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[10] , dircc_system|node_0|processing|cpu|cpu|d_writedata[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~20 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~20, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~22 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~22, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~24 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~24, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~26 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~26, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~28 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~28, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~30 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~30, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~19 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~19, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~21 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~21, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~23 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~23, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~25 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~25, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~27 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~27, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[30]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|d_writedata[30]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~29 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~29, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~31 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~31, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[9]~31 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[9]~31, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[10]~32 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[10]~32, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[11]~33 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[11]~33, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[12]~34 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[12]~34, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[13]~35 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[13]~35, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[14]~36 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[14]~36, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[15]~37 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[15]~37, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a104 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a104, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5005w[3]~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5005w[3]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5005w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5005w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5005w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5005w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a72 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a72, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a88 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a88, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a120 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a120, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w14_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w14_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a24 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a24, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4995w[3]~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4995w[3]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4995w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4995w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode4995w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode4995w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a56 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a56, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4985w[3]~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4985w[3]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4985w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4985w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode4985w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode4985w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a40 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a40, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4958w[3]~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4958w[3]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4958w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode4958w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode4958w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode4958w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a8 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w14_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w14_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a232 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a232, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5095w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5095w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5095w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5095w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a200 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a200, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5015w[3]~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5015w[3]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5105w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5105w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5105w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5105w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a216 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a216, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5054w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5054w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5054w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5054w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a136 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a136, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5085w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5085w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5085w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5085w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a184 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a184, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5065w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5065w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5065w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5065w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a152 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a152, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5075w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5075w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5075w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5075w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a168 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a168, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w14_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w14_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w14_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w14_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w14_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w14_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~14 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~14, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|always0~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|always0~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][14] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[14]~14 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[14]~14, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[30] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[30], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[30] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[30], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[30] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[30], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[8]~feeder , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[8] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[8], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[8]~10 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[8]~10, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[44]~feeder , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[44]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[44] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[44], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[44] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[44], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[44] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[44], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[8] , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[8], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~12 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~12, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w13_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w13_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w13_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w13_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w13_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w13_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w13_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w13_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w13_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w13_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~13 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][13]~feeder , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][13] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[13]~13 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[13]~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[29] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[29], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[29] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[29], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[29] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[29], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[29] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[29], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[29] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[29], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[36] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[36], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[36] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[36], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[36] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[36], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[36] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[36], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[18]~2 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[18]~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[18]~3 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[18]~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|out_data[0] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|out_data[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~feeder , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~5 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~11 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~11, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w12_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w12_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w12_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w12_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_b[0] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_b[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w12_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w12_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w12_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w12_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w12_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w12_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~12 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~12, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][12] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[12]~12 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[12]~12, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[28] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[28], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[28]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[28] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[28], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[28] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[28], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[42] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[42], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[42] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[42], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~9 , dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[6]~DUPLICATE , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[6]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~4 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~10 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~10, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w11_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w11_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w11_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w11_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w11_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w11_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w11_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w11_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w11_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w11_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~11 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~11, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][11] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[11]~11 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[11]~11, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[27] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[27], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[27]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[27] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[27], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[27] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[27], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[27] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[27], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|log2ceil~2 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|log2ceil~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add3~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add3~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add3~2 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add3~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Decoder1~6 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Decoder1~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add5~25 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add5~25, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector8~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector8~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[84] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[84], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[84] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[84], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[84] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[84], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[84] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[84], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[84] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[84], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[5] , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~3 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~9 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w10_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w10_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w10_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w10_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w10_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w10_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w10_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w10_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w10_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w10_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~10 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~10, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][10] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[10]~10 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[10]~10, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[26] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[26], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[26]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[26] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[26], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][10] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w10_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w10_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w10_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w10_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w10_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w10_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w10_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w10_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w10_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w10_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~10 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~10, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][10] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[10]~10 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[10]~10, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[26] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[26], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[26] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[26], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|log2ceil~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|log2ceil~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector4~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector4~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector4~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector4~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[81]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[81]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[81] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[81], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[81]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[81]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[81] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[81], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[81] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[81], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[81] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[81], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[81] , dircc_system|mm_interconnect_0|cmd_mux|src_data[81], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~6 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_b[1] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_b[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w9_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w9_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w9_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w9_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w9_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w9_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w9_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w9_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w9_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w9_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~9 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][9] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[9]~9 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[9]~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[25] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[25], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[25] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[25], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[25] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[25], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add1~2 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add1~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector5~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector5~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector5~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector5~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[80]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[80]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[80] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[80], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[80]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[80]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[80] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[80], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[80] , dircc_system|mm_interconnect_0|cmd_mux|src_data[80], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~feeder , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w8_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w8_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w8_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w8_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w8_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w8_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w8_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w8_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w8_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w8_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~8 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][8] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][8], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[8]~8 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[8]~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[24] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[24], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[24]~feeder , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[24] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[24], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[24] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[24], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[24] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[24], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[24] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[24], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector2~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector2~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[83] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[83], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[83] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[83], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[83] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[83], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[83] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[83], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[83] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[83], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]~DUPLICATE , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~2 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~8 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~2 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~4 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~6 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~8 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~10 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~10, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~12 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~12, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~14 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~14, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~3 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~5 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~7 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~9 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~11 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~11, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~13 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~15 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~15, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[1]~24 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[1]~24, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[2]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[2] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[2]~25 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[2]~25, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[3]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[3] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[3]~26 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[3]~26, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[4] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[20] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[20], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[20] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[20], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[4]~27 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[4]~27, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[5] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[5] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[5]~28 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[5]~28, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[6] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[6]~29 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[6]~29, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[23]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[23] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[23], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[7] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[7]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[7] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[7]~30 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[7]~30, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a48 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a48, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a32 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a32, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a16 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a16, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a96 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a96, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a80 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a80, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a64 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a64, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a112 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a112, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a192 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a192, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a224 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a224, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a208 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a208, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a128 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a128, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a160 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a160, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a176 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a176, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a144 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|ram_block1a144, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~7 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~7, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][7] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[7]~7 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[7]~7, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[23] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[23], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[23]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[23] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[23], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[23] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[23], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[23] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[23], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[23] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[23], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[0]~22 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[0]~22, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~2 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[2] , dircc_system|node_0|processing|cpu|cpu|d_writedata[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~4 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~6 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~8 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~10 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~10, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~12 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~12, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~14 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~14, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~3 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~5 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~7 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~9 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~11 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~11, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~13 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~15 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_payload~15, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[1]~23 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[1]~23, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[2]~24 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[2]~24, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[3]~25 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[3]~25, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[4]~26 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[4]~26, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[5]~27 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[5]~27, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[6]~28 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[6]~28, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[7]~29 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[7]~29, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a224 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a224, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a208 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a208, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a192 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a192, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a160 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a160, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a128 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a128, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a176 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a176, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a144 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a144, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a112 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a112, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a64 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a64, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a96 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a96, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a80 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a80, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a48 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a48, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a32 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a32, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a16 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|ram_block1a16, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~6 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][6] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[6]~6 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[6]~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[22] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[22], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[22] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[22], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[22] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[22], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector10~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector10~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[82] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[82], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[82] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[82], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[82] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[82], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[82] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[82], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[82] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[82], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~7 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~7, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~5 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][5] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[5]~5 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[5]~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[21] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[21], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[21]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[21] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[21], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][5] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~5 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][5] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[5]~5 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[5]~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[21] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[21], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[21] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[21], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[21] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[21], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[37]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[37]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[37] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[37], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[37] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[37], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[37]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[37]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[37] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[37], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[37]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[37]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[37] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[37], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|int_output_sel[0]~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|int_output_sel[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[1] , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|int_output_sel[0]~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|int_output_sel[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[8]~30 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[8]~30, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w29_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w29_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w29_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w29_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w29_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w29_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w29_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w29_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w29_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w29_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[29] , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_rshift8~0 , dircc_system|node_0|processing|cpu|cpu|av_ld_rshift8~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte3_data[5] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte3_data[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_hi[14]~12 , dircc_system|node_0|processing|cpu|cpu|R_src2_hi[14]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_unsigned_lo_imm16~0 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_unsigned_lo_imm16~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_unsigned_lo_imm16~1 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_unsigned_lo_imm16~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_unsigned_lo_imm16 , dircc_system|node_0|processing|cpu|cpu|R_ctrl_unsigned_lo_imm16, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_hi~1 , dircc_system|node_0|processing|cpu|cpu|R_src2_hi~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[30] , dircc_system|node_0|processing|cpu|cpu|E_src2[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_invert_arith_src_msb~0 , dircc_system|node_0|processing|cpu|cpu|E_invert_arith_src_msb~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_invert_arith_src_msb~1 , dircc_system|node_0|processing|cpu|cpu|E_invert_arith_src_msb~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_invert_arith_src_msb~2 , dircc_system|node_0|processing|cpu|cpu|E_invert_arith_src_msb~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_invert_arith_src_msb , dircc_system|node_0|processing|cpu|cpu|E_invert_arith_src_msb, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , dircc_system|node_0|processing|cpu|cpu|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[26]~0 , dircc_system|node_0|processing|cpu|cpu|E_src1[26]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[31] , dircc_system|node_0|processing|cpu|cpu|E_src1[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , dircc_system|node_0|processing|cpu|cpu|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_hi[15]~13 , dircc_system|node_0|processing|cpu|cpu|R_src2_hi[15]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[31] , dircc_system|node_0|processing|cpu|cpu|E_src2[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_hi[13]~16 , dircc_system|node_0|processing|cpu|cpu|R_src2_hi[13]~16, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[29] , dircc_system|node_0|processing|cpu|cpu|E_src2[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_hi[12]~5 , dircc_system|node_0|processing|cpu|cpu|R_src2_hi[12]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[28] , dircc_system|node_0|processing|cpu|cpu|E_src2[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_hi[11]~15 , dircc_system|node_0|processing|cpu|cpu|R_src2_hi[11]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[27] , dircc_system|node_0|processing|cpu|cpu|E_src2[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[27] , dircc_system|node_0|processing|cpu|cpu|E_src1[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_hi[10]~7 , dircc_system|node_0|processing|cpu|cpu|R_src2_hi[10]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[26] , dircc_system|node_0|processing|cpu|cpu|E_src2[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[26] , dircc_system|node_0|processing|cpu|cpu|E_src1[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_hi[9]~14 , dircc_system|node_0|processing|cpu|cpu|R_src2_hi[9]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[25] , dircc_system|node_0|processing|cpu|cpu|E_src2[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[24] , dircc_system|node_0|processing|cpu|cpu|E_src1[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_hi[8]~6 , dircc_system|node_0|processing|cpu|cpu|R_src2_hi[8]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[24] , dircc_system|node_0|processing|cpu|cpu|E_src2[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[23] , dircc_system|node_0|processing|cpu|cpu|E_src1[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_hi[6]~10 , dircc_system|node_0|processing|cpu|cpu|R_src2_hi[6]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[22] , dircc_system|node_0|processing|cpu|cpu|E_src2[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[22] , dircc_system|node_0|processing|cpu|cpu|E_src1[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_hi[5]~3 , dircc_system|node_0|processing|cpu|cpu|R_src2_hi[5]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[21] , dircc_system|node_0|processing|cpu|cpu|E_src2[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[10]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~12 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~12, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[14] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[14] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~10 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~13 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[15] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~11 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~4 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[16] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[18] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[23] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[20] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[20] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~35 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~35, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[21]~19 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[21]~19, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~20 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~20, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[21] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[21] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~14 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~14, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[18] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~41 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~41, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[19] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[19] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[17]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|d_writedata[17]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~22 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~22, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[17] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~21 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~21, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~14 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~14, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[18] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~13 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~19 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~19, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[19] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~18 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~18, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~15 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~15, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[20] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~14 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~16 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~16, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[21] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[23] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[23] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~42 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~42, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[24] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[24] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[21] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~15 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~24 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~24, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[22] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~23 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~23, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~25 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~25, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[23] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~24 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~24, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[34] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[34], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|byteenable[2] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|byteenable[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~3 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~5 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[16] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~12 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[10] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w10_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w10_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w10_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w10_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w10_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w10_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w10_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w10_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w10_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w10_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[10]~21 , dircc_system|node_0|processing|cpu|cpu|F_iw[10]~21, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[10] , dircc_system|node_0|processing|cpu|cpu|D_iw[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_hi[4]~11 , dircc_system|node_0|processing|cpu|cpu|R_src2_hi[4]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[20] , dircc_system|node_0|processing|cpu|cpu|E_src2[20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[20] , dircc_system|node_0|processing|cpu|cpu|E_src1[20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_hi[3]~8 , dircc_system|node_0|processing|cpu|cpu|R_src2_hi[3]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[19] , dircc_system|node_0|processing|cpu|cpu|E_src2[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_hi[2]~9 , dircc_system|node_0|processing|cpu|cpu|R_src2_hi[2]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[18]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|E_src2[18]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_hi[0]~2 , dircc_system|node_0|processing|cpu|cpu|R_src2_hi[0]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[16] , dircc_system|node_0|processing|cpu|cpu|E_src2[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[13]~feeder , dircc_system|node_0|processing|cpu|cpu|E_src2[13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[13] , dircc_system|node_0|processing|cpu|cpu|E_src2[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src1[13]~12 , dircc_system|node_0|processing|cpu|cpu|R_src1[13]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[13] , dircc_system|node_0|processing|cpu|cpu|E_src1[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add0~13 , dircc_system|node_0|processing|cpu|cpu|Add0~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src1[12]~15 , dircc_system|node_0|processing|cpu|cpu|R_src1[12]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[12] , dircc_system|node_0|processing|cpu|cpu|E_src1[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[12]~feeder , dircc_system|node_0|processing|cpu|cpu|E_src2[12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[12] , dircc_system|node_0|processing|cpu|cpu|E_src2[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[10]~feeder , dircc_system|node_0|processing|cpu|cpu|E_src2[10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[10] , dircc_system|node_0|processing|cpu|cpu|E_src2[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~45 , dircc_system|node_0|processing|cpu|cpu|Add2~45, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~37 , dircc_system|node_0|processing|cpu|cpu|Add2~37, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~29 , dircc_system|node_0|processing|cpu|cpu|Add2~29, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~33 , dircc_system|node_0|processing|cpu|cpu|Add2~33, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~53 , dircc_system|node_0|processing|cpu|cpu|Add2~53, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~41 , dircc_system|node_0|processing|cpu|cpu|Add2~41, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~1 , dircc_system|node_0|processing|cpu|cpu|Add2~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~13 , dircc_system|node_0|processing|cpu|cpu|Add2~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~9 , dircc_system|node_0|processing|cpu|cpu|Add2~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~5 , dircc_system|node_0|processing|cpu|cpu|Add2~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[15]~2 , dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[15]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc[15] , dircc_system|node_0|processing|cpu|cpu|F_pc[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add0~25 , dircc_system|node_0|processing|cpu|cpu|Add0~25, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add0~1 , dircc_system|node_0|processing|cpu|cpu|Add0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add0~21 , dircc_system|node_0|processing|cpu|cpu|Add0~21, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[13]~5 , dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[13]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc[13]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|F_pc[13]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add0~17 , dircc_system|node_0|processing|cpu|cpu|Add0~17, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[14]~4 , dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[14]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc[14] , dircc_system|node_0|processing|cpu|cpu|F_pc[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add0~9 , dircc_system|node_0|processing|cpu|cpu|Add0~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src1[17]~3 , dircc_system|node_0|processing|cpu|cpu|R_src1[17]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[17] , dircc_system|node_0|processing|cpu|cpu|E_src1[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~85 , dircc_system|node_0|processing|cpu|cpu|Add2~85, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~89 , dircc_system|node_0|processing|cpu|cpu|Add2~89, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~93 , dircc_system|node_0|processing|cpu|cpu|Add2~93, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~97 , dircc_system|node_0|processing|cpu|cpu|Add2~97, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~101 , dircc_system|node_0|processing|cpu|cpu|Add2~101, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~105 , dircc_system|node_0|processing|cpu|cpu|Add2~105, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~109 , dircc_system|node_0|processing|cpu|cpu|Add2~109, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~113 , dircc_system|node_0|processing|cpu|cpu|Add2~113, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~117 , dircc_system|node_0|processing|cpu|cpu|Add2~117, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~121 , dircc_system|node_0|processing|cpu|cpu|Add2~121, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~125 , dircc_system|node_0|processing|cpu|cpu|Add2~125, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~129 , dircc_system|node_0|processing|cpu|cpu|Add2~129, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~133 , dircc_system|node_0|processing|cpu|cpu|Add2~133, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~81 , dircc_system|node_0|processing|cpu|cpu|Add2~81, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[31]~28 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[31]~28, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[31]~31 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[31]~31, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[31] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31]~DUPLICATE , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[11]~DUPLICATE , dircc_system|node_0|routing|output_demux|inpipe|out_payload[11]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[11]~feeder , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[11] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][7] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][7]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][7] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][7] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][7] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][7]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][7] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][7]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][7] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][7]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][7] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][7] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][7]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][7] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][7]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][7] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][7] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][7] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][7]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][7] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][7] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][7] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][7]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][7] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[7] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[31]~30 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[31]~30, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w31_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w31_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w31_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w31_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w31_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w31_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w31_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w31_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w31_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w31_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[31] , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte3_data[7] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte3_data[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[31]~0 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[31]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[30] , dircc_system|node_0|processing|cpu|cpu|E_src1[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[30]~27 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[30]~27, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[30]~30 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[30]~30, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[30] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[30]~2 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[30]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[29] , dircc_system|node_0|processing|cpu|cpu|E_src1[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[29]~31 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[29]~31, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[29]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[29]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[29]~29 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[29]~29, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[29] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[29]~4 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[29]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src1[10]~9 , dircc_system|node_0|processing|cpu|cpu|R_src1[10]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[10] , dircc_system|node_0|processing|cpu|cpu|E_src1[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[8]~15 , dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[8]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc[8] , dircc_system|node_0|processing|cpu|cpu|F_pc[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[46] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[46], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~4 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][4] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[4]~4 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[4]~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[20] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[20], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[20] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[20], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[20] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[20], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[120] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[120], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[120]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[120]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[120] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[120], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[88] , dircc_system|mm_interconnect_0|cmd_mux|src_data[88], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Decoder0~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Decoder0~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~feeder , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[121]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[121]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[121] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[121], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[121]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[121]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[121] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[121], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_payload~2 , dircc_system|mm_interconnect_0|cmd_mux|src_payload~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[16]~4 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[16]~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[16]~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[16]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode4949w[1]~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode4949w[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5015w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5015w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~3 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][3] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[3]~3 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[3]~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[19] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[19], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[19] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[19], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[19] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[19], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[19]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[19] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[19], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[19] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[19], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add3~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add3~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector12~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector12~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector11~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector11~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[81] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[81], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[81] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[81], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[81]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[81]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[81] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[81], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[81] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[81], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[81] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[81], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~6 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~2 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][2] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[2]~2 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[2]~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[18] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[18], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[18] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[18], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][2] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~2 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][2] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[2]~2 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[2]~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[18] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[18], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[18] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[18], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[18] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[18], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[1]~2 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[1]~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[37] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[37], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[37] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[37], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[37] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[37], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[37] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[37], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|int_output_sel[0]~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|int_output_sel[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[1] , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|int_output_sel[0]~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|int_output_sel[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][1] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[1]~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[17] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[17], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[17]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[17] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[17], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][1] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][1] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[1]~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[17] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[17], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[17] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[17], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[17] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[17], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[0]~23 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[0]~23, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][0]~feeder , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][0] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[0]~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[16] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[16], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[16] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[16], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][0] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][0] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[0]~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[16] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[16], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[16] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[16], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[16] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[16], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[47] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[47], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[47] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[47], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_payload~6 , dircc_system|mm_interconnect_0|cmd_mux|src_payload~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[11] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[10] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~25 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~25, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~21 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~21, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[11]~DUPLICATE , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[11]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[11]~3 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[11]~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_payload~5 , dircc_system|mm_interconnect_0|cmd_mux|src_payload~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~24 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~24, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[11] , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[29]~21 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[29]~21, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~5 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]~DUPLICATE , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5025w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5025w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w15_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w15_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w15_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w15_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w15_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w15_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w15_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w15_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w15_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w15_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~15 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~15, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][15] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][15], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[15]~15 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[15]~15, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~15 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~15, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][101] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~12 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~12, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][101] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][102] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~13 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][102] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|always10~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|always10~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][104] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][104] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][68] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][68], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~14 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~14, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][68] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][68], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|always10~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|always10~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|always9~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|always9~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[15] , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[15], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[15]~15 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[15]~15, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[15] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[15], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[15] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[15], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~15 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~15, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][102] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~14 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~14, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][102] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|always10~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|always10~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][100] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~12 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~12, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][100] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][68] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][68], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~15 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~15, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][68] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][68], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|always10~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|always10~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1 , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|dreg[0] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][50] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][50], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~16 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~16, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][50] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][50], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|take_in_data~0 , dircc_system|mm_interconnect_0|crosser_007|clock_xer|take_in_data~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|din_s1 , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|dreg[0] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_demux_001|sink_ready~0 , dircc_system|mm_interconnect_0|rsp_demux_001|sink_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|p1_ready~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|p1_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|always9~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|always9~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[15] , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[15], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[15]~15 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[15]~15, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[15] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[15], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[15] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[15], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[15] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[15], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[24]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[24] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[24], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[24] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[24], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[8]~31 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[8]~31, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w14_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w14_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w14_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w14_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w14_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w14_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w14_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w14_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w14_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w14_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~14 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~14, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][14] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[14]~14 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[14]~14, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~14 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~14, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[14] , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[14]~14 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[14]~14, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[14] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[14]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[14] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~14 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~14, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[14] , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[14]~14 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[14]~14, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[14] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[14]~feeder , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[14] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[14] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[12] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~17 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~17, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[12]~DUPLICATE , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[12]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[12]~2 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[12]~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[48]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[48]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[48] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[48], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[48] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[48], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[48] , dircc_system|mm_interconnect_0|cmd_mux|src_data[48], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~20 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~20, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[12] , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[30]~20 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[30]~20, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~4 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]~DUPLICATE , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_b[1]~DUPLICATE , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_b[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w13_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w13_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w13_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w13_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w13_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w13_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w13_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w13_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w13_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w13_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][13] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~13 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][13] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[13]~13 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[13]~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~13 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[13] , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[13]~13 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[13]~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[13] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[13]~feeder , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[13] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~13 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[13] , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[13]~13 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[13]~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[13] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[13] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[13] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add0~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add0~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[2]~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[2]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[2] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|write_cp_data[74]~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|write_cp_data[74]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add7~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add7~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[3] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|write_cp_data[75]~2 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|write_cp_data[75]~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add7~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add7~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[4] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|write_cp_data[76]~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|write_cp_data[76]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[76]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[76]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[76] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[76], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[76] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[76], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[76] , dircc_system|mm_interconnect_0|cmd_mux|src_data[76], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add2~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add2~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[75]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[75]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[75] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[75], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[75] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[75], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[75]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[75]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[75] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[75], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[75] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[75], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[75] , dircc_system|mm_interconnect_0|cmd_mux|src_data[75], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[74]~0 , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[74]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[74] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[74], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[74] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[74], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[74] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[74], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[74]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[74]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[74] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[74], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[74] , dircc_system|mm_interconnect_0|cmd_mux|src_data[74], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|int_byte_cnt_factor[0]~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|int_byte_cnt_factor[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|ShiftLeft0~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|ShiftLeft0~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|byte_cnt_reg~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|byte_cnt_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|byte_cnt_reg[1] , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|byte_cnt_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[55]~17 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[55]~17, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add2~3 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add2~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|byte_cnt_reg[2] , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|byte_cnt_reg[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[56]~14 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[56]~14, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[56]~7 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[56]~7, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add2~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add2~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|byte_cnt_reg[3] , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|byte_cnt_reg[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[57]~5 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[57]~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[57]~6 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[57]~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add2~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add2~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|byte_cnt_reg[4] , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|byte_cnt_reg[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[58]~8 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[58]~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add7~2 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add7~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[5] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|write_cp_data[77]~3 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|write_cp_data[77]~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[77] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[77], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[77] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[77], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add2~2 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add2~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[77]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[77]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[77] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[77], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[77] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[77], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[77] , dircc_system|mm_interconnect_0|cmd_mux|src_data[77], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[58]~9 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[58]~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[58]~10 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[58]~10, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add2~2 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add2~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|byte_cnt_reg[5] , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|byte_cnt_reg[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[59]~38 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[59]~38, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add7~3 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add7~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[6] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|write_cp_data[78]~4 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|write_cp_data[78]~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[78] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[78], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[78] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[78], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add2~3 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add2~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[78]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[78]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[78] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[78], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[78] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[78], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[59]~11 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[59]~11, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[59]~12 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[59]~12, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[59]~13 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[59]~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[60]~15 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[60]~15, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add2~4 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add2~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|byte_cnt_reg[6] , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|byte_cnt_reg[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[60]~16 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[60]~16, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[49] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[49], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[49] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[49], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_payload~4 , dircc_system|mm_interconnect_0|cmd_mux|src_payload~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~13 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[13] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[13]~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[13]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_payload~3 , dircc_system|mm_interconnect_0|cmd_mux|src_payload~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~16 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~16, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[13] , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[31]~19 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[31]~19, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~3 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[13] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_b[2] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_b[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w12_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w12_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w12_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w12_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w12_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w12_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w12_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w12_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w12_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w12_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~12 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~12, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][12] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[12]~12 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[12]~12, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~12 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~12, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[12] , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[12]~12 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[12]~12, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[12] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[12]~feeder , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[12] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~12 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~12, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[12] , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[12]~12 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[12]~12, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[12] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[12]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[12] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[12] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add4~9 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add4~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector0~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector0~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[85] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[85], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[85]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[85]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[85] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[85], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[85] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[85], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[85] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[85], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[85] , dircc_system|mm_interconnect_0|cmd_mux|src_data[85], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~9 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[14] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[14]~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[14]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[50]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[50]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[50] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[50], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[50] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[50], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[50] , dircc_system|mm_interconnect_0|cmd_mux|src_data[50], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~12 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Add1~12, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[14] , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|address_reg[14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[32]~18 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[32]~18, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~2 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[14] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_b[3]~feeder , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_b[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_b[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_b[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w11_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w11_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w11_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w11_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w11_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w11_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w11_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w11_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w11_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w11_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~11 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~11, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][11] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[11]~11 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[11]~11, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~11 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~11, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[11] , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[11]~11 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[11]~11, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[11] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[11] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~11 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~11, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[11] , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[11]~11 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[11]~11, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[11] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[11] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[11] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[118] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[118], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[118] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[118], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[118]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[118]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[118] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[118], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[118] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[118], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[86] , dircc_system|mm_interconnect_0|cmd_mux|src_data[86], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~11 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~11, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][100] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|LessThan13~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|LessThan13~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~10 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~10, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[10] , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[10]~10 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[10]~10, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[10] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[10] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~10 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~10, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[10] , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[10]~10 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[10]~10, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[10] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[10]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[10] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[10] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[48]~feeder , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[48]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[48] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[48], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[48] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[48], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[48] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[48], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[47] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[47], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[47] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[47], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~6 , dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~5 , dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~60 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~60, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~24 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~24, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[11] , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~20 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~20, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[12] , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[30]~21 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[30]~21, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5105w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5105w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w9_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w9_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w9_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w9_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w9_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w9_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w9_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w9_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w9_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w9_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~9 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][9]~feeder , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][9] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[9]~9 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[9]~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~9 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[9] , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[9]~9 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[9]~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[9] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[9]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[9] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~9 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[9] , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[9]~9 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[9]~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[9] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[9] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[9] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[9], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[49] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[49], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[49] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[49], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~4 , dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~3 , dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~16 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~16, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[13] , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[31]~20 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[31]~20, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]~DUPLICATE , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5005w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5005w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w26_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w26_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w26_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w26_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w26_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w26_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w26_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w26_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w26_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w26_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[26] , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte3_data[2]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|av_ld_byte3_data[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[26]~10 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[26]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[25] , dircc_system|node_1|processing|cpu|cpu|E_src1[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[25]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[25]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[25]~17 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[25]~17, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[25]~25 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[25]~25, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[25] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[25]~12 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[25]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[18] , dircc_system|node_1|processing|cpu|cpu|d_writedata[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][10]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][10] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][10] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][10] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][10] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][10]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][10] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][10] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][10]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][10] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][10] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][10]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][10] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][10] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][10]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][10] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][10] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][10] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][10] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][10] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][10] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[10] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[4]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[4] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[4]~feeder , dircc_system|node_1|routing|router|in_payload[4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[4] , dircc_system|node_1|routing|router|in_payload[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[0] , dircc_system|node_1|routing|router|out_data[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[4] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[4]~feeder , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[4] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][0]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][0]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][0]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][0]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][0]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24]~DUPLICATE , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w24_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w24_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w24_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w24_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w24_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w24_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w24_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w24_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w24_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w24_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[24] , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte3_data[0] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte3_data[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[24]~26 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[24]~26, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[24]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[24]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[24]~24 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[24]~24, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[24] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[24]~14 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[24]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_hi[7]~3 , dircc_system|node_1|processing|cpu|cpu|R_src2_hi[7]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[23] , dircc_system|node_1|processing|cpu|cpu|E_src2[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[23]~16 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[23]~16, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[23]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[23]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[23]~23 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[23]~23, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[23] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data[7]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data[7]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[23]~16 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[23]~16, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[22] , dircc_system|node_1|processing|cpu|cpu|E_src1[22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[22]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[22]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[22]~24 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[22]~24, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[22]~22 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[22]~22, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[22] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[22]~17 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[22]~17, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[21] , dircc_system|node_1|processing|cpu|cpu|E_src1[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[21]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[21]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[21]~21 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[21]~21, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[21]~21 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[21]~21, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[21] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[21]~19 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[21]~19, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_st_data[30]~7 , dircc_system|node_1|processing|cpu|cpu|E_st_data[30]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[30] , dircc_system|node_1|processing|cpu|cpu|d_writedata[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][6] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][6]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][6] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][6]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][6] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][6] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][6]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][6] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][6] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][6]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][6] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][6] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][6] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][6] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][6] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][6] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][6]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][6] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][6] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][6] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][6] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[6] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[8]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[8] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[8] , dircc_system|node_1|routing|router|in_payload[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[4]~feeder , dircc_system|node_1|routing|router|out_data[4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[4] , dircc_system|node_1|routing|router|out_data[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[8] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[8]~feeder , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[8] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][4]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][4] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][4] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][4]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][4] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][4] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][4] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][4]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][4] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][4]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][4] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][4] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][4] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][4] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][4] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][4] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][4] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][4] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][4] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][4] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[4] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[28]~29 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[28]~29, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[28]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[28] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~feeder , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[28] , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte3_data[4] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte3_data[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[16] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][12]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][12] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][12] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][12]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][12] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][12] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][12]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][12] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][12]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][12] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][12]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][12] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][12] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][12]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][12] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][12]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][12] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][12]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][12] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][12] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][12]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][12] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][12]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][12] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][12] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][12] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[12] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w20_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w20_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w20_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w20_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w20_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w20_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w20_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w20_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w20_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w20_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[4]~17 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[4]~17, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[4]~18 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[4]~18, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data[4]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data[4]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[20]~25 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[20]~25, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[20]~20 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[20]~20, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[20] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[20]~21 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[20]~21, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src1[8]~13 , dircc_system|node_1|processing|cpu|cpu|R_src1[8]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[8] , dircc_system|node_1|processing|cpu|cpu|E_src1[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[6]~13 , dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[6]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc[6] , dircc_system|node_1|processing|cpu|cpu|F_pc[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[44] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[44], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w31_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w31_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_a[1] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w31_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w31_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w31_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w31_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w31_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w31_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w31_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w31_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[31]~33 , dircc_system|node_1|processing|cpu|cpu|F_iw[31]~33, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[31] , dircc_system|node_1|processing|cpu|cpu|D_iw[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[30] , dircc_system|node_1|processing|cpu|cpu|E_src1[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[30] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_shift_logical~0 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_shift_logical~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_shift_logical , dircc_system|node_1|processing|cpu|cpu|R_ctrl_shift_logical, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[3]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[5]~5 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[5]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[5] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[4]~14 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[4]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[4] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[3]~4 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[3]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[3] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[1]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[2]~15 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[2]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[2] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[1]~17 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[1]~17, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[1] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[0]~19 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[0]~19, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[0]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Equal62~2 , dircc_system|node_1|processing|cpu|cpu|Equal62~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_rot_right_nxt~0 , dircc_system|node_1|processing|cpu|cpu|R_ctrl_rot_right_nxt~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_rot_right , dircc_system|node_1|processing|cpu|cpu|R_ctrl_rot_right, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_fill_bit~0 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_fill_bit~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[31]~31 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[31]~31, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[31] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[30]~30 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[30]~30, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[30]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[30]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[29]~29 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[29]~29, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[29] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[28]~28 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[28]~28, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[28] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[27]~27 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[27]~27, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[27]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[27]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[26]~26 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[26]~26, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[26] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[25]~25 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[25]~25, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[25] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[24]~24 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[24]~24, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[24] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[23]~23 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[23]~23, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[23] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[22]~22 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[22]~22, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[22] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[21]~21 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[21]~21, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[21] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[20]~20 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[20]~20, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[20] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[19]~18 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[19]~18, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[19] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[19]~22 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[19]~22, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[19]~19 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[19]~19, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[19] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data[3]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[19]~23 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[19]~23, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[8]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|d_writedata[8]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~16 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_payload~16, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w8_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w8_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w8_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w8_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w8_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w8_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w8_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w8_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w8_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w8_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~8 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][8] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][8], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[8]~8 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[8]~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~8 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[8] , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[8], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[8]~8 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[8]~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[8] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[8], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[8]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[8] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[8], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~8 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[8] , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[8], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[8]~8 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[8]~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[8] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[8], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[8] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[8], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[8] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[8], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_taken , dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_taken, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped , dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1~feeder , dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1 , dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][50] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][50], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~15 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~15, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][50] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][50], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_demux|sink_ready~0 , dircc_system|mm_interconnect_0|rsp_demux|sink_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|p1_ready~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|p1_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|read~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|read~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem_used[1]~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem_used[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem_used[1]~DUPLICATE , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem_used[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][7] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[1][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~7 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem~7, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][7] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem[0][7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[7]~7 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|out_data[7]~7, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~7 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~7, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[7] , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[7]~7 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[7]~7, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[7] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[7] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~7 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~7, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[7] , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[7]~7 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[7]~7, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[7] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[7]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[7] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[7] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[10]~DUPLICATE , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[10]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[10]~12 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[10]~12, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[46] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[46], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[46] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[46], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[46] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[46], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[10] , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~2 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~14 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~14, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[11]~DUPLICATE , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[11]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[29]~22 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[29]~22, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~5 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~4 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]~DUPLICATE , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode4958w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode4958w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~6 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][6] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[6]~6 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[6]~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~6 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[6] , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[6]~6 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[6]~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[6] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[6]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[6] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~6 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[6] , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[6]~6 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[6]~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[6] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[6] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[6] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[119] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[119], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[119] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[119], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[87] , dircc_system|mm_interconnect_0|cmd_mux|src_data[87], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Decoder0~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|Decoder0~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|count~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|count~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|count[0] , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|count[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|count[0]~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|count[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|count[0]~DUPLICATE , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|count[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|use_reg~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|use_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|use_reg , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|use_reg, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[121]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[121]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[121] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[121], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[121] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[121], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_payload[0] , dircc_system|mm_interconnect_0|cmd_mux|src_payload[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|endofpacket_reg , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|endofpacket_reg, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_endofpacket~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_endofpacket~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_endofpacket~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_endofpacket~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|write~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|write~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][103] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~9 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][103] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|comb~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|comb~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|sink_ready~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|sink_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_busy , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_busy, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][62] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][62], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~28 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~28, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][62] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][62], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][19] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][19], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~10 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~10, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][19] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][19], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_address_base[1]~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_address_base[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_address_base[1] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_address_base[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][18] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][18], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~29 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~29, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][18] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][18], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][61] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][61], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~30 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~30, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][61] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][61], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|Add2~5 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|Add2~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|p1_burst_uncompress_address_offset[0] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|p1_burst_uncompress_address_offset[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_address_offset[0] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_address_offset[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|Add2~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|Add2~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|p1_burst_uncompress_address_offset[1] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|p1_burst_uncompress_address_offset[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_address_offset[1] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_address_offset[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|source_addr[1]~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|source_addr[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~5 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[5] , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[5]~5 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[5]~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[5] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[5]~feeder , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[5] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~5 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[5] , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[5]~5 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[5]~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[5] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[5]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[5] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[5] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Decoder1~2 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Decoder1~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add5~9 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add5~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector7~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector7~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[85] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[85], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[85] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[85], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[85] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[85], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~feeder , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[50] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[50], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[50] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[50], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[50] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[50], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~12 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add1~12, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[14] , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|address_reg[14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[32]~19 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[32]~19, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~2 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[14] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[14], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_b[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_b[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~4 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][4] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[4]~4 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[4]~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~4 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[4] , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[4]~4 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[4]~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[4] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[4]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[4] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~4 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[4] , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[4]~4 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[4]~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[4] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[4] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[4] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add2~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add2~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[76] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[76], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[76] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[76], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[76] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[76], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[76]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[76]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[76] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[76], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[76] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[76], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[75] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[75], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[75] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[75], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[75] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[75], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[75] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[75], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[75] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[75], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[74] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[74], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[74]~0 , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[74]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[74] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[74], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[74] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[74], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[74] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[74], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|ShiftLeft0~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|ShiftLeft0~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add2~3 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add2~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|byte_cnt_reg[2] , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|byte_cnt_reg[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[56]~15 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[56]~15, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[77] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[77], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[77]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[77]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[77] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[77], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[77] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[77], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[77] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[77], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[77] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[77], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[120] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[120], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[120] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[120], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[56]~6 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[56]~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[59]~7 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[59]~7, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[58]~8 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[58]~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[58]~5 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[58]~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add2~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add2~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|byte_cnt_reg[3] , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|byte_cnt_reg[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[57]~10 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[57]~10, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[57]~11 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[57]~11, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add2~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add2~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|byte_cnt_reg[4] , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|byte_cnt_reg[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[58]~9 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[58]~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[78] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[78], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[78] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[78], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[78] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[78], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[78] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[78], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[59]~12 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[59]~12, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[60]~16 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[60]~16, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add2~2 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add2~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|byte_cnt_reg[5] , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|byte_cnt_reg[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[59]~39 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[59]~39, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[59]~13 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[59]~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[59]~14 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[59]~14, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add2~4 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Add2~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|byte_cnt_reg[6] , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|byte_cnt_reg[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[60]~17 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[60]~17, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~3 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[13] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[13], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_b[2]~DUPLICATE , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_b[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~3 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][3] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem[0][3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[3]~3 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|out_data[3]~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~3 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[3] , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[3]~3 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[3]~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[3] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[3]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[3] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~3 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[3] , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[3]~3 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[3]~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[3] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[3] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[3] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[118] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[118], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[118] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[118], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[118] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[118], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[118] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[118], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[86] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[86], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Decoder0~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Decoder0~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|count[0]~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|count[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|count[0] , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|count[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|use_reg~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|use_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|use_reg , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|use_reg, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|byte_cnt_reg~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|byte_cnt_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|byte_cnt_reg[1] , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|byte_cnt_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[55]~18 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[55]~18, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][101] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~13 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~13, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][101] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|LessThan13~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|LessThan13~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~2 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[2] , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[2]~2 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[2]~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[2] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[2] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~2 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[2] , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[2]~2 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[2]~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[2] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[2] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[2] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|log2ceil~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|log2ceil~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add3~3 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Add3~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector12~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|Selector12~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[80] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[80], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[80]~feeder , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[80]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[80] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[80], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[80] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[80], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[80] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[80], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[80] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[80], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][62] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][62], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~29 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~29, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][62] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][62], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][19] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][19], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~11 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~11, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][19] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][19], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_address_base[1]~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_address_base[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_address_base[1] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_address_base[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][18] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][18], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~30 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~30, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][18] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][18], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|Add2~5 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|Add2~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][61] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][61], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~31 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~31, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][61] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][61], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|p1_burst_uncompress_address_offset[0] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|p1_burst_uncompress_address_offset[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_address_offset[0] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_address_offset[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|Add2~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|Add2~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|p1_burst_uncompress_address_offset[1] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|p1_burst_uncompress_address_offset[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_address_offset[1] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|burst_uncompress_address_offset[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|source_addr[1]~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|source_addr[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[1] , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[1]~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[1] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[1]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[1] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[1] , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[1]~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[1] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[1] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[1] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[16]~4 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|out_data[16]~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[16]~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[16]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~9 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][103] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~10 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~10, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][103] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|read~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|read~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem_used[1]~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem_used[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem_used[1] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem_used[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem_used[0]~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem_used[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem_used[0] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rdata_fifo|mem_used[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|take_in_data~1 , dircc_system|mm_interconnect_0|crosser_007|clock_xer|take_in_data~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~0 , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1 , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_taken , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_taken, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[0] , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|data_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[0]~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_rsp_width_adapter|out_data[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[0] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[0] , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|data_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[0]~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_rsp_width_adapter|out_data[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[0] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[0] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_data[0] , dircc_system|mm_interconnect_0|rsp_mux_001|src_data[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[108] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[108], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[108] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[108], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[108] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[108], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][90] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][90], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~28 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~28, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][90] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][90], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[108]~feeder , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[108]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[108] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[108], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[108]~feeder , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[108]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[108] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[108], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[108] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[108], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[108] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[108], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux|src_data[108] , dircc_system|mm_interconnect_0|rsp_mux|src_data[108], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[107] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[107], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[107] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[107], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[107] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[107], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[107] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[107], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[107] , dircc_system|mm_interconnect_0|cmd_mux|src_data[107], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~26 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~26, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][89] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][89], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[107] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[107], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[107] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[107], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[107]~feeder , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[107]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[107] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[107], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[107]~feeder , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[107]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[107] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[107], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux|src_data[107] , dircc_system|mm_interconnect_0|rsp_mux|src_data[107], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[106] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[106], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[106] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[106], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[106] , dircc_system|mm_interconnect_0|cmd_mux|src_data[106], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][88] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][88], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~25 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~25, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][88] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][88], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[106] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[106], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[106] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[106], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[106]~feeder , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[106]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[106] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[106], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[106]~feeder , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[106]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[106] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[106], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux|src_data[106] , dircc_system|mm_interconnect_0|rsp_mux|src_data[106], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[105] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[105], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[105] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[105], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[105] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[105], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[105] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[105], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[105] , dircc_system|mm_interconnect_0|cmd_mux|src_data[105], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~24 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~24, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][87] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][87], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[105]~feeder , dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[105]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[105] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[105], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[105] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[105], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[105] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[105], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[105] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[105], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux|src_data[105] , dircc_system|mm_interconnect_0|rsp_mux|src_data[105], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[104] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[104]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[104]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[104] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[104] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[104] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[104] , dircc_system|mm_interconnect_0|cmd_mux|src_data[104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~23 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~23, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][86] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][86], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[104] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[104] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[104]~feeder , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[104]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[104] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[104]~feeder , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[104]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[104] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux|src_data[104] , dircc_system|mm_interconnect_0|rsp_mux|src_data[104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[103]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[103]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[103] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[103] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[103]~feeder , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[103]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[103] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[103]~feeder , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[103]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[103] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[103] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~23 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~23, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][85] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][85], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[103] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[103]~feeder , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[103]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[103] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[103] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[103] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux|src_data[103] , dircc_system|mm_interconnect_0|rsp_mux|src_data[103], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[102] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[102] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[102] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[102]~feeder , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[102]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[102] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[102] , dircc_system|mm_interconnect_0|cmd_mux|src_data[102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~21 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~21, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][84] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][84], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[102] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[102] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[102] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[102]~feeder , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[102]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[102] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux|src_data[102] , dircc_system|mm_interconnect_0|rsp_mux|src_data[102], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[101] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[101] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[101] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[101] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[101] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~21 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~21, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][83] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][83], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[101]~feeder , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[101]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[101] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[101] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[101]~feeder , dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[101]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[101] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[101] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux|src_data[101] , dircc_system|mm_interconnect_0|rsp_mux|src_data[101], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[100] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[100] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[100] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[100] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_data[100] , dircc_system|mm_interconnect_0|cmd_mux|src_data[100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~19 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~19, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][82] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][82], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[100] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[100]~feeder , dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[100]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[100] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[100]~feeder , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[100]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[100] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[100]~feeder , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[100]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[100] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux|src_data[100] , dircc_system|mm_interconnect_0|rsp_mux|src_data[100], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[99] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[99], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[99] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[99], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[99] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[99], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[99]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[99]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[99] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[99], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[99] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[99], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[81] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[81], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~19 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~19, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][81] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][81], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[99] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[99], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[99] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[99], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[99]~feeder , dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[99]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[99] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[99], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[99] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[99], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux|src_data[99] , dircc_system|mm_interconnect_0|rsp_mux|src_data[99], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[98] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[98], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[98] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[98], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[98] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[98], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[98] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[98], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[98] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[98], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[80] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[80], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][80] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][80], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~18 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~18, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][80] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][80], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[98]~feeder , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[98]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[98] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[98], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[98]~feeder , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[98]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[98] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[98], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[98]~feeder , dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[98]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[98] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[98], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[98]~feeder , dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[98]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[98] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[98], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux|src_data[98] , dircc_system|mm_interconnect_0|rsp_mux|src_data[98], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[119] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[119], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[119] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[119], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[119] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[119], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[119] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[119], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[87] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[87], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|count~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|count~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|update_grant~0 , dircc_system|mm_interconnect_0|cmd_mux_001|update_grant~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 , dircc_system|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] , dircc_system|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] , dircc_system|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0 , dircc_system|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|saved_grant[1] , dircc_system|mm_interconnect_0|cmd_mux_001|saved_grant[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~0 , dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_translator|read_latency_shift_reg~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_translator|read_latency_shift_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_translator|read_latency_shift_reg[0] , dircc_system|mm_interconnect_0|node_1_processing_mem_translator|read_latency_shift_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|take_in_data~0 , dircc_system|mm_interconnect_0|crosser_006|clock_xer|take_in_data~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~0 , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|din_s1 , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|dreg[0] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_taken , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_taken, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[97] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[97], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[97] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[97], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[97] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[97], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[97]~feeder , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[97]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[97] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[97], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux|src_data[97] , dircc_system|mm_interconnect_0|rsp_mux|src_data[97], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[120] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[120], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[120] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[120], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_data[88] , dircc_system|mm_interconnect_0|cmd_mux_001|src_data[88], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Decoder0~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_cmd_width_adapter|Decoder0~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|cp_ready~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|cp_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|write~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|write~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem_used[0]~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem_used[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem_used[0] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem_used[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|comb~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|comb~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|sink_ready~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|sink_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem_used[1]~1 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem_used[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem_used[1] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem_used[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][104] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[1][104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~0 , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][104] , dircc_system|mm_interconnect_0|node_1_processing_mem_agent_rsp_fifo|mem[0][104], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|source_endofpacket , dircc_system|mm_interconnect_0|node_1_processing_mem_agent|uncompressor|source_endofpacket, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[121]~feeder , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[121]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[121] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[121], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[121] , dircc_system|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[121], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|source_endofpacket , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|source_endofpacket, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[121] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[121], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[121]~feeder , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[121]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[121] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[121], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|src_payload[0] , dircc_system|mm_interconnect_0|rsp_mux_001|src_payload[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|take_in_data~0 , dircc_system|mm_interconnect_0|crosser|clock_xer|take_in_data~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[0]~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[121] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[121], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[121] , dircc_system|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[121], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[121] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[121], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[121]~feeder , dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[121]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[121] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[121], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|response_sink_accepted~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|response_sink_accepted~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[2]~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[2]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[0] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|Add0~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|Add0~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[1] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|Add0~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|Add0~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[2] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|has_pending_responses~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|has_pending_responses~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|has_pending_responses , dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|has_pending_responses, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|wready~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|wready~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|last_channel[0] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|last_channel[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|take_in_data~1 , dircc_system|mm_interconnect_0|crosser|clock_xer|take_in_data~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0 , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_toggle , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_toggle, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1 , dircc_system|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_taken , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_taken, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_valid , dircc_system|mm_interconnect_0|crosser|clock_xer|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|arb|grant[1]~0 , dircc_system|mm_interconnect_0|cmd_mux|arb|grant[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|packet_in_progress~0 , dircc_system|mm_interconnect_0|cmd_mux|packet_in_progress~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|packet_in_progress , dircc_system|mm_interconnect_0|cmd_mux|packet_in_progress, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|update_grant~0 , dircc_system|mm_interconnect_0|cmd_mux|update_grant~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|saved_grant[1] , dircc_system|mm_interconnect_0|cmd_mux|saved_grant[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|src_payload~0 , dircc_system|mm_interconnect_0|cmd_mux|src_payload~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][48] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][48], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1 , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|take_in_data~0 , dircc_system|mm_interconnect_0|crosser_005|clock_xer|take_in_data~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|take_in_data~1 , dircc_system|mm_interconnect_0|crosser_005|clock_xer|take_in_data~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~0 , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1~feeder , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1 , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0] , dircc_system|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_taken , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_taken, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_valid , dircc_system|mm_interconnect_0|crosser_005|clock_xer|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux_001|WideOr1 , dircc_system|mm_interconnect_0|rsp_mux_001|WideOr1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|response_sink_accepted , dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|response_sink_accepted, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[0]~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_taken , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_taken, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~DUPLICATE , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1 , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_ready~0 , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_taken , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_taken, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~DUPLICATE , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1 , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_ready~0 , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|nonposted_cmd_accepted , dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|nonposted_cmd_accepted, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[2]~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[2]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[0] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[1] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|Add0~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|Add0~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[1]~DUPLICATE , dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|Add0~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|Add0~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[2] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|has_pending_responses~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|has_pending_responses~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|has_pending_responses , dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|has_pending_responses, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|last_channel[0] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|last_channel[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0 , dircc_system|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0 , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1 , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0] , dircc_system|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_valid , dircc_system|mm_interconnect_0|crosser_002|clock_xer|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 , dircc_system|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] , dircc_system|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|arb|grant[0]~1 , dircc_system|mm_interconnect_0|cmd_mux|arb|grant[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|saved_grant[0]~feeder , dircc_system|mm_interconnect_0|cmd_mux|saved_grant[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux|saved_grant[0] , dircc_system|mm_interconnect_0|cmd_mux|saved_grant[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33]~feeder , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35] , dircc_system|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35] , dircc_system|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[17]~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_cmd_width_adapter|out_data[17]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|cp_ready~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|cp_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , dircc_system|mm_interconnect_0|node_0_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][55] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][55], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~6 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][55] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][55], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][60] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][60], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~3 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][60] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][60], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][59] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][59], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~5 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][59]~feeder , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][59]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][59]~DUPLICATE , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][59]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][58] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][58], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~2 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][58] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][58], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][56] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][56], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~7 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~7, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][56]~DUPLICATE , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][56]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][57] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][57], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~4 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][57] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][57], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|Add1~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|Add1~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~7 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~7, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|Add1~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|Add1~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~3 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[2] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~2 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[3] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|Add0~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|Add0~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~4 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[4] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|Add0~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|Add0~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~9 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~9, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[5]~18 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[5]~18, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[5] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|Add0~2 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|Add0~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|Add1~2 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|Add1~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~6 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[6] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~8 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[7] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][54] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[1][54], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~8 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem~8, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][54] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][54], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~5 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[0] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|last_packet_beat~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|last_packet_beat~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[1] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|burst_uncompress_byte_counter[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|last_packet_beat~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|last_packet_beat~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][60]~DUPLICATE , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][60]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|last_packet_beat~4 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|last_packet_beat~4, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][59] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][59], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][56] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem[0][56], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|last_packet_beat~3 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|last_packet_beat~3, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|last_packet_beat~2 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent|uncompressor|last_packet_beat~2, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem_used[1]~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem_used[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem_used[1] , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rsp_fifo|mem_used[1], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_translator|read_latency_shift_reg~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_translator|read_latency_shift_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_translator|read_latency_shift_reg~1 , dircc_system|mm_interconnect_0|node_0_processing_mem_translator|read_latency_shift_reg~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_translator|read_latency_shift_reg[0]~DUPLICATE , dircc_system|mm_interconnect_0|node_0_processing_mem_translator|read_latency_shift_reg[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem_used[0]~0 , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem_used[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem_used[0]~DUPLICATE , dircc_system|mm_interconnect_0|node_0_processing_mem_agent_rdata_fifo|mem_used[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|take_in_data~0 , dircc_system|mm_interconnect_0|crosser_004|clock_xer|take_in_data~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0 , dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~feeder , dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle , dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1 , dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0] , dircc_system|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_valid , dircc_system|mm_interconnect_0|crosser_004|clock_xer|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|rsp_mux|WideOr1 , dircc_system|mm_interconnect_0|rsp_mux|WideOr1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|save_dest_id~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|save_dest_id~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|last_dest_id[0] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|last_dest_id[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0 , dircc_system|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0 , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1 , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0] , dircc_system|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_valid , dircc_system|mm_interconnect_0|crosser_003|clock_xer|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1 , dircc_system|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|saved_grant[0] , dircc_system|mm_interconnect_0|cmd_mux_001|saved_grant[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_taken , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_taken, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1 , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_ready~0 , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|wready~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|wready~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|router_001|Equal1~0 , dircc_system|mm_interconnect_0|router_001|Equal1~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|last_dest_id[0]~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|last_dest_id[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|last_dest_id[0]~DUPLICATE , dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|last_dest_id[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|cmd_sink_ready~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_rd_limiter|cmd_sink_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|sop_enable~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|sop_enable~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|sop_enable , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|sop_enable, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~5 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~5, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[15] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[15], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[15]~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[15]~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[16]~DUPLICATE , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[16]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~1 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[16] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[16], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[16]~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[16]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|router|Equal1~0 , dircc_system|mm_interconnect_0|router|Equal1~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|last_dest_id[0]~0 , dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|last_dest_id[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|last_dest_id[0] , dircc_system|mm_interconnect_0|hps_h2f_axi_master_wr_limiter|last_dest_id[0], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|take_in_data~0 , dircc_system|mm_interconnect_0|crosser_001|clock_xer|take_in_data~0, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[68] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[68], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[68]~feeder , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[68]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[68] , dircc_system|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[68], DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~1 , dircc_system|mm_interconnect_0|cmd_mux_001|src_payload~1, DE1_SoC, 1
instance = comp, \dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50] , dircc_system|mm_interconnect_0|node_1_processing_mem_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode4949w[1]~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode4949w[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5095w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode3|w_anode5095w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w19_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w19_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w19_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w19_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w19_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w19_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w19_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w19_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w19_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w19_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[19]~19 , dircc_system|node_1|processing|cpu|cpu|F_iw[19]~19, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[19]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|D_iw[19]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[13]~feeder , dircc_system|node_1|processing|cpu|cpu|E_src2[13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[13] , dircc_system|node_1|processing|cpu|cpu|E_src2[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[13]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_src1[13]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[13]~10 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[13]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[13]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[13]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[13]~10 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[13]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[13]~feeder , dircc_system|node_1|processing|cpu|cpu|W_alu_result[13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[13] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc[11] , dircc_system|node_1|processing|cpu|cpu|F_pc[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[49] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[49], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_a[2] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w30_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w30_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w30_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w30_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w30_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w30_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w30_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w30_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w30_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w30_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[30]~32 , dircc_system|node_1|processing|cpu|cpu|F_iw[30]~32, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[30] , dircc_system|node_1|processing|cpu|cpu|D_iw[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src1[12]~15 , dircc_system|node_1|processing|cpu|cpu|R_src1[12]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[12] , dircc_system|node_1|processing|cpu|cpu|E_src1[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[12]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[12]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[12]~13 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[12]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[12]~13 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[12]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[12]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|W_alu_result[12]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[48] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[48], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5015w[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5015w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w29_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w29_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w29_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w29_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w29_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w29_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w29_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w29_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w29_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w29_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[29]~31 , dircc_system|node_1|processing|cpu|cpu|F_iw[29]~31, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[29] , dircc_system|node_1|processing|cpu|cpu|D_iw[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[18] , dircc_system|node_1|processing|cpu|cpu|E_src1[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[18]~23 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[18]~23, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[18]~18 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[18]~18, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[18] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[18]~25 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[18]~25, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[17] , dircc_system|node_1|processing|cpu|cpu|d_writedata[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~22 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~22, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[17] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~21 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~21, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~14 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~14, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[18] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~13 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~19 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~19, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[19] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~18 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~18, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~15 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~15, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[20] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~14 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[21] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~16 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~16, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[21] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~15 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[22]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~24 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~24, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[22] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~23 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~23, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~25 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~25, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[23] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[23] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~24 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~24, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[34] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[34], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|byteenable[2] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|byteenable[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~3 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[10] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w10_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w10_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w10_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w10_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w10_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w10_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w10_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w10_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w10_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w10_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[10]~21 , dircc_system|node_1|processing|cpu|cpu|F_iw[10]~21, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[10] , dircc_system|node_1|processing|cpu|cpu|D_iw[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Equal132~0 , dircc_system|node_1|processing|cpu|cpu|Equal132~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Equal135~0 , dircc_system|node_1|processing|cpu|cpu|Equal135~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_ienable_reg_nxt~0 , dircc_system|node_1|processing|cpu|cpu|W_ienable_reg_nxt~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_ienable_reg[16] , dircc_system|node_1|processing|cpu|cpu|W_ienable_reg[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_control_rd_data[16]~0 , dircc_system|node_1|processing|cpu|cpu|W_control_rd_data[16]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_control_rd_data[16]~0 , dircc_system|node_1|processing|cpu|cpu|E_control_rd_data[16]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_control_rd_data[16] , dircc_system|node_1|processing|cpu|cpu|W_control_rd_data[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|av_readdata[16]~2 , dircc_system|node_1|processing|jtag_uart|av_readdata[16]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[12]~feeder , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[12] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][8]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][8] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][8] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][8] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][8] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][8]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][8] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][8]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][8] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][8]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][8] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][8] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][8]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][8] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][8] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][8]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][8] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][8] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][8]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][8] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][8]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][8] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][8] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][8]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][8] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[8] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[0]~5 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[0]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[0]~6 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[0]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[0]~1 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w16_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w16_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w16_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w16_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w16_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w16_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w16_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w16_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w16_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w16_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[0]~7 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[0]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data[0] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[16]~27 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[16]~27, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_st_data[31]~8 , dircc_system|node_1|processing|cpu|cpu|E_st_data[31]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[31] , dircc_system|node_1|processing|cpu|cpu|d_writedata[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~32 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~32, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[31] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~31 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~31, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[35] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[35], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|byteenable[3] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|byteenable[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~1 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[30]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[30]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~31 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~31, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[30] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~30 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~30, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[31] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[11]~DUPLICATE , dircc_system|node_1|routing|output_demux|inpipe|out_payload[11]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[11]~feeder , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[11] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][7] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][7] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][7] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][7] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][7] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][7]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][7] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][7]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][7] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][7] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][7]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][7] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][7] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][7] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][7] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][7] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][7] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][7] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][7] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[7] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[31]~31 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[31]~31, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[31] , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte3_data[7] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte3_data[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[7]~24 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[7]~24, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[19]~feeder , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[19] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][15] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][15]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][15] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][15] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][15] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][15] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][15]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][15] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][15] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][15] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][15]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][15] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][15]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][15] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][15] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][15]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][15] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][15] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][15]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][15] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][15]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][15] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][15] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[15] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[7]~25 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[7]~25, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w23_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w23_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w23_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w23_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w23_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w23_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w23_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w23_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w23_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w23_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[7]~26 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[7]~26, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data[7] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[7]~26 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[7]~26, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[27]~feeder , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[27] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][23]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][23] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][23]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][23] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][23]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][23] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][23] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][23]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][23] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][23] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][23] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][23] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][23]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][23] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][23]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][23] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][23]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][23] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][23] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][23]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][23] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][23] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][23]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][23] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][23] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[23] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[7]~0 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[7]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[7]~feeder , dircc_system|node_1|processing|timer|period_h_register[7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|Equal5~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|Equal5~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_wr_strobe~1 , dircc_system|node_1|processing|timer|period_l_wr_strobe~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_wr_strobe , dircc_system|node_1|processing|timer|period_h_wr_strobe, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[7] , dircc_system|node_1|processing|timer|period_h_register[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|force_reload~0 , dircc_system|node_1|processing|timer|force_reload~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|force_reload , dircc_system|node_1|processing|timer|force_reload, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|Equal5~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|Equal5~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|control_wr_strobe , dircc_system|node_1|processing|timer|control_wr_strobe, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|control_register[1] , dircc_system|node_1|processing|timer|control_register[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_is_running~0 , dircc_system|node_1|processing|timer|counter_is_running~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_is_running~1 , dircc_system|node_1|processing|timer|counter_is_running~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_is_running , dircc_system|node_1|processing|timer|counter_is_running, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|always0~1 , dircc_system|node_1|processing|timer|always0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[23]~DUPLICATE , dircc_system|node_1|processing|timer|internal_counter[23]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[11]~7 , dircc_system|node_1|processing|timer|period_l_register[11]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_wr_strobe , dircc_system|node_1|processing|timer|period_l_wr_strobe, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[11] , dircc_system|node_1|processing|timer|period_l_register[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[10]~2 , dircc_system|node_1|processing|timer|period_l_register[10]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[10]~DUPLICATE , dircc_system|node_1|processing|timer|period_l_register[10]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[8]~4 , dircc_system|node_1|processing|timer|period_l_register[8]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[8] , dircc_system|node_1|processing|timer|period_l_register[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[5]~8 , dircc_system|node_1|processing|timer|period_l_register[5]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[5] , dircc_system|node_1|processing|timer|period_l_register[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[4]~6 , dircc_system|node_1|processing|timer|period_l_register[4]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[4]~DUPLICATE , dircc_system|node_1|processing|timer|period_l_register[4]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[2]~5 , dircc_system|node_1|processing|timer|period_l_register[2]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[2] , dircc_system|node_1|processing|timer|period_l_register[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[1]~1 , dircc_system|node_1|processing|timer|period_l_register[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[1] , dircc_system|node_1|processing|timer|period_l_register[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[0]~0 , dircc_system|node_1|processing|timer|period_l_register[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[0] , dircc_system|node_1|processing|timer|period_l_register[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~65 , dircc_system|node_1|processing|timer|Add0~65, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter~4 , dircc_system|node_1|processing|timer|internal_counter~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[0] , dircc_system|node_1|processing|timer|internal_counter[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~21 , dircc_system|node_1|processing|timer|Add0~21, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter~1 , dircc_system|node_1|processing|timer|internal_counter~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[1] , dircc_system|node_1|processing|timer|internal_counter[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~77 , dircc_system|node_1|processing|timer|Add0~77, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter~6 , dircc_system|node_1|processing|timer|internal_counter~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[2] , dircc_system|node_1|processing|timer|internal_counter[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~45 , dircc_system|node_1|processing|timer|Add0~45, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[3]~3 , dircc_system|node_1|processing|timer|period_l_register[3]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[3] , dircc_system|node_1|processing|timer|period_l_register[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter~3 , dircc_system|node_1|processing|timer|internal_counter~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[3]~DUPLICATE , dircc_system|node_1|processing|timer|internal_counter[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~89 , dircc_system|node_1|processing|timer|Add0~89, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter~7 , dircc_system|node_1|processing|timer|internal_counter~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[4] , dircc_system|node_1|processing|timer|internal_counter[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~121 , dircc_system|node_1|processing|timer|Add0~121, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter~10 , dircc_system|node_1|processing|timer|internal_counter~10, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[5] , dircc_system|node_1|processing|timer|internal_counter[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~37 , dircc_system|node_1|processing|timer|Add0~37, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[6] , dircc_system|node_1|processing|timer|period_l_register[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[6]~DUPLICATE , dircc_system|node_1|processing|timer|internal_counter[6]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~53 , dircc_system|node_1|processing|timer|Add0~53, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[7] , dircc_system|node_1|processing|timer|period_l_register[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[7] , dircc_system|node_1|processing|timer|internal_counter[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~73 , dircc_system|node_1|processing|timer|Add0~73, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter~5 , dircc_system|node_1|processing|timer|internal_counter~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[8] , dircc_system|node_1|processing|timer|internal_counter[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~93 , dircc_system|node_1|processing|timer|Add0~93, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[9]~feeder , dircc_system|node_1|processing|timer|period_l_register[9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[9] , dircc_system|node_1|processing|timer|period_l_register[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[9] , dircc_system|node_1|processing|timer|internal_counter[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~41 , dircc_system|node_1|processing|timer|Add0~41, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter~2 , dircc_system|node_1|processing|timer|internal_counter~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[10] , dircc_system|node_1|processing|timer|internal_counter[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~101 , dircc_system|node_1|processing|timer|Add0~101, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter~9 , dircc_system|node_1|processing|timer|internal_counter~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[11] , dircc_system|node_1|processing|timer|internal_counter[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~25 , dircc_system|node_1|processing|timer|Add0~25, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[12] , dircc_system|node_1|processing|timer|period_l_register[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[12] , dircc_system|node_1|processing|timer|internal_counter[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~85 , dircc_system|node_1|processing|timer|Add0~85, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[13]~DUPLICATE , dircc_system|node_1|processing|timer|period_l_register[13]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[13] , dircc_system|node_1|processing|timer|internal_counter[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~117 , dircc_system|node_1|processing|timer|Add0~117, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[14] , dircc_system|node_1|processing|timer|period_l_register[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[14] , dircc_system|node_1|processing|timer|internal_counter[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~13 , dircc_system|node_1|processing|timer|Add0~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[15] , dircc_system|node_1|processing|timer|period_l_register[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[15] , dircc_system|node_1|processing|timer|internal_counter[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~17 , dircc_system|node_1|processing|timer|Add0~17, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[0]~0 , dircc_system|node_1|processing|timer|period_h_register[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[0] , dircc_system|node_1|processing|timer|period_h_register[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter~0 , dircc_system|node_1|processing|timer|internal_counter~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[16] , dircc_system|node_1|processing|timer|internal_counter[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[5]~feeder , dircc_system|node_1|processing|timer|period_h_register[5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[5] , dircc_system|node_1|processing|timer|period_h_register[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[21]~DUPLICATE , dircc_system|node_1|processing|timer|internal_counter[21]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Equal0~0 , dircc_system|node_1|processing|timer|Equal0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[14]~DUPLICATE , dircc_system|node_1|processing|timer|internal_counter[14]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Equal0~5 , dircc_system|node_1|processing|timer|Equal0~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[17]~DUPLICATE , dircc_system|node_1|processing|timer|internal_counter[17]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[4]~DUPLICATE , dircc_system|node_1|processing|timer|internal_counter[4]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[11] , dircc_system|node_1|processing|timer|period_h_register[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[27]~DUPLICATE , dircc_system|node_1|processing|timer|internal_counter[27]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Equal0~4 , dircc_system|node_1|processing|timer|Equal0~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[8]~DUPLICATE , dircc_system|node_1|processing|timer|internal_counter[8]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Equal0~2 , dircc_system|node_1|processing|timer|Equal0~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Equal0~3 , dircc_system|node_1|processing|timer|Equal0~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Equal0~6 , dircc_system|node_1|processing|timer|Equal0~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[3] , dircc_system|node_1|processing|timer|internal_counter[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Equal0~1 , dircc_system|node_1|processing|timer|Equal0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Equal0~7 , dircc_system|node_1|processing|timer|Equal0~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|always0~0 , dircc_system|node_1|processing|timer|always0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[1]~1 , dircc_system|node_1|processing|timer|period_h_register[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[1] , dircc_system|node_1|processing|timer|period_h_register[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~97 , dircc_system|node_1|processing|timer|Add0~97, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter~8 , dircc_system|node_1|processing|timer|internal_counter~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[17] , dircc_system|node_1|processing|timer|internal_counter[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~109 , dircc_system|node_1|processing|timer|Add0~109, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[2] , dircc_system|node_1|processing|timer|period_h_register[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[18] , dircc_system|node_1|processing|timer|internal_counter[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~29 , dircc_system|node_1|processing|timer|Add0~29, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[3] , dircc_system|node_1|processing|timer|period_h_register[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[19] , dircc_system|node_1|processing|timer|internal_counter[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~105 , dircc_system|node_1|processing|timer|Add0~105, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[4]~feeder , dircc_system|node_1|processing|timer|period_h_register[4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[4] , dircc_system|node_1|processing|timer|period_h_register[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[20] , dircc_system|node_1|processing|timer|internal_counter[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~5 , dircc_system|node_1|processing|timer|Add0~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[21] , dircc_system|node_1|processing|timer|internal_counter[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~69 , dircc_system|node_1|processing|timer|Add0~69, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[6]~DUPLICATE , dircc_system|node_1|processing|timer|period_h_register[6]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[22] , dircc_system|node_1|processing|timer|internal_counter[22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~1 , dircc_system|node_1|processing|timer|Add0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[23] , dircc_system|node_1|processing|timer|internal_counter[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~61 , dircc_system|node_1|processing|timer|Add0~61, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[8] , dircc_system|node_1|processing|timer|period_h_register[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[24]~DUPLICATE , dircc_system|node_1|processing|timer|internal_counter[24]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~33 , dircc_system|node_1|processing|timer|Add0~33, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[9]~feeder , dircc_system|node_1|processing|timer|period_h_register[9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[9] , dircc_system|node_1|processing|timer|period_h_register[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[25] , dircc_system|node_1|processing|timer|internal_counter[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~57 , dircc_system|node_1|processing|timer|Add0~57, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[10]~feeder , dircc_system|node_1|processing|timer|period_h_register[10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[10] , dircc_system|node_1|processing|timer|period_h_register[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[26] , dircc_system|node_1|processing|timer|internal_counter[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~81 , dircc_system|node_1|processing|timer|Add0~81, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[27] , dircc_system|node_1|processing|timer|internal_counter[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~49 , dircc_system|node_1|processing|timer|Add0~49, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[12] , dircc_system|node_1|processing|timer|period_h_register[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[28] , dircc_system|node_1|processing|timer|internal_counter[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~113 , dircc_system|node_1|processing|timer|Add0~113, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[13] , dircc_system|node_1|processing|timer|period_h_register[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[29]~DUPLICATE , dircc_system|node_1|processing|timer|internal_counter[29]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~9 , dircc_system|node_1|processing|timer|Add0~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[14]~feeder , dircc_system|node_1|processing|timer|period_h_register[14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[14] , dircc_system|node_1|processing|timer|period_h_register[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[30] , dircc_system|node_1|processing|timer|internal_counter[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|Add0~125 , dircc_system|node_1|processing|timer|Add0~125, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[15]~feeder , dircc_system|node_1|processing|timer|period_h_register[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[15] , dircc_system|node_1|processing|timer|period_h_register[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[31] , dircc_system|node_1|processing|timer|internal_counter[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|snap_strobe~0 , dircc_system|node_1|processing|timer|snap_strobe~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[31] , dircc_system|node_1|processing|timer|counter_snapshot[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[15]~feeder , dircc_system|node_1|processing|timer|counter_snapshot[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[15] , dircc_system|node_1|processing|timer|counter_snapshot[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|read_mux_out[15]~2 , dircc_system|node_1|processing|timer|read_mux_out[15]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|readdata[15] , dircc_system|node_1|processing|timer|readdata[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[15] , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|rvalid~0 , dircc_system|node_1|processing|jtag_uart|rvalid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|rvalid , dircc_system|node_1|processing|jtag_uart|rvalid, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[7]~27 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[7]~27, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[7]~28 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[7]~28, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w15_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w15_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w15_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w15_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w15_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w15_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w15_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w15_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w15_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w15_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[7]~29 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[7]~29, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte0_data[7]~0 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte0_data[7]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_en~0 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_en~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data[7] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_ld_signed~0 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_ld_signed~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_ld_signed , dircc_system|node_1|processing|cpu|cpu|R_ctrl_ld_signed, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_fill_bit~0 , dircc_system|node_1|processing|cpu|cpu|av_fill_bit~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[18] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][14] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][14]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][14] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][14] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][14] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][14]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][14] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][14]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][14] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][14]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][14] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][14] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][14] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][14] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][14]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][14] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][14] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][14] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][14] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][14] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][14] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[14] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w22_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w22_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w22_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w22_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w22_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w22_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w22_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w22_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w22_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w22_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[6]~22 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[6]~22, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[6]~23 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[6]~23, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data[6] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[6]~22 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[6]~22, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[26]~feeder , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[26] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][22] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][22] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][22] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][22] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][22]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][22] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][22] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][22]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][22] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][22] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][22] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][22] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][22] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][22] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][22] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][22] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][22]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][22] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][22] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[22] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|woverflow~0 , dircc_system|node_1|processing|jtag_uart|woverflow~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|woverflow , dircc_system|node_1|processing|jtag_uart|woverflow, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[14] , dircc_system|node_1|processing|timer|counter_snapshot[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[30]~feeder , dircc_system|node_1|processing|timer|counter_snapshot[30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[30] , dircc_system|node_1|processing|timer|counter_snapshot[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|read_mux_out[14]~6 , dircc_system|node_1|processing|timer|read_mux_out[14]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|readdata[14] , dircc_system|node_1|processing|timer|readdata[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[14] , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[6]~23 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[6]~23, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[6]~24 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[6]~24, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w14_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w14_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w14_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w14_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w14_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w14_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w14_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w14_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w14_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w14_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[6]~25 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[6]~25, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data[6] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[14]~3 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[14]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_st_data[29]~6 , dircc_system|node_1|processing|cpu|cpu|E_st_data[29]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[29] , dircc_system|node_1|processing|cpu|cpu|d_writedata[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~30 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~30, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[29] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[32] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[32], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~18 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~18, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[29] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~29 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~29, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[29] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29]~feeder , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[9]~feeder , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[9] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][5] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][5] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][5] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][5] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][5] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][5] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][5]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][5] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][5] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][5]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][5] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][5]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][5] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][5]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][5] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][5] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][5]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][5] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][5]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][5] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][5]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][5] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][5] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[5] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[29] , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte3_data[5] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte3_data[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[5]~19 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[5]~19, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[17] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][13] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][13] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][13]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][13] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][13] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][13]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][13] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][13]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][13] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][13]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][13] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][13] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][13] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][13] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][13] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][13] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][13] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][13] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][13]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][13] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][13] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[13] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[5]~20 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[5]~20, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w21_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w21_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w21_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w21_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w21_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w21_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w21_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w21_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w21_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w21_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[5]~21 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[5]~21, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data[5] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0 , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[25] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][21] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][21] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][21]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][21] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][21] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][21]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][21] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][21] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][21]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][21] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][21] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][21]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][21] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][21]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][21] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][21] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][21] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][21]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][21] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][21] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][21] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][21] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[21] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[13] , dircc_system|node_1|processing|timer|counter_snapshot[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[29] , dircc_system|node_1|processing|timer|internal_counter[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[29] , dircc_system|node_1|processing|timer|counter_snapshot[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[13] , dircc_system|node_1|processing|timer|period_l_register[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|read_mux_out[13]~10 , dircc_system|node_1|processing|timer|read_mux_out[13]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|readdata[13] , dircc_system|node_1|processing|timer|readdata[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[13] , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[5]~19 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[5]~19, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w13_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w13_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w13_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w13_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w13_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w13_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w13_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w13_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w13_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w13_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[5]~20 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[5]~20, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[5]~21 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[5]~21, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data[5] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[13]~5 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[13]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_st_data[28]~5 , dircc_system|node_1|processing|cpu|cpu|E_st_data[28]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[28] , dircc_system|node_1|processing|cpu|cpu|d_writedata[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][4] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[28]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|d_writedata[28]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][4] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][4]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][4] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][4] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][4]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][4] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][4] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][4]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][4] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][4] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][4]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][4] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][4] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][4] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][4] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][4]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][4] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][4]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][4] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][4] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][4]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][4] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[4] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[24]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[24] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[24]~feeder , dircc_system|node_1|routing|router|in_payload[24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[24] , dircc_system|node_1|routing|router|in_payload[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[20] , dircc_system|node_1|routing|router|out_data[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[24] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[24]~feeder , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[24] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][20]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][20] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][20] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][20]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][20] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][20] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][20] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][20]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][20] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][20] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][20] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][20]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][20] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][20]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][20] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][20]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][20] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][20] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][20] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][20] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][20]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][20] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][20] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[20] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[12] , dircc_system|node_1|processing|timer|counter_snapshot[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[28]~feeder , dircc_system|node_1|processing|timer|counter_snapshot[28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[28] , dircc_system|node_1|processing|timer|counter_snapshot[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|read_mux_out[12]~14 , dircc_system|node_1|processing|timer|read_mux_out[12]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|readdata[12] , dircc_system|node_1|processing|timer|readdata[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[12] , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[4]~16 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[4]~16, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[4]~17 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[4]~17, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data[4] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[4]~15 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[4]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w12_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w12_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w12_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w12_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w12_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w12_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w12_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w12_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w12_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w12_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[4]~18 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[4]~18, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data[4] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[12]~7 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[12]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_st_data[27]~4 , dircc_system|node_1|processing|cpu|cpu|E_st_data[27]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[27]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|d_writedata[27]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][3]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][3]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][3]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][3]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[7]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[7] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[7] , dircc_system|node_1|routing|router|in_payload[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[3]~feeder , dircc_system|node_1|routing|router|out_data[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[3] , dircc_system|node_1|routing|router|out_data[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[7] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[7]~feeder , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[7] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][3]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][3]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][3]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][3]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][3]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][3]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[27]~28 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[27]~28, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w27_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w27_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w27_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w27_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w27_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w27_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w27_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w27_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w27_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w27_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[27] , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte3_data[3] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte3_data[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[3]~14 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[3]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|av_readdata[19]~8 , dircc_system|node_1|processing|jtag_uart|av_readdata[19]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[15] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][11]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][11] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][11]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][11] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][11] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][11]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][11] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][11]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][11] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][11] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][11] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][11]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][11] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][11]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][11] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][11] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][11] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][11] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][11] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][11] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][11] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][11]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][11] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[11] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[3]~15 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[3]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[3]~16 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[3]~16, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data[3] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[23] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][19]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][19] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][19]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][19] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][19]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][19] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][19] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][19] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][19] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][19]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][19] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][19] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][19]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][19] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][19]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][19] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][19]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][19] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][19] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][19] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][19]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][19] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][19] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][19] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[19] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[27] , dircc_system|node_1|processing|timer|counter_snapshot[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[11]~10 , dircc_system|node_1|processing|timer|counter_snapshot[11]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[11] , dircc_system|node_1|processing|timer|counter_snapshot[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|read_mux_out[11]~18 , dircc_system|node_1|processing|timer|read_mux_out[11]~18, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|readdata[11] , dircc_system|node_1|processing|timer|readdata[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[11] , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[3]~12 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[3]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[11]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[11] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w11_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w11_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w11_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w11_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w11_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w11_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w11_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w11_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w11_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w11_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[3]~13 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[3]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[3]~14 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[3]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data[3] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[11]~9 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[11]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_st_data[26]~3 , dircc_system|node_1|processing|cpu|cpu|E_st_data[26]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[26] , dircc_system|node_1|processing|cpu|cpu|d_writedata[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][2]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][2]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[14]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[14] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[14]~feeder , dircc_system|node_1|routing|router|in_payload[14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[14] , dircc_system|node_1|routing|router|in_payload[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_data[10] , dircc_system|node_1|routing|router|out_data[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[14] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[14] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][10] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][10] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][10] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][10] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][10]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][10] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][10]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][10] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][10]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][10] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][10] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][10]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][10] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][10]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][10] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][10]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][10] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][10] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][10]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][10] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][10]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][10] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][10] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][10]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][10] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[10] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[2]~12 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[2]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte3_data[2] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte3_data[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[2]~11 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[2]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w18_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w18_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w18_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w18_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w18_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w18_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w18_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w18_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w18_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w18_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[18]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[18] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18]~feeder , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[2]~13 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[2]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data[2] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[2]~8 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[2]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[10]~9 , dircc_system|node_1|processing|timer|counter_snapshot[10]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[10] , dircc_system|node_1|processing|timer|counter_snapshot[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[26] , dircc_system|node_1|processing|timer|counter_snapshot[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[10] , dircc_system|node_1|processing|timer|period_l_register[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|read_mux_out[10]~22 , dircc_system|node_1|processing|timer|read_mux_out[10]~22, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|readdata[10] , dircc_system|node_1|processing|timer|readdata[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[10] , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|jupdate~0 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|jupdate~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|jupdate , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|jupdate, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|jupdate~1 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|jupdate~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|jupdate1 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|jupdate1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|jupdate2 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|jupdate2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|t_pause~0 , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|t_pause~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|t_pause , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|t_pause, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|ien_AE~0 , dircc_system|node_1|processing|jtag_uart|ien_AE~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|ac~0 , dircc_system|node_1|processing|jtag_uart|ac~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|ac , dircc_system|node_1|processing|jtag_uart|ac, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[2]~9 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[2]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[22]~feeder , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[22] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][18]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][18] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][18] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][18] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][18] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][18]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][18] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][18] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][18] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][18] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][18]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][18] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][18]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][18] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][18]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][18] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][18] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][18]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][18] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][18]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][18] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][18]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][18] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][18] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[18] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[2]~10 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[2]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[2]~11 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[2]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data[2] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[10]~11 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[10]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[15] , dircc_system|node_1|processing|cpu|cpu|d_writedata[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~13 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[15] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~11 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[17] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17]~feeder , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17]~DUPLICATE , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w17_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w17_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w17_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w17_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w17_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w17_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w17_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w17_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w17_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w17_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[17]~22 , dircc_system|node_1|processing|cpu|cpu|F_iw[17]~22, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[17] , dircc_system|node_1|processing|cpu|cpu|D_iw[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[11]~feeder , dircc_system|node_1|processing|cpu|cpu|E_src2[11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[11] , dircc_system|node_1|processing|cpu|cpu|E_src2[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[9]~1 , dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[9]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc[9]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|F_pc[9]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src1[11]~10 , dircc_system|node_1|processing|cpu|cpu|R_src1[11]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[11] , dircc_system|node_1|processing|cpu|cpu|E_src1[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[11]~8 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[11]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[11]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[11]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[11]~8 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[11]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[11]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|W_alu_result[11]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[10] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|router|Equal3~0 , dircc_system|node_1|processing|mm_interconnect_0|router|Equal3~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|router|Equal3~2 , dircc_system|node_1|processing|mm_interconnect_0|router|Equal3~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|router|Equal8~0 , dircc_system|node_1|processing|mm_interconnect_0|router|Equal8~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|sink_ready~6 , dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|sink_ready~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_translator|read_latency_shift_reg~0 , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_translator|read_latency_shift_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_translator|read_latency_shift_reg[0] , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_translator|read_latency_shift_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_payload~0 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_payload~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[5] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][1]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][1]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][1]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][1]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][1]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[25]~26 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[25]~26, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w25_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w25_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w25_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w25_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w25_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w25_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w25_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w25_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w25_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w25_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[25] , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte3_data[1] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte3_data[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~8 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|av_readdata[17]~4 , dircc_system|node_1|processing|jtag_uart|av_readdata[17]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[13]~feeder , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[13] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][9]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][9] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][9] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][9] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][9] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][9]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][9] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][9]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][9] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][9] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][9] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][9] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][9] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][9] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][9] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][9]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][9] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][9] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][9]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][9] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][9]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][9] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[9] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~9 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~10 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data[1] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte2_data[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[1]~4 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[1]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|ien_AE~feeder , dircc_system|node_1|processing|jtag_uart|ien_AE~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|ien_AE~DUPLICATE , dircc_system|node_1|processing|jtag_uart|ien_AE~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|LessThan0~0 , dircc_system|node_1|processing|jtag_uart|LessThan0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|fifo_AE , dircc_system|node_1|processing|jtag_uart|fifo_AE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|av_readdata[9] , dircc_system|node_1|processing|jtag_uart|av_readdata[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[25] , dircc_system|node_1|processing|timer|counter_snapshot[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[9]~DUPLICATE , dircc_system|node_1|processing|timer|internal_counter[9]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[9]~feeder , dircc_system|node_1|processing|timer|counter_snapshot[9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[9] , dircc_system|node_1|processing|timer|counter_snapshot[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|read_mux_out[9]~26 , dircc_system|node_1|processing|timer|read_mux_out[9]~26, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|readdata[9] , dircc_system|node_1|processing|timer|readdata[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[9] , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[1]~5 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[1]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[21] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][17] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][17]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][17] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][17] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][17] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][17]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][17] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][17] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][17]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][17] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][17] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][17]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][17] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][17]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][17] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][17]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][17] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][17] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][17]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][17] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][17] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][17] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][17] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[17] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[1]~6 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[1]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w9_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w9_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w9_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w9_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w9_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w9_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w9_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w9_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w9_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w9_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[1]~7 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[1]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data[1]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[9]~13 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[9]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[14] , dircc_system|node_1|processing|cpu|cpu|d_writedata[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~12 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~12, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[14] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~10 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~14 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~14, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[18] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~42 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~42, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[21]~20 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[21]~20, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~21 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~21, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[19] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[19]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[19] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|break_on_reset~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|break_on_reset~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|break_on_reset , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|break_on_reset, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|jtag_break~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|jtag_break~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|jtag_break , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|jtag_break, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|wait_for_one_post_bret_inst~0 , dircc_system|node_1|processing|cpu|cpu|wait_for_one_post_bret_inst~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|wait_for_one_post_bret_inst , dircc_system|node_1|processing|cpu|cpu|wait_for_one_post_bret_inst, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|hbreak_req~0 , dircc_system|node_1|processing|cpu|cpu|hbreak_req~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[18]~14 , dircc_system|node_1|processing|cpu|cpu|F_iw[18]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[18] , dircc_system|node_1|processing|cpu|cpu|D_iw[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src1[14]~2 , dircc_system|node_1|processing|cpu|cpu|R_src1[14]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[14] , dircc_system|node_1|processing|cpu|cpu|E_src1[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[14] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[12] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[13]~10 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[13]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[13] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[14]~0 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[14]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[14]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[14]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[14]~0 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[14]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[14]~0 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[14]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[14] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[50] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|src_data[50], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_a[3]~feeder , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_a[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_a[3] , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|address_reg_a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w28_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w28_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w28_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w28_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w28_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w28_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w28_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w28_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w28_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w28_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[28]~30 , dircc_system|node_1|processing|cpu|cpu|F_iw[28]~30, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[28] , dircc_system|node_1|processing|cpu|cpu|D_iw[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[0] , dircc_system|node_1|processing|cpu|cpu|E_src1[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[0]~27 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[0]~27, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[0] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[0]~16 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[0]~16, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[0]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|W_alu_result[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|LessThan0~0 , dircc_system|node_1|processing|cpu|cpu|LessThan0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[24] , dircc_system|node_1|processing|timer|internal_counter[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[24] , dircc_system|node_1|processing|timer|counter_snapshot[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[8]~8 , dircc_system|node_1|processing|timer|counter_snapshot[8]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[8] , dircc_system|node_1|processing|timer|counter_snapshot[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|read_mux_out[8]~30 , dircc_system|node_1|processing|timer|read_mux_out[8]~30, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|readdata[8] , dircc_system|node_1|processing|timer|readdata[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[8] , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[20]~feeder , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[20] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][16]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][16] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][16] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][16]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][16] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][16] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][16] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][16] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][16]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][16] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][16] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][16] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][16] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][16] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][16] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][16]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][16] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][16]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][16] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][16] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][16] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[16] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[0]~1 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w8_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w8_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w8_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w8_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w8_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w8_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w8_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w8_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w8_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w8_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[0]~2 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[0]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[0]~3 , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data_nxt[0]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data[0] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[8]~15 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[8]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[9] , dircc_system|node_1|processing|cpu|cpu|E_src2[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[9]~9 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[9]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[9]~9 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[9]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[9] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[12] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[8]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|W_alu_result[8]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|router|Equal3~4 , dircc_system|node_1|processing|mm_interconnect_0|router|Equal3~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|router|Equal3~3 , dircc_system|node_1|processing|mm_interconnect_0|router|Equal3~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_wr_strobe~0 , dircc_system|node_1|processing|timer|period_l_wr_strobe~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|wait_latency_counter~1 , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|wait_latency_counter~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|wait_latency_counter[1] , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|wait_latency_counter[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|wait_latency_counter~2 , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|wait_latency_counter~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0] , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|sink_ready~7 , dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|sink_ready~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|sink_ready~5 , dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|sink_ready~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~0 , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg[0] , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[35]~feeder , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[35]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[35] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[35], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][31] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][31]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][31] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][31] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][31] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][31]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][31] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][31]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][31] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][31] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][31] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][31] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][31] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][31] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][31] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][31]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][31] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][31]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][31] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][31] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][31] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[31] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[7]~feeder , dircc_system|node_1|processing|timer|counter_snapshot[7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[7] , dircc_system|node_1|processing|timer|counter_snapshot[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[23]~feeder , dircc_system|node_1|processing|timer|counter_snapshot[23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[23] , dircc_system|node_1|processing|timer|counter_snapshot[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|read_mux_out[7]~34 , dircc_system|node_1|processing|timer|read_mux_out[7]~34, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|readdata[7] , dircc_system|node_1|processing|timer|readdata[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[7] , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|fifo_rd~1 , dircc_system|node_1|processing|jtag_uart|fifo_rd~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[0] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[1] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[2] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[3] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[4] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[5] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[6] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[7] , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|wdata[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , dircc_system|node_1|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|av_readdata[7]~12 , dircc_system|node_1|processing|jtag_uart|av_readdata[7]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[7]~24 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[7]~24, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[7]~25 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[7]~25, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w7_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w7_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w7_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w7_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w7_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w7_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w7_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w7_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w7_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w7_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[7] , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte0_data[7] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte0_data[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[7]~30 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[7]~30, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_st_data[25]~2 , dircc_system|node_1|processing|cpu|cpu|E_st_data[25]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[25]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|d_writedata[25]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~26 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~26, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[25] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~25 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~25, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[27] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[27]~29 , dircc_system|node_1|processing|cpu|cpu|F_iw[27]~29, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[27] , dircc_system|node_1|processing|cpu|cpu|D_iw[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src1[7]~14 , dircc_system|node_1|processing|cpu|cpu|R_src1[7]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[7] , dircc_system|node_1|processing|cpu|cpu|E_src1[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[7]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[7]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[7]~12 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[7]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[7]~12 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[7]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[7] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|router|Equal3~1 , dircc_system|node_1|processing|mm_interconnect_0|router|Equal3~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[4]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|W_alu_result[4]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|router|Equal8~2 , dircc_system|node_1|processing|mm_interconnect_0|router|Equal8~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|router|Equal8~1 , dircc_system|node_1|processing|mm_interconnect_0|router|Equal8~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1 , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[34]~DUPLICATE , dircc_system|node_1|routing|output_demux|inpipe|out_payload[34]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[34] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[34], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][30]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][30] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][30]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][30] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][30]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][30] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][30] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][30]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][30] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][30]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][30] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][30]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][30] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][30] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][30] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][30] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][30]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][30] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][30] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][30] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][30]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][30] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][30] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][30] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[30] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[22] , dircc_system|node_1|processing|timer|counter_snapshot[22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|internal_counter[6] , dircc_system|node_1|processing|timer|internal_counter[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[6] , dircc_system|node_1|processing|timer|counter_snapshot[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_h_register[6] , dircc_system|node_1|processing|timer|period_h_register[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|read_mux_out[6]~38 , dircc_system|node_1|processing|timer|read_mux_out[6]~38, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|readdata[6] , dircc_system|node_1|processing|timer|readdata[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[6] , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|av_readdata[6]~11 , dircc_system|node_1|processing|jtag_uart|av_readdata[6]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[6]~23 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[6]~23, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w6_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w6_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w6_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w6_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w6_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w6_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w6_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w6_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w6_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w6_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[6] , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte0_data[6] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte0_data[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[6]~18 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[6]~18, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[13]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|d_writedata[13]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~11 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~11, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[13] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[16] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[13] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~9 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[9] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[9]~20 , dircc_system|node_1|processing|cpu|cpu|F_iw[9]~20, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[9] , dircc_system|node_1|processing|cpu|cpu|D_iw[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src1[5]~7 , dircc_system|node_1|processing|cpu|cpu|R_src1[5]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[5] , dircc_system|node_1|processing|cpu|cpu|E_src1[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[5]~5 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[5]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[5]~5 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[5]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[5] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[33]~feeder , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[33]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[33] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[33], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][29]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][29] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][29]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][29] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][29] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][29] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][29] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][29]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][29] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][29] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][29] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][29]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][29] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][29]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][29] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][29] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][29] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][29]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][29] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][29] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][29]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][29] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][29] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[29] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[5]~22 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[5]~22, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_agent|m0_write~0 , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_agent|m0_write~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|wait_latency_counter[1] , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|wait_latency_counter[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|wait_latency_counter~0 , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|wait_latency_counter~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|wait_latency_counter[1]~DUPLICATE , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|wait_latency_counter[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_waitrequest_generated~0 , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_waitrequest_generated~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|wait_latency_counter~1 , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|wait_latency_counter~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|wait_latency_counter[0] , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|wait_latency_counter[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|sink_ready~8 , dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|sink_ready~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|sink_ready~1 , dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|sink_ready~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_agent_rsp_fifo|mem_used[0]~1 , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_agent_rsp_fifo|mem_used[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_agent_rsp_fifo|mem_used[0] , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_agent_rsp_fifo|mem_used[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_agent_rsp_fifo|mem_used[1]~0 , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_agent_rsp_fifo|mem_used[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_agent_rsp_fifo|mem_used[1] , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_agent_rsp_fifo|mem_used[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_agent|m0_read~0 , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_agent|m0_read~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_agent|m0_read~1 , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_agent|m0_read~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|read_latency_shift_reg~0 , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|read_latency_shift_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|read_latency_shift_reg[0] , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|read_latency_shift_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|read_latency_shift_reg[0]~DUPLICATE , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|read_latency_shift_reg[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_underflow_signal , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_underflow_signal, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_agent|m0_write~0 , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_agent|m0_write~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|wait_latency_counter~0 , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|wait_latency_counter~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|wait_latency_counter[1] , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|wait_latency_counter[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|wait_latency_counter~1 , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|wait_latency_counter~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|wait_latency_counter[0] , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|wait_latency_counter[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|always7~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|always7~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_underflow_q~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_underflow_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_underflow_q , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_underflow_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|wait_latency_counter[1]~DUPLICATE , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|wait_latency_counter[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|always6~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|always6~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[5] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_underflow_q , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_underflow_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[5] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[5] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[5] , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|always7~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|always7~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_non_empty~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_non_empty~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_one~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_one~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_one , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_one, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_non_empty~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_non_empty~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_non_empty , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_non_empty, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|rdreq_sync_i|din_s1~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|rdreq_sync_i|din_s1~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|rdreq_sync_i|din_s1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|rdreq_sync_i|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|rdreq_sync_i|dreg[0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|rdreq_sync_i|dreg[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|rdreq_sync_i|dreg[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|rdreq_sync_i|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|rdreq_sync_i|dreg[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|rdreq_sync_i|dreg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|rdreq_sync_i|dreg[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|rdreq_sync_i|dreg[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_underflow_signal , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_underflow_signal, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_underflow_q~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_underflow_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_underflow_q , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_underflow_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|always6~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|always6~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[5] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_underflow_q , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_underflow_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[5] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[5] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[5] , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[5]~21 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[5]~21, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|av_readdata[5]~10 , dircc_system|node_1|processing|jtag_uart|av_readdata[5]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[5]~7 , dircc_system|node_1|processing|timer|counter_snapshot[5]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[5] , dircc_system|node_1|processing|timer|counter_snapshot[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[21] , dircc_system|node_1|processing|timer|counter_snapshot[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|read_mux_out[5]~42 , dircc_system|node_1|processing|timer|read_mux_out[5]~42, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|readdata[5] , dircc_system|node_1|processing|timer|readdata[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[5] , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[5]~20 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[5]~20, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w5_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w5_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w5_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w5_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w5_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w5_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w5_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w5_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w5_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w5_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[5] , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte0_data[5] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte0_data[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[5]~20 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[5]~20, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[12]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|d_writedata[12]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~10 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~10, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[12] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~8 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[20] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[20]~15 , dircc_system|node_1|processing|cpu|cpu|F_iw[20]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[20] , dircc_system|node_1|processing|cpu|cpu|D_iw[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[14]~4 , dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[14]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc[14] , dircc_system|node_1|processing|cpu|cpu|F_pc[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add0~17 , dircc_system|node_1|processing|cpu|cpu|Add0~17, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src1[16]~4 , dircc_system|node_1|processing|cpu|cpu|R_src1[16]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[16]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_src1[16]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[16]~2 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[16]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[16]~2 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[16]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[16] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|router|Equal1~0 , dircc_system|node_1|processing|mm_interconnect_0|router|Equal1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[17] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|router|always1~0 , dircc_system|node_1|processing|mm_interconnect_0|router|always1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|router|src_channel[8]~0 , dircc_system|node_1|processing|mm_interconnect_0|router|src_channel[8]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|router|src_channel[8]~3 , dircc_system|node_1|processing|mm_interconnect_0|router|src_channel[8]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|router|src_channel[8]~4 , dircc_system|node_1|processing|mm_interconnect_0|router|src_channel[8]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|WideOr1 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|WideOr1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~0 , dircc_system|node_1|processing|mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|mem_s1_translator|read_latency_shift_reg[0] , dircc_system|node_1|processing|mm_interconnect_0|mem_s1_translator|read_latency_shift_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[0]~1 , dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[0] , dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~0 , dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~1 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|src8_valid , dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|src8_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~0 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|arb|grant[0]~0 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|arb|grant[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|saved_grant[0] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|saved_grant[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem~0 , dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem[1][57] , dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem[1][57], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem~2 , dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~2 , dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem[0][57] , dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem[0][57], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem[0][75] , dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem[0][75], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_demux_008|src0_valid~0 , dircc_system|node_1|processing|mm_interconnect_0|rsp_demux_008|src0_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[4]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[4] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[32] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[32], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][28] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][28] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][28]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][28] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][28] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][28]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][28] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][28] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][28] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][28] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][28] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][28] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][28]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][28] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][28] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][28]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][28] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][28]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][28] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][28]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][28] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][28] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[28] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|av_readdata[4]~9 , dircc_system|node_1|processing|jtag_uart|av_readdata[4]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|wrdreq_sync_i|din_s1~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|wrdreq_sync_i|din_s1~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|wrdreq_sync_i|din_s1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|wrdreq_sync_i|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|wrdreq_sync_i|dreg[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|wrdreq_sync_i|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|wrdreq_sync_i|dreg[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|wrdreq_sync_i|dreg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|wrdreq_sync_i|dreg[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|wrdreq_sync_i|dreg[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe12a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe12a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe13a[3]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe13a[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe13a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe13a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe14a[3]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe14a[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe14a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe14a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[2]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[2]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe12a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe12a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe13a[2]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe13a[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe13a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe13a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe14a[2]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe14a[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe14a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe14a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe12a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe12a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe13a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe13a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe14a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe14a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[0]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[0]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe12a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe12a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe13a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe13a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe14a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe14a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[0]~13 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[0]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[1]~9 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[1]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[2]~5 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[2]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdusedw|dffe9a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdusedw|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdusedw|dffe9a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdusedw|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[3]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[3]~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[3]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdusedw|dffe9a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdusedw|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdusedw|dffe9a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdusedw|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|LessThan1~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|LessThan1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_full , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_full, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|rdfull , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|rdfull, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_overflow_signal , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_overflow_signal, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_overflow_q , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_overflow_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[4] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_overflow_q~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_overflow_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_overflow_q , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_overflow_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux~5 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[4] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[4] , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[4]~18 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[4]~18, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[4]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[4] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_overflow_signal , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_overflow_signal, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_overflow_q~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_overflow_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_overflow_q , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_overflow_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_overflow_q , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_overflow_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[4] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[4] , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[4]~6 , dircc_system|node_1|processing|timer|counter_snapshot[4]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[4] , dircc_system|node_1|processing|timer|counter_snapshot[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[20] , dircc_system|node_1|processing|timer|counter_snapshot[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|period_l_register[4] , dircc_system|node_1|processing|timer|period_l_register[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|read_mux_out[4]~46 , dircc_system|node_1|processing|timer|read_mux_out[4]~46, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|readdata[4] , dircc_system|node_1|processing|timer|readdata[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[4] , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[4]~17 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[4]~17, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[4]~19 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[4]~19, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w4_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w4_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w4_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w4_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w4_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w4_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w4_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w4_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w4_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w4_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[4] , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte0_data[4] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte0_data[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[4]~22 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[4]~22, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[11] , dircc_system|node_1|processing|cpu|cpu|d_writedata[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~9 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[11] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~7 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[8] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[8]~23 , dircc_system|node_1|processing|cpu|cpu|F_iw[8]~23, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[8] , dircc_system|node_1|processing|cpu|cpu|D_iw[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src1[4]~16 , dircc_system|node_1|processing|cpu|cpu|R_src1[4]~16, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[4] , dircc_system|node_1|processing|cpu|cpu|E_src1[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[4]~14 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[4]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[4]~14 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[4]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[4] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|Equal5~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|Equal5~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[0]~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[14]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|d_writedata[14]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[30]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|d_writedata[30]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan0~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan0~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan0~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan0~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[5]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|d_writedata[5]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan0~5 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan0~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[8] , dircc_system|node_1|processing|cpu|cpu|d_writedata[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan0~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan0~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan0~6 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan0~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[9]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|d_writedata[9]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan0~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan0~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan0~7 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan0~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan0~8 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan0~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_threshold_writedata[3]~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_threshold_writedata[3]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|Equal5~5 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|Equal5~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|always4~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|always4~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_threshold_writedata[2]~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_threshold_writedata[2]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_threshold_writedata[0]~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_threshold_writedata[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[0]~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdusedw|dffe9a[0]~DUPLICATE , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdusedw|dffe9a[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_threshold_writedata[1]~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_threshold_writedata[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan2~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan2~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan2~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan2~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_n_reg , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_n_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_almostempty_q~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_almostempty_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_almostempty_q , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_almostempty_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_almostempty_q~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_almostempty_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_almostempty_q , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_almostempty_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3]~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|Equal5~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|Equal5~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|always5~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|always5~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[3]~6 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[3]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[3]~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[3]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[3] , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|always4~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|always4~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[0]~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|LessThan2~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|LessThan2~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|LessThan2~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|LessThan2~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_n_reg , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_n_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_almostempty_q~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_almostempty_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_almostempty_q , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_almostempty_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[3]~5 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[3]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_almostempty_q~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_almostempty_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_almostempty_q , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_almostempty_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[3]~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[3]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|always5~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|always5~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[3]~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[3]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[3] , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|av_readdata[3]~7 , dircc_system|node_1|processing|jtag_uart|av_readdata[3]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[3]~5 , dircc_system|node_1|processing|timer|counter_snapshot[3]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[3] , dircc_system|node_1|processing|timer|counter_snapshot[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|control_register[3] , dircc_system|node_1|processing|timer|control_register[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|read_mux_out[3]~1 , dircc_system|node_1|processing|timer|read_mux_out[3]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[19]~feeder , dircc_system|node_1|processing|timer|counter_snapshot[19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[19] , dircc_system|node_1|processing|timer|counter_snapshot[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|read_mux_out[3] , dircc_system|node_1|processing|timer|read_mux_out[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|readdata[3] , dircc_system|node_1|processing|timer|readdata[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[3] , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[3]~13 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[3]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[3]~14 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[3]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[31] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][27] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][27]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][27] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][27] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][27] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][27]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][27] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][27]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][27] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][27] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][27] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][27] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][27] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][27] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][27] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][27] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][27] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][27] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][27] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[27] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|parity6~DUPLICATE , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|parity6~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~DUPLICATE , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~DUPLICATE , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a3~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a3~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|_~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|parity6 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|parity6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a2~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a2~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[2]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[2]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a3~DUPLICATE , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a3~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[0]~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[0]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[0]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[0]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[0]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[0]~5 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[0]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[1]~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[2]~13 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[2]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[3]~9 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[3]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_state|cmp_full_ageb~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_state|cmp_full_ageb~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_state|b_full , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_state|b_full, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|valid_wreq~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|valid_wreq~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|_~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|_~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|parity7 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|parity7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|_~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~DUPLICATE , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~DUPLICATE , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[2]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[2]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[2]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~DUPLICATE , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[0]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[0]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[0]~5 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[0]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[1]~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[2]~13 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[2]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[3]~9 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[3]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|llreq , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|llreq, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|_~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_one~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_one~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_one , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_one, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|valid_rreq~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|valid_rreq~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[0]~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[1] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode101w[1]~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode101w[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode169w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode169w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][3]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode159w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode159w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][3]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode149w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode149w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode179w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode179w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][3]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode79w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode79w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][3]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode59w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode59w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode69w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode69w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode89w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode89w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[2]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][3]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode29w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode29w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][3]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode12w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode12w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][3]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode39w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode39w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode49w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode49w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode119w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode119w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode108w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode108w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode139w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode139w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode129w[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode129w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[3] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[3]~15 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[3]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w3_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w3_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w3_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w3_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w3_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w3_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w3_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w3_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w3_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w3_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[3]~16 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[3]~16, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte0_data[3] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte0_data[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[3]~24 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[3]~24, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[10]~feeder , dircc_system|node_1|processing|cpu|cpu|d_writedata[10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[10] , dircc_system|node_1|processing|cpu|cpu|d_writedata[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~21 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~21, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[10] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~20 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~20, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[21] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[21]~16 , dircc_system|node_1|processing|cpu|cpu|F_iw[21]~16, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[21] , dircc_system|node_1|processing|cpu|cpu|D_iw[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[15]~2 , dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[15]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc[15] , dircc_system|node_1|processing|cpu|cpu|F_pc[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add0~9 , dircc_system|node_1|processing|cpu|cpu|Add0~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src1[17]~3 , dircc_system|node_1|processing|cpu|cpu|R_src1[17]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[17] , dircc_system|node_1|processing|cpu|cpu|E_src1[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[17] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[16]~2 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[16]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[16] , dircc_system|node_1|processing|cpu|cpu|E_src1[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[16] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[15]~3 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[15]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[15] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[15]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_src2[15]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[15]~3 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[15]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[15]~3 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[15]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[15] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|router|Equal2~0 , dircc_system|node_1|processing|mm_interconnect_0|router|Equal2~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|router|src_channel[8]~1 , dircc_system|node_1|processing|mm_interconnect_0|router|src_channel[8]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|router|src_channel[8]~2 , dircc_system|node_1|processing|mm_interconnect_0|router|src_channel[8]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|read_latency_shift_reg~1 , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|read_latency_shift_reg~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|read_latency_shift_reg~2 , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|read_latency_shift_reg~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|read_latency_shift_reg~0 , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|read_latency_shift_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_agent_rsp_fifo|mem_used[0]~1 , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_agent_rsp_fifo|mem_used[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_agent_rsp_fifo|mem_used[0] , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_agent_rsp_fifo|mem_used[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_agent_rsp_fifo|mem_used[1]~0 , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_agent_rsp_fifo|mem_used[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_agent_rsp_fifo|mem_used[1] , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_agent_rsp_fifo|mem_used[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|sink_ready~0 , dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|sink_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_agent|m0_read~0 , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_agent|m0_read~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_agent_rsp_fifo|write~0 , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_agent_rsp_fifo|write~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|read_latency_shift_reg[0] , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|read_latency_shift_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2]~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan3~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan3~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan3~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|LessThan3~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_n_reg , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_n_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_almostfull_q~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_almostfull_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_almostfull_q , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_almostfull_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_almostfull_q~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_almostfull_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_almostfull_q , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_almostfull_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2]~DUPLICATE , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[2]~10 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[2]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[2]~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[2]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[2] , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|LessThan3~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|LessThan3~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[3]~DUPLICATE , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[2]~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[2]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|LessThan3~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|LessThan3~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_almostfull_q~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_almostfull_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_almostfull_q , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_almostfull_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_n_reg , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_n_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_almostfull_q~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_almostfull_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_almostfull_q , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_almostfull_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[2]~13 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[2]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[2]~9 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[2]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[2] , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|av_readdata[2]~5 , dircc_system|node_1|processing|jtag_uart|av_readdata[2]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[18] , dircc_system|node_1|processing|timer|counter_snapshot[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[2]~4 , dircc_system|node_1|processing|timer|counter_snapshot[2]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[2] , dircc_system|node_1|processing|timer|counter_snapshot[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|control_register[2] , dircc_system|node_1|processing|timer|control_register[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|read_mux_out[2]~0 , dircc_system|node_1|processing|timer|read_mux_out[2]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|read_mux_out[2] , dircc_system|node_1|processing|timer|read_mux_out[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|readdata[2] , dircc_system|node_1|processing|timer|readdata[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[2] , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[2]~9 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[2]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[2]~10 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[2]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[30]~feeder , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[30] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][26]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][26] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][26]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][26] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][26] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][26]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][26] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][26]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][26] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][26]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][26] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][26]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][26] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][26] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][26]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][26] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][26] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][26]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][26] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][26] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][26]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][26] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][26]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][26] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][26] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][26]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][26] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[26] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[0]~feeder , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[0] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][2]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][2]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][2]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][2]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][2]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[2] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[2]~11 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[2]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w2_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w2_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w2_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w2_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w2_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w2_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w2_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w2_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w2_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w2_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[2]~12 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[2]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte0_data[2] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte0_data[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[2]~28 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[2]~28, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_st_data[24]~1 , dircc_system|node_1|processing|cpu|cpu|E_st_data[24]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[24] , dircc_system|node_1|processing|cpu|cpu|d_writedata[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~7 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[24] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~5 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[7] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[7]~17 , dircc_system|node_1|processing|cpu|cpu|F_iw[7]~17, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[7] , dircc_system|node_1|processing|cpu|cpu|D_iw[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_lo[1]~5 , dircc_system|node_1|processing|cpu|cpu|R_src2_lo[1]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[1] , dircc_system|node_1|processing|cpu|cpu|E_src2[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[1]~28 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[1]~28, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[1]~17 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[1]~17, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[1] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_ienable_reg[1]~feeder , dircc_system|node_1|processing|cpu|cpu|W_ienable_reg[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_ienable_reg[1] , dircc_system|node_1|processing|cpu|cpu|W_ienable_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_underflow_q~DUPLICATE , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_underflow_q~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|WideOr0~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|WideOr0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|WideOr0~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|WideOr0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_empty_n_reg , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_empty_n_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_empty_q~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_empty_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_empty_q~DUPLICATE , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_empty_q~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_full_n_reg~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_full_n_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_full_n_reg , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_full_n_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_full_q~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_full_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_full_q , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_full_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|WideOr0~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|WideOr0~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_ipending_reg_nxt[1] , dircc_system|node_1|processing|cpu|cpu|W_ipending_reg_nxt[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_ipending_reg[1] , dircc_system|node_1|processing|cpu|cpu|W_ipending_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_control_rd_data[1]~1 , dircc_system|node_1|processing|cpu|cpu|E_control_rd_data[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_control_rd_data[1] , dircc_system|node_1|processing|cpu|cpu|W_control_rd_data[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|ien_AE , dircc_system|node_1|processing|jtag_uart|ien_AE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|av_readdata[1]~3 , dircc_system|node_1|processing|jtag_uart|av_readdata[1]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_empty_n_reg , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_empty_n_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_empty_q~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_empty_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_empty_q , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_empty_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[1]~21 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[1]~21, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_empty_q~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_empty_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_empty_q , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_empty_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[1]~17 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[1]~17, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[1] , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[1]~3 , dircc_system|node_1|processing|timer|counter_snapshot[1]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[1] , dircc_system|node_1|processing|timer|counter_snapshot[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|read_mux_out[1]~50 , dircc_system|node_1|processing|timer|read_mux_out[1]~50, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[17]~2 , dircc_system|node_1|processing|timer|counter_snapshot[17]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[17] , dircc_system|node_1|processing|timer|counter_snapshot[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|read_mux_out[1] , dircc_system|node_1|processing|timer|read_mux_out[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|readdata[1] , dircc_system|node_1|processing|timer|readdata[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[1] , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_empty_q , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_empty_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_empty_q~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_empty_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_empty_q , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_empty_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[1]~14 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[1]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[1]~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[1]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[1] , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[1]~6 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[1]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[1]~7 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[1]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[2]~feeder , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[2] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][1]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][1]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[1] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[29]~feeder , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[29] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][25] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][25]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][25] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][25]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][25] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][25] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][25] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][25]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][25] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][25] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][25] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][25] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][25]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][25] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][25] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][25] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][25]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][25] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][25] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][25]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][25] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][25] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[25] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[1]~5 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[1]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w1_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w1_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w1_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w1_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w1_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w1_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w1_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w1_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w1_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w1_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[1]~8 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[1]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data[1] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte1_data[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte0_data[1] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte0_data[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[1]~29 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[1]~29, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[7] , dircc_system|node_1|processing|cpu|cpu|d_writedata[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~17 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~17, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[7] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~16 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~16, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[26] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[26]~28 , dircc_system|node_1|processing|cpu|cpu|F_iw[26]~28, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[26] , dircc_system|node_1|processing|cpu|cpu|D_iw[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Equal0~1 , dircc_system|node_1|processing|cpu|cpu|Equal0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_dst_regnum[4]~0 , dircc_system|node_1|processing|cpu|cpu|D_dst_regnum[4]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_dst_regnum[4]~1 , dircc_system|node_1|processing|cpu|cpu|D_dst_regnum[4]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_dst_regnum[4]~5 , dircc_system|node_1|processing|cpu|cpu|D_dst_regnum[4]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_dst_regnum[4] , dircc_system|node_1|processing|cpu|cpu|R_dst_regnum[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[4] , dircc_system|node_1|processing|cpu|cpu|d_writedata[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~6 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[4] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~4 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[25] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25]~DUPLICATE , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[25]~27 , dircc_system|node_1|processing|cpu|cpu|F_iw[25]~27, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[25] , dircc_system|node_1|processing|cpu|cpu|D_iw[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_dst_regnum[3]~2 , dircc_system|node_1|processing|cpu|cpu|D_dst_regnum[3]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_dst_regnum[3] , dircc_system|node_1|processing|cpu|cpu|R_dst_regnum[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[9]~feeder , dircc_system|node_1|processing|cpu|cpu|d_writedata[9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[9] , dircc_system|node_1|processing|cpu|cpu|d_writedata[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~20 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~20, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[9] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~19 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~19, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[19] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[19]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[19] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[19], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~37 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~37, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[20] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[20] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[17] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[17]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[17] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~40 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~40, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[18] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[18]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[18] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[18], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[15]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[15] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[15] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~47 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~47, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[16] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize~14 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize~14, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize.010 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize.010, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~50 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~50, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[14] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~31 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~31, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~51 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~51, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[15]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[15] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[15] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~7 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[12] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~53 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~53, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[13] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[13] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[13]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[13] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~49 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~49, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[14] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[14]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[14] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~6 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[11] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[11] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~52 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~52, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[12]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[12] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[12]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[12] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~8 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[9] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~48 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~48, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[10] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[10]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[10] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[7] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[6] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~38 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~38, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~39 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~39, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[7] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[7] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[7] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~44 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~44, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[8] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[8] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~22 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~22, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[5] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~25 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~25, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[6] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[6] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[3]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[3] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[2] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~3 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[2] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[6] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[6]~18 , dircc_system|node_1|processing|cpu|cpu|F_iw[6]~18, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[6] , dircc_system|node_1|processing|cpu|cpu|D_iw[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src2_lo[0]~4 , dircc_system|node_1|processing|cpu|cpu|R_src2_lo[0]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[0] , dircc_system|node_1|processing|cpu|cpu|E_src2[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_mem_byte_en~0 , dircc_system|node_1|processing|cpu|cpu|E_mem_byte_en~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_byteenable[0] , dircc_system|node_1|processing|cpu|cpu|d_byteenable[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[32] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[32], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|byteenable[0] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|byteenable[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[0] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w0_n0_mux_dataout~2 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w0_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w0_n0_mux_dataout~1 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w0_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w0_n0_mux_dataout~0 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w0_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w0_n0_mux_dataout~4 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w0_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w0_n0_mux_dataout~3 , dircc_system|node_1|processing|mem|the_altsyncram|auto_generated|mux4|l4_w0_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[0]~3 , dircc_system|node_1|processing|cpu|cpu|F_iw[0]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[0] , dircc_system|node_1|processing|cpu|cpu|D_iw[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_mem16~0 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_mem16~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_mem16~1 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_mem16~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_mem_byte_en[1]~2 , dircc_system|node_1|processing|cpu|cpu|E_mem_byte_en[1]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_byteenable[1] , dircc_system|node_1|processing|cpu|cpu|d_byteenable[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[33] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[33], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|byteenable[1] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|byteenable[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~2 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[14] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[14]~11 , dircc_system|node_1|processing|cpu|cpu|F_iw[14]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[14] , dircc_system|node_1|processing|cpu|cpu|D_iw[14], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_alu_force_xor~2 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_alu_force_xor~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_logic_op[1]~1 , dircc_system|node_1|processing|cpu|cpu|D_logic_op[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_logic_op[1] , dircc_system|node_1|processing|cpu|cpu|R_logic_op[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[8]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_src2[8]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[8]~11 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[8]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[8]~11 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[8]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[8] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[44] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[44], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[6] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[6]~6 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[6]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[24] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24]~feeder , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[24]~26 , dircc_system|node_1|processing|cpu|cpu|F_iw[24]~26, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[24] , dircc_system|node_1|processing|cpu|cpu|D_iw[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_dst_regnum[2]~6 , dircc_system|node_1|processing|cpu|cpu|D_dst_regnum[2]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_dst_regnum[2] , dircc_system|node_1|processing|cpu|cpu|R_dst_regnum[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[6] , dircc_system|node_1|processing|cpu|cpu|E_src2[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[4]~11 , dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[4]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc[4] , dircc_system|node_1|processing|cpu|cpu|F_pc[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[5]~12 , dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[5]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc[5] , dircc_system|node_1|processing|cpu|cpu|F_pc[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[43] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[43], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[5] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[5]~5 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[5]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[12] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[12]~9 , dircc_system|node_1|processing|cpu|cpu|F_iw[12]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[12] , dircc_system|node_1|processing|cpu|cpu|D_iw[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_retaddr~0 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_retaddr~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_retaddr~1 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_retaddr~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_retaddr , dircc_system|node_1|processing|cpu|cpu|R_ctrl_retaddr, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_br~feeder , dircc_system|node_1|processing|cpu|cpu|R_ctrl_br~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_br , dircc_system|node_1|processing|cpu|cpu|R_ctrl_br, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src1~0 , dircc_system|node_1|processing|cpu|cpu|R_src1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src1[9]~11 , dircc_system|node_1|processing|cpu|cpu|R_src1[9]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[9] , dircc_system|node_1|processing|cpu|cpu|E_src1[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[9] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[8]~11 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[8]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[8] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[7]~12 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[7]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[7] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[6]~6 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[6]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[6] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[6]~6 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[6]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[6]~6 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[6]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[6] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[42] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[42], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[4] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[4]~4 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[4]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[23] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[23]~25 , dircc_system|node_1|processing|cpu|cpu|F_iw[23]~25, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[23] , dircc_system|node_1|processing|cpu|cpu|D_iw[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_dst_regnum[1]~4 , dircc_system|node_1|processing|cpu|cpu|D_dst_regnum[1]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_dst_regnum[1] , dircc_system|node_1|processing|cpu|cpu|R_dst_regnum[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src2[5] , dircc_system|node_1|processing|cpu|cpu|E_src2[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt~10 , dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt~10, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc[3] , dircc_system|node_1|processing|cpu|cpu|F_pc[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[41] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[41], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[3] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[3]~3 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[3]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[13] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[13]~10 , dircc_system|node_1|processing|cpu|cpu|F_iw[13]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[13] , dircc_system|node_1|processing|cpu|cpu|D_iw[13], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_alu_subtract~0 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_alu_subtract~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_sub~0 , dircc_system|node_1|processing|cpu|cpu|E_alu_sub~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_sub~1 , dircc_system|node_1|processing|cpu|cpu|E_alu_sub~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_sub , dircc_system|node_1|processing|cpu|cpu|E_alu_sub, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[2]~9 , dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[2]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc[2] , dircc_system|node_1|processing|cpu|cpu|F_pc[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[40] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[40], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[2]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[2] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[2]~2 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[2]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[15] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[15]~12 , dircc_system|node_1|processing|cpu|cpu|F_iw[15]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[15] , dircc_system|node_1|processing|cpu|cpu|D_iw[15], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_compare_op[1]~0 , dircc_system|node_1|processing|cpu|cpu|D_compare_op[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_compare_op[1] , dircc_system|node_1|processing|cpu|cpu|R_compare_op[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Equal127~1 , dircc_system|node_1|processing|cpu|cpu|Equal127~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[17]~1 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[17]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Equal127~0 , dircc_system|node_1|processing|cpu|cpu|Equal127~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Equal127~2 , dircc_system|node_1|processing|cpu|cpu|Equal127~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_compare_op[0]~1 , dircc_system|node_1|processing|cpu|cpu|D_compare_op[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_compare_op[0] , dircc_system|node_1|processing|cpu|cpu|R_compare_op[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[10]~7 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[10]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Equal127~3 , dircc_system|node_1|processing|cpu|cpu|Equal127~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Equal127~4 , dircc_system|node_1|processing|cpu|cpu|Equal127~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Equal127~6 , dircc_system|node_1|processing|cpu|cpu|Equal127~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[3]~4 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[3]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_logic_result[2]~15 , dircc_system|node_1|processing|cpu|cpu|E_logic_result[2]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Equal127~5 , dircc_system|node_1|processing|cpu|cpu|Equal127~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Equal127~7 , dircc_system|node_1|processing|cpu|cpu|Equal127~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add2~73 , dircc_system|node_1|processing|cpu|cpu|Add2~73, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_cmp_result~0 , dircc_system|node_1|processing|cpu|cpu|E_cmp_result~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_cmp_result , dircc_system|node_1|processing|cpu|cpu|W_cmp_result, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Equal0~4 , dircc_system|node_1|processing|cpu|cpu|Equal0~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_br_uncond , dircc_system|node_1|processing|cpu|cpu|R_ctrl_br_uncond, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_uncond_cti_non_br~0 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_uncond_cti_non_br~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_uncond_cti_non_br~1 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_uncond_cti_non_br~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_uncond_cti_non_br , dircc_system|node_1|processing|cpu|cpu|R_ctrl_uncond_cti_non_br, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc_sel_nxt.10~0 , dircc_system|node_1|processing|cpu|cpu|F_pc_sel_nxt.10~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[0]~7 , dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[0]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc[0] , dircc_system|node_1|processing|cpu|cpu|F_pc[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[1]~8 , dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[1]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc[1] , dircc_system|node_1|processing|cpu|cpu|F_pc[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[39] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[39], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[1] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[1]~1 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~4 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[4] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[4] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~23 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~23, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[5] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[3] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~12 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~12, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[4] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[4] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~3 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[1] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~10 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~10, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[2] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[2] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[2] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~11 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~11, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[3] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[3] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[0]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[0] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[28] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[28] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~29 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~29, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[29] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[29] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[5] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~21 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~21, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[6] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[6], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~25 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~25, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[7] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[7], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~29 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~29, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[8] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~33 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~33, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[9] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~13 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_rd~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_rd~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_rd , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_rd, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~9 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[10] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[10]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[10] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~54 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~54, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[11] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[11] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~10 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~10, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[8] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~23 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~23, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[8] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~22 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~22, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~5 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[16] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[16]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[16] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~28 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~28, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[17]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[17] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[17] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[17], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_access~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_access~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_access , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_access, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_reset_req , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_reset_req, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[3] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3]~feeder , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3]~DUPLICATE , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[3]~6 , dircc_system|node_1|processing|cpu|cpu|F_iw[3]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[3]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|D_iw[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Equal0~2 , dircc_system|node_1|processing|cpu|cpu|Equal0~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_jmp_direct , dircc_system|node_1|processing|cpu|cpu|R_ctrl_jmp_direct, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src1~1 , dircc_system|node_1|processing|cpu|cpu|R_src1~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_src1[10]~9 , dircc_system|node_1|processing|cpu|cpu|R_src1[10]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_src1[10] , dircc_system|node_1|processing|cpu|cpu|E_src1[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[10] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[11]~8 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[11]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[11] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[10]~7 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[10]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[10]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[10]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[10]~7 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[10]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[10]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|W_alu_result[10]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[46] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[46], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[8] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[8], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|debugaccess , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|debugaccess, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_wr~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_wr~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_wr , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_wr, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_en~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_en~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[22] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[22]~24 , dircc_system|node_1|processing|cpu|cpu|F_iw[22]~24, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[22] , dircc_system|node_1|processing|cpu|cpu|D_iw[22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_dst_regnum[0]~3 , dircc_system|node_1|processing|cpu|cpu|D_dst_regnum[0]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_dst_regnum[0] , dircc_system|node_1|processing|cpu|cpu|R_dst_regnum[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[3]~feeder , dircc_system|node_1|processing|cpu|cpu|d_writedata[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[3] , dircc_system|node_1|processing|cpu|cpu|d_writedata[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|empty_q[1] , dircc_system|node_1|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|empty_q[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][3]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[3]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[3] , dircc_system|node_1|routing|input_mux|outpipe|out_payload[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|in_payload[3] , dircc_system|node_1|routing|router|in_payload[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_startofpacket~feeder , dircc_system|node_1|routing|router|out_startofpacket~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_startofpacket , dircc_system|node_1|routing|router|out_startofpacket, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[3]~feeder , dircc_system|node_1|routing|output_demux|inpipe|out_payload[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[3] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[3] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][0]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][0]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][0]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][0]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][0]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][0]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe0|out_payload[28] , dircc_system|node_1|routing|output_demux|outpipe0|out_payload[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][24]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][24] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][24]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][24] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][24]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][24] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][24] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][24]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][24] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][24]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][24] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][24] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][24]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][24] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][24] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][24]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][24] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][24]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][24] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][24] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][24]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][24] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][24]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][24] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][24]~feeder , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][24] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][24] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[24] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[0]~1 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|address_out_translator|read_latency_shift_reg~0 , dircc_system|node_1|processing|mm_interconnect_0|address_out_translator|read_latency_shift_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|address_out_translator|read_latency_shift_reg[0] , dircc_system|node_1|processing|mm_interconnect_0|address_out_translator|read_latency_shift_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[0]~0 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_full_q , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_full_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[0]~18 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[0]~18, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[0]~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[0] , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[0] , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|av_readdata[0]~1 , dircc_system|node_1|processing|jtag_uart|av_readdata[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] , dircc_system|node_1|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[0]~2 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[0]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[0]~1 , dircc_system|node_1|processing|timer|counter_snapshot[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[0] , dircc_system|node_1|processing|timer|counter_snapshot[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|Equal5~2 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|Equal5~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|delayed_unxcounter_is_zeroxx0 , dircc_system|node_1|processing|timer|delayed_unxcounter_is_zeroxx0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|timeout_occurred~0 , dircc_system|node_1|processing|timer|timeout_occurred~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|timeout_occurred , dircc_system|node_1|processing|timer|timeout_occurred, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|read_mux_out[0]~54 , dircc_system|node_1|processing|timer|read_mux_out[0]~54, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[16]~0 , dircc_system|node_1|processing|timer|counter_snapshot[16]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|counter_snapshot[16] , dircc_system|node_1|processing|timer|counter_snapshot[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|control_register[0] , dircc_system|node_1|processing|timer|control_register[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|read_mux_out[0] , dircc_system|node_1|processing|timer|read_mux_out[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|timer|readdata[0] , dircc_system|node_1|processing|timer|readdata[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[0] , dircc_system|node_1|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_full_n_reg~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_full_n_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_full_n_reg , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_full_n_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_full_q~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_full_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_full_q , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_full_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[0]~29 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[0]~29, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_full_q , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_full_q, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[0]~25 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[0]~25, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[0]~feeder , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[0] , dircc_system|node_1|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[0]~3 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[0]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[0]~4 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|src_data[0]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_byte0_data[0] , dircc_system|node_1|processing|cpu|cpu|av_ld_byte0_data[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_wrctl_inst , dircc_system|node_1|processing|cpu|cpu|R_ctrl_wrctl_inst, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_estatus_reg_inst_nxt~0 , dircc_system|node_1|processing|cpu|cpu|W_estatus_reg_inst_nxt~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_status_reg_pie_inst_nxt~0 , dircc_system|node_1|processing|cpu|cpu|W_status_reg_pie_inst_nxt~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Equal134~0 , dircc_system|node_1|processing|cpu|cpu|Equal134~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_bstatus_reg_inst_nxt~0 , dircc_system|node_1|processing|cpu|cpu|W_bstatus_reg_inst_nxt~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_bstatus_reg , dircc_system|node_1|processing|cpu|cpu|W_bstatus_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_status_reg_pie_inst_nxt~1 , dircc_system|node_1|processing|cpu|cpu|W_status_reg_pie_inst_nxt~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_status_reg_pie_inst_nxt~2 , dircc_system|node_1|processing|cpu|cpu|W_status_reg_pie_inst_nxt~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_status_reg_pie , dircc_system|node_1|processing|cpu|cpu|W_status_reg_pie, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_estatus_reg , dircc_system|node_1|processing|cpu|cpu|W_estatus_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_ienable_reg[0] , dircc_system|node_1|processing|cpu|cpu|W_ienable_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_ipending_reg_nxt[0] , dircc_system|node_1|processing|cpu|cpu|W_ipending_reg_nxt[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_ipending_reg[0] , dircc_system|node_1|processing|cpu|cpu|W_ipending_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_control_rd_data[0]~2 , dircc_system|node_1|processing|cpu|cpu|E_control_rd_data[0]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_control_rd_data[0]~3 , dircc_system|node_1|processing|cpu|cpu|E_control_rd_data[0]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_control_rd_data[0]~4 , dircc_system|node_1|processing|cpu|cpu|E_control_rd_data[0]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_control_rd_data[0] , dircc_system|node_1|processing|cpu|cpu|W_control_rd_data[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[0] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[0]~31 , dircc_system|node_1|processing|cpu|cpu|W_rf_wr_data[0]~31, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[16] , dircc_system|node_1|processing|cpu|cpu|d_writedata[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~4 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[16]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[16] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[16] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~1 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[16] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[16]~13 , dircc_system|node_1|processing|cpu|cpu|F_iw[16]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[16] , dircc_system|node_1|processing|cpu|cpu|D_iw[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_break~0 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_break~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_break , dircc_system|node_1|processing|cpu|cpu|R_ctrl_break, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|hbreak_enabled~0 , dircc_system|node_1|processing|cpu|cpu|hbreak_enabled~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|hbreak_enabled , dircc_system|node_1|processing|cpu|cpu|hbreak_enabled, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~1 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|debugaccess~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|debugaccess~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[21] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[5]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[5] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[5]~7 , dircc_system|node_1|processing|cpu|cpu|F_iw[5]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[5] , dircc_system|node_1|processing|cpu|cpu|D_iw[5], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_force_src2_zero~2 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_force_src2_zero~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_exception~0 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_exception~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_exception~1 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_exception~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_exception , dircc_system|node_1|processing|cpu|cpu|R_ctrl_exception, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[10]~3 , dircc_system|node_1|processing|cpu|cpu|F_pc_no_crst_nxt[10]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc[10] , dircc_system|node_1|processing|cpu|cpu|F_pc[10], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc[9] , dircc_system|node_1|processing|cpu|cpu|F_pc[9], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_pc[12] , dircc_system|node_1|processing|cpu|cpu|F_pc[12], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|router_001|Equal1~0 , dircc_system|node_1|processing|mm_interconnect_0|router_001|Equal1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|router_001|Equal1~1 , dircc_system|node_1|processing|mm_interconnect_0|router_001|Equal1~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_demux_001|src0_valid~0 , dircc_system|node_1|processing|mm_interconnect_0|cmd_demux_001|src0_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|packet_in_progress , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|packet_in_progress, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|update_grant~0 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|update_grant~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|saved_grant[1] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|saved_grant[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[45] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[45], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[7]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[7]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[5]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[5]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[2]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|Equal0~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|Equal0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|Equal0~1 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|Equal0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_go~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_go~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_go , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_go, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata~2 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[2] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2]~feeder , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[2]~5 , dircc_system|node_1|processing|cpu|cpu|F_iw[2]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[2] , dircc_system|node_1|processing|cpu|cpu|D_iw[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Equal0~0 , dircc_system|node_1|processing|cpu|cpu|Equal0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_shift_rot~2 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_shift_rot~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_shift_rot_right~0 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_shift_rot_right~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_shift_rot_right , dircc_system|node_1|processing|cpu|cpu|R_ctrl_shift_rot_right, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[17]~1 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result_nxt[17]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[17]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_result[17]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[17]~1 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[17]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[17]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|W_alu_result[17]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|router|Equal2~1 , dircc_system|node_1|processing|mm_interconnect_0|router|Equal2~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|saved_grant[0]~feeder , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|saved_grant[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|saved_grant[0] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|saved_grant[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~2 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_payload~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[1] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~1 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[1] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata~1 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[1] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1]~feeder , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[1]~4 , dircc_system|node_1|processing|cpu|cpu|F_iw[1]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[1] , dircc_system|node_1|processing|cpu|cpu|D_iw[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_st~0 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_st~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_st , dircc_system|node_1|processing|cpu|cpu|R_ctrl_st, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_valid_from_R~1 , dircc_system|node_1|processing|cpu|cpu|E_valid_from_R~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_cnt[0]~feeder , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_cnt[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_cnt[0]~_wirecell , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_cnt[0]~_wirecell, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_cnt[0] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_cnt[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add3~1 , dircc_system|node_1|processing|cpu|cpu|Add3~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_cnt[1] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_cnt[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_cnt[1]~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_cnt[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add3~0 , dircc_system|node_1|processing|cpu|cpu|Add3~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_cnt[2] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_cnt[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add3~2 , dircc_system|node_1|processing|cpu|cpu|Add3~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_cnt[3] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_cnt[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Add3~3 , dircc_system|node_1|processing|cpu|cpu|Add3~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_cnt[4] , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_cnt[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_done~0 , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_done~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_shift_rot_stall , dircc_system|node_1|processing|cpu|cpu|E_shift_rot_stall, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 , dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_ld_stall~0 , dircc_system|node_1|processing|cpu|cpu|E_ld_stall~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_waiting_for_data , dircc_system|node_1|processing|cpu|cpu|av_ld_waiting_for_data, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|av_ld_waiting_for_data_nxt~0 , dircc_system|node_1|processing|cpu|cpu|av_ld_waiting_for_data_nxt~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_ld_stall~1 , dircc_system|node_1|processing|cpu|cpu|E_ld_stall~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_valid_from_R~0 , dircc_system|node_1|processing|cpu|cpu|E_valid_from_R~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_valid_from_R , dircc_system|node_1|processing|cpu|cpu|E_valid_from_R, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_valid~1 , dircc_system|node_1|processing|cpu|cpu|W_valid~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_valid~0 , dircc_system|node_1|processing|cpu|cpu|W_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_valid , dircc_system|node_1|processing|cpu|cpu|W_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|Equal123~0 , dircc_system|node_1|processing|cpu|cpu|Equal123~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_wr_dst_reg~0 , dircc_system|node_1|processing|cpu|cpu|D_wr_dst_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_wr_dst_reg , dircc_system|node_1|processing|cpu|cpu|R_wr_dst_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_rf_wren , dircc_system|node_1|processing|cpu|cpu|W_rf_wren, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[0]~feeder , dircc_system|node_1|processing|cpu|cpu|d_writedata[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_writedata[0] , dircc_system|node_1|processing|cpu|cpu|d_writedata[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|ien_AF~feeder , dircc_system|node_1|processing|jtag_uart|ien_AF~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|ien_AF , dircc_system|node_1|processing|jtag_uart|ien_AF, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|pause_irq~0 , dircc_system|node_1|processing|jtag_uart|pause_irq~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|pause_irq , dircc_system|node_1|processing|jtag_uart|pause_irq, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|LessThan1~0 , dircc_system|node_1|processing|jtag_uart|LessThan1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|fifo_AF , dircc_system|node_1|processing|jtag_uart|fifo_AF, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|av_readdata[8]~0 , dircc_system|node_1|processing|jtag_uart|av_readdata[8]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_ipending_reg_nxt[16]~0 , dircc_system|node_1|processing|cpu|cpu|W_ipending_reg_nxt[16]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_ipending_reg[16] , dircc_system|node_1|processing|cpu|cpu|W_ipending_reg[16], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|intr_req~0 , dircc_system|node_1|processing|cpu|cpu|intr_req~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[13]~0 , dircc_system|node_1|processing|cpu|cpu|D_iw[13]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[4]~0 , dircc_system|node_1|processing|cpu|cpu|F_iw[4]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[4] , dircc_system|node_1|processing|cpu|cpu|D_iw[4], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_logic~0 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_logic~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_logic~1 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_logic~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_logic , dircc_system|node_1|processing|cpu|cpu|R_ctrl_logic, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[3]~4 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[3]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[3] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|address_out_translator|read_latency_shift_reg[0]~DUPLICATE , dircc_system|node_1|processing|mm_interconnect_0|address_out_translator|read_latency_shift_reg[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|address_out_agent_rsp_fifo|mem_used[0]~1 , dircc_system|node_1|processing|mm_interconnect_0|address_out_agent_rsp_fifo|mem_used[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|address_out_agent_rsp_fifo|mem_used[0] , dircc_system|node_1|processing|mm_interconnect_0|address_out_agent_rsp_fifo|mem_used[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|address_out_agent_rsp_fifo|mem_used[1]~0 , dircc_system|node_1|processing|mm_interconnect_0|address_out_agent_rsp_fifo|mem_used[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|address_out_agent_rsp_fifo|mem_used[1] , dircc_system|node_1|processing|mm_interconnect_0|address_out_agent_rsp_fifo|mem_used[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|address_out_translator|av_waitrequest_generated~1 , dircc_system|node_1|processing|mm_interconnect_0|address_out_translator|av_waitrequest_generated~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|address_out_agent|m0_write~0 , dircc_system|node_1|processing|mm_interconnect_0|address_out_agent|m0_write~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|address_out_translator|wait_latency_counter~1 , dircc_system|node_1|processing|mm_interconnect_0|address_out_translator|wait_latency_counter~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|address_out_translator|wait_latency_counter[0] , dircc_system|node_1|processing|mm_interconnect_0|address_out_translator|wait_latency_counter[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|address_out_translator|wait_latency_counter~0 , dircc_system|node_1|processing|mm_interconnect_0|address_out_translator|wait_latency_counter~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|address_out_translator|wait_latency_counter[1] , dircc_system|node_1|processing|mm_interconnect_0|address_out_translator|wait_latency_counter[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|address_out_translator|av_waitrequest_generated~0 , dircc_system|node_1|processing|mm_interconnect_0|address_out_translator|av_waitrequest_generated~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|router|always1~2 , dircc_system|node_1|processing|mm_interconnect_0|router|always1~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|router|always1~1 , dircc_system|node_1|processing|mm_interconnect_0|router|always1~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|sink_ready~2 , dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|sink_ready~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|sink_ready~3 , dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|sink_ready~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|av_waitrequest~DUPLICATE , dircc_system|node_1|processing|jtag_uart|av_waitrequest~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|WideOr0~0 , dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|WideOr0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|sink_ready~4 , dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|sink_ready~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|WideOr0~1 , dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|WideOr0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|WideOr0 , dircc_system|node_1|processing|mm_interconnect_0|cmd_demux|WideOr0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 , dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|read_accepted~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE , dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_agent|m0_read~0 , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_agent|m0_read~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_agent_rsp_fifo|mem_used[1] , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_agent_rsp_fifo|mem_used[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_agent_rsp_fifo|mem_used[0]~1 , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_agent_rsp_fifo|mem_used[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_agent_rsp_fifo|mem_used[0] , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_agent_rsp_fifo|mem_used[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_agent_rsp_fifo|mem_used[1]~0 , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_agent_rsp_fifo|mem_used[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_agent_rsp_fifo|mem_used[1]~DUPLICATE , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_agent|m0_read~1 , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_agent|m0_read~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|llreq , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|llreq, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|_~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_one~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_one~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_one , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_one, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty~0 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty~1 , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty , dircc_system|node_1|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_translator|read_latency_shift_reg~0 , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_translator|read_latency_shift_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_translator|read_latency_shift_reg[0]~DUPLICATE , dircc_system|node_1|processing|mm_interconnect_0|fifo_in_out_translator|read_latency_shift_reg[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|WideOr1~0 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|WideOr1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|WideOr1~1 , dircc_system|node_1|processing|mm_interconnect_0|rsp_mux|WideOr1~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_read_nxt , dircc_system|node_1|processing|cpu|cpu|d_read_nxt, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|d_read~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|d_read~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|uav_read~0 , dircc_system|node_1|processing|mm_interconnect_0|cpu_data_master_translator|uav_read~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][57] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][57], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57] , dircc_system|node_1|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_demux_001|src1_valid~0 , dircc_system|node_1|processing|mm_interconnect_0|rsp_demux_001|src1_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|i_read_nxt~0 , dircc_system|node_1|processing|cpu|cpu|i_read_nxt~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|i_read , dircc_system|node_1|processing|cpu|cpu|i_read, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0 , dircc_system|node_1|processing|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1 , dircc_system|node_1|processing|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~DUPLICATE , dircc_system|node_1|processing|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_demux_001|src1_valid , dircc_system|node_1|processing|mm_interconnect_0|cmd_demux_001|src1_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|arb|grant[1]~1 , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|arb|grant[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|saved_grant[1]~DUPLICATE , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_008|saved_grant[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem[1][75] , dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem[1][75], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem~1 , dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE , dircc_system|node_1|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|rsp_demux_008|src1_valid~0 , dircc_system|node_1|processing|mm_interconnect_0|rsp_demux_008|src1_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|F_iw[11]~8 , dircc_system|node_1|processing|cpu|cpu|F_iw[11]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_iw[11] , dircc_system|node_1|processing|cpu|cpu|D_iw[11], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_shift_rot~0 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_shift_rot~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|D_ctrl_shift_rot~1 , dircc_system|node_1|processing|cpu|cpu|D_ctrl_shift_rot~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|R_ctrl_shift_rot~DUPLICATE , dircc_system|node_1|processing|cpu|cpu|R_ctrl_shift_rot~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|E_alu_result[2]~15 , dircc_system|node_1|processing|cpu|cpu|E_alu_result[2]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|W_alu_result[2] , dircc_system|node_1|processing|cpu|cpu|W_alu_result[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[38] , dircc_system|node_1|processing|mm_interconnect_0|cmd_mux_001|src_data[38], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[0] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_error~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_error~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_error , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_error, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~22 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~22, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[34]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[34]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[34] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[34], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|resetlatch~0 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|resetlatch~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|resetlatch , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|resetlatch, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~35 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~35, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[33] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[33], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[31] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~34 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~34, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[32]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[32]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[32] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[32], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[30] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[30] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~32 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~32, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~33 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~33, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[31]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[31] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[31], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[29] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[29], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~30 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~30, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[30]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[30] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[30] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[30], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[27] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[27] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~27 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~27, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[28] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[28], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[26] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~26 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~26, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[27] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[27], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[25]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[25] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~24 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~24, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[26] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[26], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~19 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~19, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[25] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[25], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[23]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[23] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~43 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~43, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[24] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[24], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[22] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~45 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~45, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[23] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[23] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[23], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[20] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[20] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[20], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~36 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~36, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[21] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[21] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[21]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[21] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[21], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~41 , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~41, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[22] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[22] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[22], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|resetrequest~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|resetrequest~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|resetrequest , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|resetrequest, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller_001|merged_reset~0 , dircc_system|node_1|processing|rst_controller_001|merged_reset~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , dircc_system|node_1|processing|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , dircc_system|node_1|processing|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , dircc_system|node_1|processing|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|comb~0 , dircc_system|node_1|processing|fifo_out|comb~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|_~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|_~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|parity7 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|parity7, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[3]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[3]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[1]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[0]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[0]~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[1]~13 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[1]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[2]~9 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[2]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[3]~5 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[3]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|llreq , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|llreq, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|_~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_one~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_one~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_one , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_one, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|valid_rreq~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|valid_rreq~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~DUPLICATE , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|empty_q[0]~feeder , dircc_system|node_1|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|empty_q[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|empty_q[0] , dircc_system|node_1|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|empty_q[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][2]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][2]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][2]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~4 , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|packet_in_progress , dircc_system|node_1|routing|input_mux|packet_in_progress, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|packet_in_progress~0 , dircc_system|node_1|routing|input_mux|packet_in_progress~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|select[2]~0 , dircc_system|node_1|routing|input_mux|select[2]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|select[2] , dircc_system|node_1|routing|input_mux|select[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|always1~0 , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|always1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|mem_rd_addr[0]~0 , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|mem_rd_addr[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|rd_addr[0] , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|rd_addr[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|mem_rd_addr[1]~1 , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|mem_rd_addr[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|rd_addr[1] , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|rd_addr[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|mem_rd_addr[2]~2 , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|mem_rd_addr[2]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|rd_addr[2] , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|rd_addr[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|full~0 , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|full~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|full~1 , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|full~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|full , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|full, DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|Add2~0 , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|Add2~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|rdreq~0 , dircc_system|node_1|processing|fifo_out|rdreq~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[2]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[2]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[3]~feeder , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor2 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[0]~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[1]~13 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[1]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[2]~9 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[2]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[2] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita3 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[3]~5 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[3]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[3] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|llreq , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|llreq, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[1] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[0] , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|_~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_one~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_one~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_one , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_one, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty~0 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty~1 , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty , dircc_system|node_1|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|rdreq~1 , dircc_system|node_1|processing|fifo_out|rdreq~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|fifo_out|avalonst_source_valid , dircc_system|node_1|processing|fifo_out|avalonst_source_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|always1~1 , dircc_system|node_1|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|always1~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[13]~feeder , dircc_system|node_1|routing|input_mux|outpipe|out_payload[13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[13]~DUPLICATE , dircc_system|node_1|routing|input_mux|outpipe|out_payload[13]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[16]~DUPLICATE , dircc_system|node_1|routing|input_mux|outpipe|out_payload[16]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|always1~2 , dircc_system|node_1|routing|router|always1~2, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[9]~DUPLICATE , dircc_system|node_1|routing|input_mux|outpipe|out_payload[9]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|always1~1 , dircc_system|node_1|routing|router|always1~1, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|input_mux|outpipe|out_payload[6]~DUPLICATE , dircc_system|node_1|routing|input_mux|outpipe|out_payload[6]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|always1~0 , dircc_system|node_1|routing|router|always1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|always1~3 , dircc_system|node_1|routing|router|always1~3, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|payload_channel[0] , dircc_system|node_1|routing|router|payload_channel[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|router|out_channel[0] , dircc_system|node_1|routing|router|out_channel[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|inpipe|out_payload[36] , dircc_system|node_1|routing|output_demux|inpipe|out_payload[36], DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_valid~0 , dircc_system|node_1|routing|output_demux|outpipe4|out_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_1|routing|output_demux|outpipe4|out_valid , dircc_system|node_1|routing|output_demux|outpipe4|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|next_full~0 , dircc_system|node_0|routing|input_fifo_east|next_full~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|next_full~1 , dircc_system|node_0|routing|input_fifo_east|next_full~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|next_full~2 , dircc_system|node_0|routing|input_fifo_east|next_full~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|full , dircc_system|node_0|routing|input_fifo_east|full, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|write , dircc_system|node_0|routing|input_fifo_east|write, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[8] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[8]~feeder , dircc_system|node_0|routing|router|in_payload[8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[8] , dircc_system|node_0|routing|router|in_payload[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[4] , dircc_system|node_0|routing|router|out_data[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[8]~DUPLICATE , dircc_system|node_0|routing|output_demux|inpipe|out_payload[8]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[8]~feeder , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[8] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][4] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][4]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][4] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][4] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][4] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][4]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][4] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][4] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][4]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][4] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][4] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][4]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][4] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][4] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][4]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][4] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][4] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][4]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][4] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][4]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][4] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][4]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][4] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][4] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[4] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[28]~28 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[28]~28, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w28_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w28_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w28_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w28_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w28_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w28_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w28_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w28_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w28_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w28_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[28] , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte3_data[4] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte3_data[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[28]~18 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[28]~18, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[28]~28 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[28]~28, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[28] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[28]~6 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[28]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[10]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|d_writedata[10]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][18] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][18] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][18]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][18] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][18] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][18] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][18]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][18] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][18]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][18] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][18] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][18] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][18]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][18] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][18] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][18] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][18] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][18] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][18] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][18] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[18] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[7]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[7] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[7]~feeder , dircc_system|node_0|routing|router|in_payload[7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[7] , dircc_system|node_0|routing|router|in_payload[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[3]~feeder , dircc_system|node_0|routing|router|out_data[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[3] , dircc_system|node_0|routing|router|out_data[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[7] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[7]~feeder , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[7] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][3]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][3]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][3]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][3]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][3]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xraddr[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][3]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[27]~27 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[27]~27, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w27_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w27_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w27_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w27_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w27_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w27_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w27_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w27_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w27_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w27_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[27] , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte3_data[3]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|av_ld_byte3_data[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[27]~30 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[27]~30, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[27]~27 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[27]~27, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[27] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[27]~8 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[27]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[22] , dircc_system|node_0|processing|cpu|cpu|d_writedata[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][14]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][14] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][14]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][14] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][14]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][14] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][14] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][14] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][14]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][14] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][14] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][14] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][14]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][14] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][14]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][14] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][14] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][14] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][14]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][14] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][14] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][14] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][14] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[14] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[6]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[6] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[6]~feeder , dircc_system|node_0|routing|router|in_payload[6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[6] , dircc_system|node_0|routing|router|in_payload[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[2] , dircc_system|node_0|routing|router|out_data[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[6]~feeder , dircc_system|node_0|routing|output_demux|inpipe|out_payload[6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[6] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[6] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][2]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][2]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][2]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][2]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][2]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][2]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][2]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[26]~26 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[26]~26, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[26] , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte3_data[2] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte3_data[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[26]~26 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[26]~26, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[26] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[26]~20 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[26]~20, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[26]~26 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[26]~26, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[26] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[26]~10 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[26]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[25] , dircc_system|node_0|processing|cpu|cpu|E_src1[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[25] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[21]~21 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[21]~21, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[21] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[22]~22 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[22]~22, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[22] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[23]~23 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[23]~23, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[23] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[24]~24 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[24]~24, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[24]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[24]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[25]~25 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[25]~25, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[25]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[25]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[25]~29 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[25]~29, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[25]~25 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[25]~25, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[25] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[25]~12 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[25]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[21]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|d_writedata[21]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][13] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][13] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][13] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][13] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[21] , dircc_system|node_0|processing|cpu|cpu|d_writedata[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][13] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][13] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][13] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][13] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][13]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][13] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][13] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][13] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][13] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][13] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][13] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][13] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][13] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[13] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[4]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[4] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[4] , dircc_system|node_0|routing|router|in_payload[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[0]~feeder , dircc_system|node_0|routing|router|out_data[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[0] , dircc_system|node_0|routing|router|out_data[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[4] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[4]~feeder , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[4] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w24_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w24_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w24_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w24_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w24_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w24_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w24_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w24_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w24_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w24_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[24] , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte3_data[0] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte3_data[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[24] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[24]~19 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[24]~19, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[24]~24 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[24]~24, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[24] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[24]~14 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[24]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_hi[7]~4 , dircc_system|node_0|processing|cpu|cpu|R_src2_hi[7]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[23] , dircc_system|node_0|processing|cpu|cpu|E_src2[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[23]~17 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[23]~17, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[23]~23 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[23]~23, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[23] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[7]~24 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[7]~24, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[19]~feeder , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[19] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][15] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][15] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][15]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][15] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][15] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][15] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][15]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][15] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][15]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][15] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][15] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][15] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][15]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][15] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][15] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][15]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][15] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][15] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][15] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][15] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][15] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w15_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[15] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~3 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[7]~25 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[7]~25, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w23_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w23_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w23_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w23_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w23_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w23_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w23_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w23_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w23_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w23_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[7]~26 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[7]~26, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data[7] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[23]~16 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[23]~16, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[20] , dircc_system|node_0|processing|cpu|cpu|d_writedata[20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][12] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][12]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][12] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][12]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][12] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][12] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][12]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][12] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][12]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][12] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][12]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][12] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][12] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][12]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][12] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][12] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][12] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][12] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][12]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][12] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][12]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][12] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][12]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][12] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][12] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[12] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[28]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[28]~DUPLICATE , dircc_system|node_0|routing|input_mux|outpipe|out_payload[28]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[30] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|always1~6 , dircc_system|node_0|routing|router|always1~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[29]~DUPLICATE , dircc_system|node_0|routing|input_mux|outpipe|out_payload[29]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[24]~DUPLICATE , dircc_system|node_0|routing|input_mux|outpipe|out_payload[24]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[32]~DUPLICATE , dircc_system|node_0|routing|input_mux|outpipe|out_payload[32]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[25]~DUPLICATE , dircc_system|node_0|routing|input_mux|outpipe|out_payload[25]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[20]~DUPLICATE , dircc_system|node_0|routing|input_mux|outpipe|out_payload[20]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[23]~DUPLICATE , dircc_system|node_0|routing|input_mux|outpipe|out_payload[23]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|always1~4 , dircc_system|node_0|routing|router|always1~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|always1~5 , dircc_system|node_0|routing|router|always1~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[17]~DUPLICATE , dircc_system|node_0|routing|input_mux|outpipe|out_payload[17]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[14]~DUPLICATE , dircc_system|node_0|routing|input_mux|outpipe|out_payload[14]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[5]~DUPLICATE , dircc_system|node_0|routing|input_mux|outpipe|out_payload[5]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|always1~1 , dircc_system|node_0|routing|router|always1~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[19]~DUPLICATE , dircc_system|node_0|routing|input_mux|outpipe|out_payload[19]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[13]~DUPLICATE , dircc_system|node_0|routing|input_mux|outpipe|out_payload[13]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[9]~DUPLICATE , dircc_system|node_0|routing|input_mux|outpipe|out_payload[9]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|always1~2 , dircc_system|node_0|routing|router|always1~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|always1~3 , dircc_system|node_0|routing|router|always1~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[16]~DUPLICATE , dircc_system|node_0|routing|input_mux|outpipe|out_payload[16]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|always1~0 , dircc_system|node_0|routing|router|always1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|decision[1]~1 , dircc_system|node_0|routing|router|decision[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|decision[1]~2 , dircc_system|node_0|routing|router|decision[1]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|payload_channel[0]~0 , dircc_system|node_0|routing|router|payload_channel[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|payload_channel[1] , dircc_system|node_0|routing|router|payload_channel[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_channel[1] , dircc_system|node_0|routing|router|out_channel[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[37] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[37], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|always1~0 , dircc_system|node_0|routing|output_demux|outpipe0|always1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[10] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][6] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][6] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][6] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][6] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][6]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][6] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][6]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][6] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][6]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][6] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][6] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][6]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][6] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][6]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][6] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][6] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][6] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][6] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][6]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][6] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][6]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][6] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][6]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][6] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[6] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[30]~29 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[30]~29, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w30_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w30_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w30_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w30_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w30_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w30_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w30_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w30_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w30_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w30_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[30] , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte3_data[6] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte3_data[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[18]~feeder , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[18] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][14] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][14] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][14]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][14] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][14] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][14]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][14] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][14] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][14] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][14] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][14] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][14]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][14] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][14] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][14] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][14] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][14]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][14] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][14] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][14] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w14_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[14] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[22]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[22] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[6]~22 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[6]~22, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[6]~23 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[6]~23, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data[6]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data[6]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[22]~25 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[22]~25, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[22]~22 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[22]~22, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[22] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[22]~17 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[22]~17, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[21] , dircc_system|node_0|processing|cpu|cpu|E_src1[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[21]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|E_src2[21]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[21]~16 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[21]~16, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[21]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[21]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[21]~21 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[21]~21, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[21] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[21]~19 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[21]~19, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[19] , dircc_system|node_0|processing|cpu|cpu|E_src1[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[19] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[20]~20 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[20]~20, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[20] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[20]~26 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[20]~26, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[20]~20 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[20]~20, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[20] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[16] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][12] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][12] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][12] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][12]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][12] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][12]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][12] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][12] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][12] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][12] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][12] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][12]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][12] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][12]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][12] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][12] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][12]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][12] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][12]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][12] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][12]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][12] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][12] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w12_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[12] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w20_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w20_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w20_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w20_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w20_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w20_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w20_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w20_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w20_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w20_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[4]~17 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[4]~17, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[4]~18 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[4]~18, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data[4]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data[4]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[20]~21 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[20]~21, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[18] , dircc_system|node_0|processing|cpu|cpu|E_src1[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[18] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[19]~18 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[19]~18, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[19]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[19]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[19]~22 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[19]~22, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[19]~19 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[19]~19, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[19] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[19]~23 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[19]~23, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[19] , dircc_system|node_0|processing|cpu|cpu|d_writedata[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][11] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][11] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][11] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][11]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][11] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][11] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][11] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][11] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][11] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][11] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][11] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][11]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][11] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][11] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][11]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][11] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][11] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][11]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][11] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][11] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[11] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[14]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[14] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[14] , dircc_system|node_0|routing|router|in_payload[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[10]~feeder , dircc_system|node_0|routing|router|out_data[10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[10] , dircc_system|node_0|routing|router|out_data[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[14] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[14] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][10] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][10]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][10] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][10] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][10] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][10] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][10] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][10] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][10] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][10]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][10] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][10]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][10] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][10] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][10] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][10]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][10] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][10] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][10] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][10] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[10] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~4 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[2]~12 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[2]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[2]~11 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[2]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w18_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w18_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w18_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w18_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w18_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w18_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w18_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w18_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w18_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w18_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[2]~13 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[2]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data[2] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[18] , dircc_system|node_0|processing|cpu|cpu|E_src2[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[18]~23 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[18]~23, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[18]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[18]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[18]~18 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[18]~18, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[18] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[18]~24 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[18]~24, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[18] , dircc_system|node_0|processing|cpu|cpu|d_writedata[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][10] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][10] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][10] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][10] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][10]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][10] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][10] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][10] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][10] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][10]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][10] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][10] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][10] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][10]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][10] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][10] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][10]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][10] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][10] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][10] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w10_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[10] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[5]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[5] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[5] , dircc_system|node_0|routing|router|in_payload[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[1]~feeder , dircc_system|node_0|routing|router|out_data[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[1] , dircc_system|node_0|routing|router|out_data[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[5] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[5] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][1]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][1]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][1]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][1]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[25]~25 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[25]~25, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w25_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w25_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w25_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w25_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w25_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w25_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w25_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w25_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w25_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w25_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[25] , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte3_data[1] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte3_data[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~8 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|av_readdata[17]~4 , dircc_system|node_0|processing|jtag_uart|av_readdata[17]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[13] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][9] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][9]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][9] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][9]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][9] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][9] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][9] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][9] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][9] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][9] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][9]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][9] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][9] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][9]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][9] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][9] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][9] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][9] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][9] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][9] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[9] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~9 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w17_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w17_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w17_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w17_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w17_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w17_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w17_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w17_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w17_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w17_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~10 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[1]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data[1] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[17]~25 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[17]~25, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[17] , dircc_system|node_0|processing|cpu|cpu|d_writedata[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][9]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][9] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][9]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][9] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][9]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][9] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][9] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][9] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][9] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][9] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][9] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][9]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][9] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][9]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][9] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][9] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][9] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][9] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][9]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][9] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][9] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][9] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w9_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[9] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[12]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[12] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[12] , dircc_system|node_0|routing|router|in_payload[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[8]~feeder , dircc_system|node_0|routing|router|out_data[8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[8] , dircc_system|node_0|routing|router|out_data[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[12] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[12] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][8] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][8] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][8] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][8] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][8] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][8] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][8] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][8] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][8] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][8]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][8] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][8] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][8] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][8] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][8] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][8] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][8] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[8] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|av_readdata[16]~2 , dircc_system|node_0|processing|jtag_uart|av_readdata[16]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[0]~6 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[0]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~1 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|debugaccess , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|debugaccess, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[16] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~1 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[16] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[0]~1 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w16_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w16_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w16_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w16_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w16_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w16_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w16_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w16_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w16_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w16_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[0]~7 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[0]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data[0] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[16]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|E_src2[16]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[16]~2 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[16]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[16]~2 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[16]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[16] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Equal132~0 , dircc_system|node_0|processing|cpu|cpu|Equal132~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Equal135~0 , dircc_system|node_0|processing|cpu|cpu|Equal135~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_ienable_reg_nxt~0 , dircc_system|node_0|processing|cpu|cpu|W_ienable_reg_nxt~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_ienable_reg[16] , dircc_system|node_0|processing|cpu|cpu|W_ienable_reg[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_control_rd_data[16]~0 , dircc_system|node_0|processing|cpu|cpu|E_control_rd_data[16]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_control_rd_data[16] , dircc_system|node_0|processing|cpu|cpu|W_control_rd_data[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[16]~26 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[16]~26, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src1[15]~5 , dircc_system|node_0|processing|cpu|cpu|R_src1[15]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[15] , dircc_system|node_0|processing|cpu|cpu|E_src1[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[15]~3 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[15]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[15]~3 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[15]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[15] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[15]~1 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[15]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src1[14]~2 , dircc_system|node_0|processing|cpu|cpu|R_src1[14]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[14] , dircc_system|node_0|processing|cpu|cpu|E_src1[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[14]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[14]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[14]~0 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[14]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[14]~0 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[14]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[14]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|W_alu_result[14]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[7]~0 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[7]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|woverflow~0 , dircc_system|node_0|processing|jtag_uart|woverflow~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|woverflow , dircc_system|node_0|processing|jtag_uart|woverflow, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[14]~feeder , dircc_system|node_0|processing|timer|period_h_register[14]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Equal6~2 , dircc_system|node_0|processing|timer|Equal6~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Equal6~3 , dircc_system|node_0|processing|timer|Equal6~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_wr_strobe~0 , dircc_system|node_0|processing|timer|period_l_wr_strobe~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_wr_strobe , dircc_system|node_0|processing|timer|period_h_wr_strobe, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[14] , dircc_system|node_0|processing|timer|period_h_register[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[1]~1 , dircc_system|node_0|processing|timer|period_h_register[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[1] , dircc_system|node_0|processing|timer|period_h_register[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|force_reload~0 , dircc_system|node_0|processing|timer|force_reload~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|force_reload , dircc_system|node_0|processing|timer|force_reload, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[1]~1 , dircc_system|node_0|processing|timer|period_l_register[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_wr_strobe , dircc_system|node_0|processing|timer|period_l_wr_strobe, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[1] , dircc_system|node_0|processing|timer|period_l_register[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[0]~0 , dircc_system|node_0|processing|timer|period_l_register[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[0] , dircc_system|node_0|processing|timer|period_l_register[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~65 , dircc_system|node_0|processing|timer|Add0~65, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter~4 , dircc_system|node_0|processing|timer|internal_counter~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Equal6~0 , dircc_system|node_0|processing|timer|Equal6~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|control_wr_strobe , dircc_system|node_0|processing|timer|control_wr_strobe, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|control_register[1] , dircc_system|node_0|processing|timer|control_register[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_is_running~0 , dircc_system|node_0|processing|timer|counter_is_running~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_is_running~1 , dircc_system|node_0|processing|timer|counter_is_running~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_is_running~DUPLICATE , dircc_system|node_0|processing|timer|counter_is_running~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|always0~1 , dircc_system|node_0|processing|timer|always0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[0]~DUPLICATE , dircc_system|node_0|processing|timer|internal_counter[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~21 , dircc_system|node_0|processing|timer|Add0~21, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter~1 , dircc_system|node_0|processing|timer|internal_counter~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[1] , dircc_system|node_0|processing|timer|internal_counter[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[5]~8 , dircc_system|node_0|processing|timer|period_l_register[5]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[5] , dircc_system|node_0|processing|timer|period_l_register[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[4]~6 , dircc_system|node_0|processing|timer|period_l_register[4]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[4] , dircc_system|node_0|processing|timer|period_l_register[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[2]~5 , dircc_system|node_0|processing|timer|period_l_register[2]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[2] , dircc_system|node_0|processing|timer|period_l_register[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~77 , dircc_system|node_0|processing|timer|Add0~77, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter~6 , dircc_system|node_0|processing|timer|internal_counter~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[2]~DUPLICATE , dircc_system|node_0|processing|timer|internal_counter[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~45 , dircc_system|node_0|processing|timer|Add0~45, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[3]~3 , dircc_system|node_0|processing|timer|period_l_register[3]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[3] , dircc_system|node_0|processing|timer|period_l_register[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter~3 , dircc_system|node_0|processing|timer|internal_counter~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[3] , dircc_system|node_0|processing|timer|internal_counter[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~89 , dircc_system|node_0|processing|timer|Add0~89, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter~7 , dircc_system|node_0|processing|timer|internal_counter~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[4] , dircc_system|node_0|processing|timer|internal_counter[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~121 , dircc_system|node_0|processing|timer|Add0~121, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter~10 , dircc_system|node_0|processing|timer|internal_counter~10, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[5] , dircc_system|node_0|processing|timer|internal_counter[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~13 , dircc_system|node_0|processing|timer|Add0~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[6] , dircc_system|node_0|processing|timer|period_l_register[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[6] , dircc_system|node_0|processing|timer|internal_counter[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[0]~0 , dircc_system|node_0|processing|timer|period_h_register[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[0] , dircc_system|node_0|processing|timer|period_h_register[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[16] , dircc_system|node_0|processing|timer|internal_counter[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[11]~7 , dircc_system|node_0|processing|timer|period_l_register[11]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[11] , dircc_system|node_0|processing|timer|period_l_register[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[10]~2 , dircc_system|node_0|processing|timer|period_l_register[10]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[10] , dircc_system|node_0|processing|timer|period_l_register[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[8]~4 , dircc_system|node_0|processing|timer|period_l_register[8]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[8] , dircc_system|node_0|processing|timer|period_l_register[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~37 , dircc_system|node_0|processing|timer|Add0~37, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[7]~DUPLICATE , dircc_system|node_0|processing|timer|period_l_register[7]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[7] , dircc_system|node_0|processing|timer|internal_counter[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~73 , dircc_system|node_0|processing|timer|Add0~73, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter~5 , dircc_system|node_0|processing|timer|internal_counter~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[8] , dircc_system|node_0|processing|timer|internal_counter[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~9 , dircc_system|node_0|processing|timer|Add0~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[9] , dircc_system|node_0|processing|timer|period_l_register[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[9] , dircc_system|node_0|processing|timer|internal_counter[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~41 , dircc_system|node_0|processing|timer|Add0~41, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter~2 , dircc_system|node_0|processing|timer|internal_counter~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[10] , dircc_system|node_0|processing|timer|internal_counter[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~101 , dircc_system|node_0|processing|timer|Add0~101, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter~9 , dircc_system|node_0|processing|timer|internal_counter~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[11] , dircc_system|node_0|processing|timer|internal_counter[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~117 , dircc_system|node_0|processing|timer|Add0~117, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[12]~feeder , dircc_system|node_0|processing|timer|period_l_register[12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[12] , dircc_system|node_0|processing|timer|period_l_register[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[12] , dircc_system|node_0|processing|timer|internal_counter[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~85 , dircc_system|node_0|processing|timer|Add0~85, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[13] , dircc_system|node_0|processing|timer|period_l_register[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[13] , dircc_system|node_0|processing|timer|internal_counter[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~93 , dircc_system|node_0|processing|timer|Add0~93, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[14]~DUPLICATE , dircc_system|node_0|processing|timer|period_l_register[14]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[14] , dircc_system|node_0|processing|timer|internal_counter[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~53 , dircc_system|node_0|processing|timer|Add0~53, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[15] , dircc_system|node_0|processing|timer|period_l_register[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[15] , dircc_system|node_0|processing|timer|internal_counter[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~17 , dircc_system|node_0|processing|timer|Add0~17, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter~0 , dircc_system|node_0|processing|timer|internal_counter~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[16]~DUPLICATE , dircc_system|node_0|processing|timer|internal_counter[16]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[11] , dircc_system|node_0|processing|timer|period_h_register[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[27] , dircc_system|node_0|processing|timer|internal_counter[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Equal0~0 , dircc_system|node_0|processing|timer|Equal0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~29 , dircc_system|node_0|processing|timer|Add0~29, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~109 , dircc_system|node_0|processing|timer|Add0~109, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[15] , dircc_system|node_0|processing|timer|period_h_register[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[31] , dircc_system|node_0|processing|timer|internal_counter[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[13]~feeder , dircc_system|node_0|processing|timer|period_h_register[13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[13] , dircc_system|node_0|processing|timer|period_h_register[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[29] , dircc_system|node_0|processing|timer|internal_counter[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[13]~DUPLICATE , dircc_system|node_0|processing|timer|internal_counter[13]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Equal0~4 , dircc_system|node_0|processing|timer|Equal0~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[12]~DUPLICATE , dircc_system|node_0|processing|timer|internal_counter[12]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Equal0~5 , dircc_system|node_0|processing|timer|Equal0~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[2] , dircc_system|node_0|processing|timer|internal_counter[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[0] , dircc_system|node_0|processing|timer|internal_counter[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Equal0~2 , dircc_system|node_0|processing|timer|Equal0~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Equal0~3 , dircc_system|node_0|processing|timer|Equal0~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Equal0~6 , dircc_system|node_0|processing|timer|Equal0~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[10]~DUPLICATE , dircc_system|node_0|processing|timer|internal_counter[10]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Equal0~1 , dircc_system|node_0|processing|timer|Equal0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Equal0~7 , dircc_system|node_0|processing|timer|Equal0~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|always0~0 , dircc_system|node_0|processing|timer|always0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~97 , dircc_system|node_0|processing|timer|Add0~97, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter~8 , dircc_system|node_0|processing|timer|internal_counter~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[17] , dircc_system|node_0|processing|timer|internal_counter[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~113 , dircc_system|node_0|processing|timer|Add0~113, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[2] , dircc_system|node_0|processing|timer|period_h_register[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[18] , dircc_system|node_0|processing|timer|internal_counter[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~49 , dircc_system|node_0|processing|timer|Add0~49, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[3] , dircc_system|node_0|processing|timer|period_h_register[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[19] , dircc_system|node_0|processing|timer|internal_counter[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~81 , dircc_system|node_0|processing|timer|Add0~81, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[4] , dircc_system|node_0|processing|timer|period_h_register[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[20] , dircc_system|node_0|processing|timer|internal_counter[20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~57 , dircc_system|node_0|processing|timer|Add0~57, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[5]~feeder , dircc_system|node_0|processing|timer|period_h_register[5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[5]~DUPLICATE , dircc_system|node_0|processing|timer|period_h_register[5]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[21]~DUPLICATE , dircc_system|node_0|processing|timer|internal_counter[21]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~33 , dircc_system|node_0|processing|timer|Add0~33, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[6] , dircc_system|node_0|processing|timer|period_h_register[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[22] , dircc_system|node_0|processing|timer|internal_counter[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~125 , dircc_system|node_0|processing|timer|Add0~125, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[7] , dircc_system|node_0|processing|timer|period_h_register[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[23] , dircc_system|node_0|processing|timer|internal_counter[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~61 , dircc_system|node_0|processing|timer|Add0~61, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[8] , dircc_system|node_0|processing|timer|period_h_register[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[24]~DUPLICATE , dircc_system|node_0|processing|timer|internal_counter[24]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~1 , dircc_system|node_0|processing|timer|Add0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[9] , dircc_system|node_0|processing|timer|period_h_register[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[25]~DUPLICATE , dircc_system|node_0|processing|timer|internal_counter[25]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~69 , dircc_system|node_0|processing|timer|Add0~69, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[10]~feeder , dircc_system|node_0|processing|timer|period_h_register[10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[10] , dircc_system|node_0|processing|timer|period_h_register[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[26] , dircc_system|node_0|processing|timer|internal_counter[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~5 , dircc_system|node_0|processing|timer|Add0~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[27]~DUPLICATE , dircc_system|node_0|processing|timer|internal_counter[27]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~25 , dircc_system|node_0|processing|timer|Add0~25, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[12]~feeder , dircc_system|node_0|processing|timer|period_h_register[12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[12] , dircc_system|node_0|processing|timer|period_h_register[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[28] , dircc_system|node_0|processing|timer|internal_counter[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Add0~105 , dircc_system|node_0|processing|timer|Add0~105, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[29]~DUPLICATE , dircc_system|node_0|processing|timer|internal_counter[29]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[30] , dircc_system|node_0|processing|timer|internal_counter[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|snap_strobe~0 , dircc_system|node_0|processing|timer|snap_strobe~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[30] , dircc_system|node_0|processing|timer|counter_snapshot[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[14] , dircc_system|node_0|processing|timer|counter_snapshot[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[14] , dircc_system|node_0|processing|timer|period_l_register[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|read_mux_out[14]~6 , dircc_system|node_0|processing|timer|read_mux_out[14]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|readdata[14] , dircc_system|node_0|processing|timer|readdata[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[14] , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[6]~23 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[6]~23, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[26] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[26] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][22] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][22] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][22]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][22] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][22] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][22]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][22] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][22] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][22] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][22] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][22] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][22]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][22] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][22]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][22] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][22] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][22] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][22]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][22] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][22]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][22] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][22] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w22_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[22] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[6]~24 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[6]~24, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data[6] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[6]~22 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[6]~22, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w14_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w14_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w14_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w14_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w14_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w14_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w14_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w14_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w14_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w14_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[6]~25 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[6]~25, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte0_data[2]~0 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte0_data[2]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_en~0 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_en~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data[6] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[14]~3 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[14]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[16]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|d_writedata[16]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][8]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][8] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][8] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][8] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][8] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][8]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][8] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][8]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][8] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][8] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][8]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][8] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][8] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][8] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][8] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][8]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][8] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][8]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][8] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][8]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][8] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][8] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][8] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w8_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[8] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[17]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[17] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[17] , dircc_system|node_0|routing|router|in_payload[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[13]~feeder , dircc_system|node_0|routing|router|out_data[13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[13] , dircc_system|node_0|routing|router|out_data[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[17] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[17] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][13]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][13] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][13]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][13] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][13] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][13] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][13] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][13]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][13] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][13] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][13]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][13] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][13] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][13]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][13] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][13] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][13] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][13]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][13] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][13]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][13] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][13]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][13] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][13] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w13_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[13] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[5]~20 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[5]~20, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[5]~19 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[5]~19, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w21_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w21_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w21_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w21_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w21_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w21_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w21_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w21_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w21_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w21_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[5]~21 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[5]~21, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data[5] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[25] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][21] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][21]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][21] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][21]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][21] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][21] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][21] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][21]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][21] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][21]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][21] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][21] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][21] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][21]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][21] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][21] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][21]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][21] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][21]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][21] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][21]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][21] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][21] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][21]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][21] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w21_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[21] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0 , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[29] , dircc_system|node_0|processing|timer|counter_snapshot[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[13] , dircc_system|node_0|processing|timer|counter_snapshot[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|read_mux_out[13]~10 , dircc_system|node_0|processing|timer|read_mux_out[13]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|readdata[13] , dircc_system|node_0|processing|timer|readdata[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[13] , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[5]~19 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[5]~19, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w13_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w13_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w13_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w13_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w13_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w13_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w13_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w13_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w13_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w13_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[5]~20 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[5]~20, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[5]~21 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[5]~21, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data[5] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[13]~5 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[13]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_st_data[31]~8 , dircc_system|node_0|processing|cpu|cpu|E_st_data[31]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[31] , dircc_system|node_0|processing|cpu|cpu|d_writedata[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][7] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][7] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][7] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][7] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][7] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][7]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][7] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][7] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][7] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][7] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][7] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][7] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][7] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][7] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][7]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][7] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][7] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][7] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w7_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[7] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[24]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[24] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[24]~feeder , dircc_system|node_0|routing|router|in_payload[24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[24] , dircc_system|node_0|routing|router|in_payload[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[20] , dircc_system|node_0|routing|router|out_data[20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[24] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[24] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][20] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][20] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][20]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][20] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][20] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][20] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][20] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][20] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][20] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][20] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][20] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][20] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][20] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][20] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][20]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][20] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][20] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][20] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w20_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[20] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[28] , dircc_system|node_0|processing|timer|counter_snapshot[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[12]~feeder , dircc_system|node_0|processing|timer|counter_snapshot[12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[12] , dircc_system|node_0|processing|timer|counter_snapshot[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|read_mux_out[12]~14 , dircc_system|node_0|processing|timer|read_mux_out[12]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|readdata[12] , dircc_system|node_0|processing|timer|readdata[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[12] , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[4]~16 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[4]~16, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[4]~17 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[4]~17, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data[4] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[4]~15 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[4]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w12_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w12_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w12_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w12_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w12_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w12_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w12_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w12_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w12_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w12_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[4]~18 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[4]~18, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data[4] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[12]~7 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[12]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_st_data[30]~7 , dircc_system|node_0|processing|cpu|cpu|E_st_data[30]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[30] , dircc_system|node_0|processing|cpu|cpu|d_writedata[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][6] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][6] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][6] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][6]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][6] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][6]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][6] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][6] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][6] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][6] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][6]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][6] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][6]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][6] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][6]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][6] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][6] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][6]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][6] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][6] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][6]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][6] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][6] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w6_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[6] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[15]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[15] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[15]~feeder , dircc_system|node_0|routing|router|in_payload[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[15] , dircc_system|node_0|routing|router|in_payload[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[11]~feeder , dircc_system|node_0|routing|router|out_data[11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[11] , dircc_system|node_0|routing|router|out_data[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[15] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[15] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][11] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][11]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][11] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][11]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][11] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][11] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][11]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][11] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][11]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][11] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][11]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][11] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][11] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][11]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][11] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][11]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][11] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][11]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][11] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][11] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][11]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][11] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][11] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][11] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][11] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w11_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[11] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|av_readdata[19]~11 , dircc_system|node_0|processing|jtag_uart|av_readdata[19]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[3]~15 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[3]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte3_data[3] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte3_data[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[3]~14 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[3]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w19_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w19_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w19_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w19_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w19_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w19_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w19_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w19_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w19_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w19_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[3]~16 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data_nxt[3]~16, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data[3] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte2_data[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[23]~DUPLICATE , dircc_system|node_0|routing|output_demux|inpipe|out_payload[23]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[23]~feeder , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[23] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][19] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][19]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][19] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][19]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][19] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][19] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][19]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][19] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][19] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][19] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][19] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][19] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][19]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][19] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][19] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][19]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][19] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][19] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][19]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][19] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][19]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][19] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][19] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w19_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[19] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[27] , dircc_system|node_0|processing|timer|counter_snapshot[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[11]~10 , dircc_system|node_0|processing|timer|counter_snapshot[11]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[11] , dircc_system|node_0|processing|timer|counter_snapshot[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|read_mux_out[11]~18 , dircc_system|node_0|processing|timer|read_mux_out[11]~18, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|readdata[11] , dircc_system|node_0|processing|timer|readdata[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[11] , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[3]~12 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[3]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w11_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w11_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w11_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w11_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w11_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w11_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w11_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w11_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w11_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w11_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[3]~13 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[3]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[3]~14 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[3]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data[3] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[11]~9 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[11]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_st_data[29]~6 , dircc_system|node_0|processing|cpu|cpu|E_st_data[29]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[29] , dircc_system|node_0|processing|cpu|cpu|d_writedata[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][5] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][5]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][5] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][5] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][5]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][5] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][5] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][5] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][5]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][5] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][5] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][5]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][5] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][5] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][5] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][5]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][5] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][5] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][5] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][5]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][5] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][5] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w5_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[5] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[22]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[22] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[22] , dircc_system|node_0|routing|router|in_payload[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[18] , dircc_system|node_0|routing|router|out_data[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[22] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[22]~feeder , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[22] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][18] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][18]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][18] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][18]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][18] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][18] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][18]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][18] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][18]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][18] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][18] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][18]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][18] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][18] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][18] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][18] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][18]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][18] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][18] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][18]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][18] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][18] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][18] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w18_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[18] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write~0 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write1 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write2 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|jupdate~0 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|jupdate~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|jupdate , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|jupdate, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|jupdate1 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|jupdate1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|jupdate2 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|jupdate2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|t_pause~0 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|t_pause~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|t_pause , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|t_pause, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|ac~0 , dircc_system|node_0|processing|jtag_uart|ac~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|ac , dircc_system|node_0|processing|jtag_uart|ac, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[26] , dircc_system|node_0|processing|timer|counter_snapshot[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[10]~9 , dircc_system|node_0|processing|timer|counter_snapshot[10]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[10] , dircc_system|node_0|processing|timer|counter_snapshot[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|read_mux_out[10]~22 , dircc_system|node_0|processing|timer|read_mux_out[10]~22, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|readdata[10] , dircc_system|node_0|processing|timer|readdata[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[10] , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[2]~9 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[2]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[2]~10 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[2]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[2]~8 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[2]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[2]~11 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[2]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data[2] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[10]~11 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[10]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_st_data[28]~5 , dircc_system|node_0|processing|cpu|cpu|E_st_data[28]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[28] , dircc_system|node_0|processing|cpu|cpu|d_writedata[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][4] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][4] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][4] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][4] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][4] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][4]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][4] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][4]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][4] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][4] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][4]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][4] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][4] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][4]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][4] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][4] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][4]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][4] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][4]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][4] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][4]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][4] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][4] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w4_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[4] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[27]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[27] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[27] , dircc_system|node_0|routing|router|in_payload[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[23] , dircc_system|node_0|routing|router|out_data[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[27]~feeder , dircc_system|node_0|routing|output_demux|inpipe|out_payload[27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[27]~DUPLICATE , dircc_system|node_0|routing|output_demux|inpipe|out_payload[27]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[27] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][23]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][23] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][23] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][23]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][23] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][23] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][23]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][23] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][23]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][23] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][23] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][23] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][23] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][23] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][23] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][23]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][23] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][23] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][23]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][23] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][23]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][23]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][23] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][23] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w23_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[23] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[15] , dircc_system|node_0|processing|timer|counter_snapshot[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[31] , dircc_system|node_0|processing|timer|counter_snapshot[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|read_mux_out[15]~2 , dircc_system|node_0|processing|timer|read_mux_out[15]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|readdata[15] , dircc_system|node_0|processing|timer|readdata[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[15] , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|rvalid~0 , dircc_system|node_0|processing|jtag_uart|rvalid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|rvalid , dircc_system|node_0|processing|jtag_uart|rvalid, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[7]~27 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[7]~27, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[7]~28 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[7]~28, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[7]~26 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[7]~26, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w15_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w15_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w15_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w15_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w15_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w15_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w15_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w15_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w15_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w15_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[7]~29 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[7]~29, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data[7] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_ld_signed~0 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_ld_signed~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_ld_signed , dircc_system|node_0|processing|cpu|cpu|R_ctrl_ld_signed, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_fill_bit~0 , dircc_system|node_0|processing|cpu|cpu|av_fill_bit~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[1]~4 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[1]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|ien_AE~0 , dircc_system|node_0|processing|jtag_uart|ien_AE~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|ien_AE , dircc_system|node_0|processing|jtag_uart|ien_AE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|LessThan0~0 , dircc_system|node_0|processing|jtag_uart|LessThan0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|fifo_AE , dircc_system|node_0|processing|jtag_uart|fifo_AE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|av_readdata[9] , dircc_system|node_0|processing|jtag_uart|av_readdata[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[25] , dircc_system|node_0|processing|timer|internal_counter[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[25] , dircc_system|node_0|processing|timer|counter_snapshot[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[9] , dircc_system|node_0|processing|timer|counter_snapshot[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|read_mux_out[9]~26 , dircc_system|node_0|processing|timer|read_mux_out[9]~26, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|readdata[9] , dircc_system|node_0|processing|timer|readdata[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[9] , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[1]~5 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[1]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[21] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][17] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][17] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][17] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][17] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][17] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][17] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][17] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][17] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][17]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][17] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][17]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][17] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][17]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][17] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][17] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][17]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][17] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][17] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][17]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][17] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][17] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w17_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[17] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[1]~6 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[1]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[1]~7 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[1]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data[1] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[9]~13 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[9]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[1] , dircc_system|node_0|processing|cpu|cpu|E_src1[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[1]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[1]~24 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[1]~24, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[1]~17 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[1]~17, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[1] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|LessThan0~0 , dircc_system|node_0|processing|cpu|cpu|LessThan0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[20] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][16] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][16] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][16] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][16] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][16] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][16]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][16] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][16]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][16] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][16] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][16] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][16]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][16] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][16]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][16] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][16] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][16]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][16] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][16]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][16] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][16]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][16]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][16] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][16] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w16_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[16] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[24] , dircc_system|node_0|processing|timer|internal_counter[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[24] , dircc_system|node_0|processing|timer|counter_snapshot[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[8]~8 , dircc_system|node_0|processing|timer|counter_snapshot[8]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[8] , dircc_system|node_0|processing|timer|counter_snapshot[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|read_mux_out[8]~30 , dircc_system|node_0|processing|timer|read_mux_out[8]~30, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|readdata[8] , dircc_system|node_0|processing|timer|readdata[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[8] , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[0]~1 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[8]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[8]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[8] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[0]~2 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[0]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[0]~3 , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data_nxt[0]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data[0] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte1_data[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[8]~15 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[8]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_st_data[27]~4 , dircc_system|node_0|processing|cpu|cpu|E_st_data[27]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[27] , dircc_system|node_0|processing|cpu|cpu|d_writedata[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][3]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][3]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][3]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][3]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[35]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[35]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[35] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[35], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[35]~feeder , dircc_system|node_0|routing|router|in_payload[35]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[35] , dircc_system|node_0|routing|router|in_payload[35], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[31]~feeder , dircc_system|node_0|routing|router|out_data[31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[31] , dircc_system|node_0|routing|router|out_data[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[35]~feeder , dircc_system|node_0|routing|output_demux|inpipe|out_payload[35]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[35] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[35], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[35]~feeder , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[35]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[35] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[35], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][31] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][31]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][31] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][31] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][31]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][31] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][31]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][31] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][31]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][31] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][31] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][31] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][31]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][31] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][31]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][31] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][31]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][31] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][31] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][31]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][31] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][31]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][31] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][31] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][31]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][31] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w31_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[31] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[23] , dircc_system|node_0|processing|timer|counter_snapshot[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[7] , dircc_system|node_0|processing|timer|counter_snapshot[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[7] , dircc_system|node_0|processing|timer|period_l_register[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|read_mux_out[7]~34 , dircc_system|node_0|processing|timer|read_mux_out[7]~34, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|readdata[7] , dircc_system|node_0|processing|timer|readdata[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[7] , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|av_readdata[7]~10 , dircc_system|node_0|processing|jtag_uart|av_readdata[7]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[7]~23 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[7]~23, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[7]~24 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[7]~24, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w7_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w7_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w7_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w7_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w7_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w7_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w7_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w7_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w7_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w7_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[7] , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte0_data[7] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte0_data[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[7]~30 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[7]~30, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_st_data[26]~3 , dircc_system|node_0|processing|cpu|cpu|E_st_data[26]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[26] , dircc_system|node_0|processing|cpu|cpu|d_writedata[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~27 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~27, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[26] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~26 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~26, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[27] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~28 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~28, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[27] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~27 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~27, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~29 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~29, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[28] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[28] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~28 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~28, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~18 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~18, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[29] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~30 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~30, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[29] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~29 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~29, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|resetlatch~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|resetlatch~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|resetlatch , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|resetlatch, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~34 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~34, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[33] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[33], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[33] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[33], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[30] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~31 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~31, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[30] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~30 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~30, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~32 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~32, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[31] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~31 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~31, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[35] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[35], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|byteenable[3] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|byteenable[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~1 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|dircc_system_node_dual_hps_node_0_processing_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[31] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[31]~33 , dircc_system|node_0|processing|cpu|cpu|F_iw[31]~33, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[31] , dircc_system|node_0|processing|cpu|cpu|D_iw[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src1[9]~11 , dircc_system|node_0|processing|cpu|cpu|R_src1[9]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[9] , dircc_system|node_0|processing|cpu|cpu|E_src1[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[9]~9 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[9]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[9]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[9]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[9]~9 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[9]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[9] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|router|Equal3~0 , dircc_system|node_0|processing|mm_interconnect_0|router|Equal3~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_agent|m0_write~0 , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_agent|m0_write~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|wait_latency_counter~1 , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|wait_latency_counter~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|wait_latency_counter[1] , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|wait_latency_counter[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|wait_latency_counter~0 , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|wait_latency_counter~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0] , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE , dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~2 , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~0 , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~1 , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg[0]~DUPLICATE , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[34]~feeder , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[34]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[34] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[34], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][30] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][30]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][30] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][30] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][30] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][30] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][30] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][30] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][30] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][30] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][30] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][30] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][30] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][30] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][30]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][30] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][30]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][30] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][30] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w30_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[30] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[6] , dircc_system|node_0|processing|timer|counter_snapshot[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[22] , dircc_system|node_0|processing|timer|counter_snapshot[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|read_mux_out[6]~38 , dircc_system|node_0|processing|timer|read_mux_out[6]~38, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|readdata[6] , dircc_system|node_0|processing|timer|readdata[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[6] , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[6]~22 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[6]~22, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w6_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w6_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w6_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w6_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w6_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w6_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w6_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w6_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w6_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w6_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[6] , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte0_data[6] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte0_data[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[6]~18 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[6]~18, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[13] , dircc_system|node_0|processing|cpu|cpu|d_writedata[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~11 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~11, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[13] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~9 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[21] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[21]~16 , dircc_system|node_0|processing|cpu|cpu|F_iw[21]~16, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[21] , dircc_system|node_0|processing|cpu|cpu|D_iw[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_hi[1]~0 , dircc_system|node_0|processing|cpu|cpu|R_src2_hi[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[17] , dircc_system|node_0|processing|cpu|cpu|E_src2[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[17]~1 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[17]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[17]~1 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[17]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[17] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2 , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|av_waitrequest~0 , dircc_system|node_0|processing|jtag_uart|av_waitrequest~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|av_waitrequest~1 , dircc_system|node_0|processing|jtag_uart|av_waitrequest~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|av_waitrequest~DUPLICATE , dircc_system|node_0|processing|jtag_uart|av_waitrequest~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|fifo_rd~1 , dircc_system|node_0|processing|jtag_uart|fifo_rd~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|t_dav , dircc_system|node_0|processing|jtag_uart|t_dav, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|tck_t_dav~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|tck_t_dav , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|tck_t_dav, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write_stalled~0 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write_stalled~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write_stalled~feeder , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write_stalled~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write_stalled , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write_stalled, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write_valid~feeder , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write_valid~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write_valid , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|write_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|t_ena~0 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|t_ena~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|t_ena~1 , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|t_ena~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|t_ena , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|t_ena, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|wr_rfifo , dircc_system|node_0|processing|jtag_uart|wr_rfifo, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|av_readdata[5]~8 , dircc_system|node_0|processing|jtag_uart|av_readdata[5]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[5]~7 , dircc_system|node_0|processing|timer|counter_snapshot[5]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[5] , dircc_system|node_0|processing|timer|counter_snapshot[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|internal_counter[21] , dircc_system|node_0|processing|timer|internal_counter[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[21] , dircc_system|node_0|processing|timer|counter_snapshot[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_h_register[5] , dircc_system|node_0|processing|timer|period_h_register[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|read_mux_out[5]~42 , dircc_system|node_0|processing|timer|read_mux_out[5]~42, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|readdata[5] , dircc_system|node_0|processing|timer|readdata[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[5] , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[5]~19 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[5]~19, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_non_empty~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_non_empty~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_one~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_one~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_one , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_one, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_non_empty~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_non_empty~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_non_empty , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_state|b_non_empty, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|rdreq_sync_i|din_s1~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|rdreq_sync_i|din_s1~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|rdreq_sync_i|din_s1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|rdreq_sync_i|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|rdreq_sync_i|dreg[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|rdreq_sync_i|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|rdreq_sync_i|dreg[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|rdreq_sync_i|dreg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|rdreq_sync_i|dreg[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|rdreq_sync_i|dreg[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_underflow_signal , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_underflow_signal, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|Equal5~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|Equal5~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|always7~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|always7~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_underflow_q~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_underflow_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_underflow_q , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_underflow_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[5]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|always4~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|always4~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|always6~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|always6~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[5] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_underflow_q , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_underflow_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[5] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_agent|m0_read~0 , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_agent|m0_read~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[5] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[5] , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_underflow_signal , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_underflow_signal, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|wait_latency_counter[0] , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|wait_latency_counter[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|wait_latency_counter~1 , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|wait_latency_counter~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|wait_latency_counter[0]~DUPLICATE , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|wait_latency_counter[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|always7~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|always7~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_underflow_q~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_underflow_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_underflow_q , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_underflow_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_underflow_q , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_underflow_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|always4~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|always4~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|always6~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|always6~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[5] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[5] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_agent|m0_read~0 , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_agent|m0_read~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[5] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[5] , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[5]~20 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[5]~20, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[33] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[33], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][29]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][29] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][29]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][29] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][29]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][29] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][29] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][29] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][29] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][29] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][29] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][29] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][29]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][29] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][29]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][29] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][29] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][29]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][29] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][29]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][29] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][29]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][29] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][29] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w29_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[29] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[5]~21 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[5]~21, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w5_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w5_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w5_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w5_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w5_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w5_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w5_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w5_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w5_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w5_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[5] , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte0_data[5] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte0_data[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[5]~20 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[5]~20, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_st_data[25]~2 , dircc_system|node_0|processing|cpu|cpu|E_st_data[25]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[25] , dircc_system|node_0|processing|cpu|cpu|d_writedata[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~26 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~26, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[25] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_access , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_access, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[25] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~25 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~25, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[30] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30]~feeder , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[30]~32 , dircc_system|node_0|processing|cpu|cpu|F_iw[30]~32, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[30] , dircc_system|node_0|processing|cpu|cpu|D_iw[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src1[6]~8 , dircc_system|node_0|processing|cpu|cpu|R_src1[6]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[6] , dircc_system|node_0|processing|cpu|cpu|E_src1[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add0~41 , dircc_system|node_0|processing|cpu|cpu|Add0~41, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src1[5]~7 , dircc_system|node_0|processing|cpu|cpu|R_src1[5]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[5] , dircc_system|node_0|processing|cpu|cpu|E_src1[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_lo[4]~2 , dircc_system|node_0|processing|cpu|cpu|R_src2_lo[4]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[4] , dircc_system|node_0|processing|cpu|cpu|E_src2[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src1[3]~6 , dircc_system|node_0|processing|cpu|cpu|R_src1[3]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[3] , dircc_system|node_0|processing|cpu|cpu|E_src1[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_lo[3]~1 , dircc_system|node_0|processing|cpu|cpu|R_src2_lo[3]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[3] , dircc_system|node_0|processing|cpu|cpu|E_src2[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src1[2]~17 , dircc_system|node_0|processing|cpu|cpu|R_src1[2]~17, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[2]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|E_src1[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~78 , dircc_system|node_0|processing|cpu|cpu|Add2~78, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~65 , dircc_system|node_0|processing|cpu|cpu|Add2~65, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~69 , dircc_system|node_0|processing|cpu|cpu|Add2~69, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~61 , dircc_system|node_0|processing|cpu|cpu|Add2~61, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~17 , dircc_system|node_0|processing|cpu|cpu|Add2~17, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~57 , dircc_system|node_0|processing|cpu|cpu|Add2~57, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~21 , dircc_system|node_0|processing|cpu|cpu|Add2~21, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~25 , dircc_system|node_0|processing|cpu|cpu|Add2~25, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~49 , dircc_system|node_0|processing|cpu|cpu|Add2~49, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[8]~11 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[8]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[8]~11 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[8]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[8] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[9]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|W_alu_result[9]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|router|always1~3 , dircc_system|node_0|processing|mm_interconnect_0|router|always1~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_translator|read_latency_shift_reg~2 , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_translator|read_latency_shift_reg~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_translator|read_latency_shift_reg~0 , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_translator|read_latency_shift_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_agent_rsp_fifo|mem_used[1] , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_agent_rsp_fifo|mem_used[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_agent_rsp_fifo|mem_used[0]~1 , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_agent_rsp_fifo|mem_used[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_agent_rsp_fifo|mem_used[0] , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_agent_rsp_fifo|mem_used[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_agent_rsp_fifo|mem_used[1]~0 , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_agent_rsp_fifo|mem_used[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_agent_rsp_fifo|mem_used[1]~DUPLICATE , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|comb~1 , dircc_system|node_0|processing|fifo_out|comb~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|empty_q[0] , dircc_system|node_0|processing|fifo_out|the_map_avalonmm_to_avalonst_other_info|empty_q[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][2]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[10]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[10] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|decision[0]~0 , dircc_system|node_0|routing|router|decision[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|payload_channel[0] , dircc_system|node_0|routing|router|payload_channel[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_channel[0] , dircc_system|node_0|routing|router|out_channel[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[36] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[36], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|rhs2_valid~0 , dircc_system|node_0|routing|output_demux|rhs2_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe2|out_valid , dircc_system|node_0|routing|output_demux|outpipe2|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe1|out_valid~feeder , dircc_system|node_0|routing|output_demux|outpipe1|out_valid~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|rhs1_valid~0 , dircc_system|node_0|routing|output_demux|rhs1_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe1|out_valid , dircc_system|node_0|routing|output_demux|outpipe1|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|Mux0~0 , dircc_system|node_0|routing|output_demux|Mux0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|in_ready , dircc_system|node_0|routing|input_mux|outpipe|in_ready, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|internal_out_ready~0 , dircc_system|node_0|routing|input_fifo_east|internal_out_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|out_valid~0 , dircc_system|node_0|routing|input_fifo_east|out_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_fifo_east|out_valid , dircc_system|node_0|routing|input_fifo_east|out_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|Mux39~0 , dircc_system|node_0|routing|input_mux|Mux39~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|packet_in_progress , dircc_system|node_0|routing|input_mux|packet_in_progress, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|packet_in_progress~0 , dircc_system|node_0|routing|input_mux|packet_in_progress~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|select[1]~0 , dircc_system|node_0|routing|input_mux|select[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|select[1] , dircc_system|node_0|routing|input_mux|select[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|always1~0 , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|always1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|mem_rd_addr[0]~1 , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|mem_rd_addr[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|rd_addr[0] , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|rd_addr[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|mem_rd_addr[2]~2 , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|mem_rd_addr[2]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|rd_addr[2] , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|rd_addr[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|full~0 , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|full~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|full , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|full, DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|full~1 , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|full~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|full~DUPLICATE , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|full~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|Add2~0 , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|Add2~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|rdreq~0 , dircc_system|node_0|processing|fifo_out|rdreq~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[2]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[2]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[3]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[1]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[1]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[1]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[0]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[0]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[0]~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[1]~13 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[1]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[2]~9 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[2]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|llreq , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|llreq, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[3]~5 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[3]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|_~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_one~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_one~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_one , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_one, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|rdreq~1 , dircc_system|node_0|processing|fifo_out|rdreq~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|avalonst_source_valid , dircc_system|node_0|processing|fifo_out|avalonst_source_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|always1~1 , dircc_system|node_0|avalon_st_adapter_001|timing_adapter_0|dircc_system_node_dual_hps_node_0_avalon_st_adapter_001_timing_adapter_0_fifo|always1~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[32]~feeder , dircc_system|node_0|routing|input_mux|outpipe|out_payload[32]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|input_mux|outpipe|out_payload[32] , dircc_system|node_0|routing|input_mux|outpipe|out_payload[32], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[32]~feeder , dircc_system|node_0|routing|router|in_payload[32]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|in_payload[32] , dircc_system|node_0|routing|router|in_payload[32], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|router|out_data[28] , dircc_system|node_0|routing|router|out_data[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[32]~feeder , dircc_system|node_0|routing|output_demux|inpipe|out_payload[32]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|inpipe|out_payload[32] , dircc_system|node_0|routing|output_demux|inpipe|out_payload[32], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[32]~feeder , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[32]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[32] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[32], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][28] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][28]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][28] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][28]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][28] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][28] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][28] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][28]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][28] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][28] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][28]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][28] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][28] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][28] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][28] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][28] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][28] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][28]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][28] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][28]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][28] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][28] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w28_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[28] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|av_readdata[4]~7 , dircc_system|node_0|processing|jtag_uart|av_readdata[4]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|wrdreq_sync_i|din_s1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|wrdreq_sync_i|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|wrdreq_sync_i|dreg[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|wrdreq_sync_i|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|wrdreq_sync_i|dreg[1]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|wrdreq_sync_i|dreg[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|wrdreq_sync_i|dreg[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|wrdreq_sync_i|dreg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|wrdreq_sync_i|dreg[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|wrdreq_sync_i|dreg[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe12a[3]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe12a[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe12a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe12a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe13a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe13a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe14a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe14a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[2]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe12a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe12a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe13a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe13a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe14a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe14a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[1]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[1]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe12a[1]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe12a[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe12a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe12a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe13a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe13a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe14a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe14a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[0]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|write_delay_cycle[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe11a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe12a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe12a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe13a[0]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe13a[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe13a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe13a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe14a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe14a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[0]~13 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[0]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdusedw|dffe9a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdusedw|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[1]~9 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[1]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdusedw|dffe9a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdusedw|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[2]~5 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[2]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdusedw|dffe9a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdusedw|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe14a[3]~DUPLICATE , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe10|dffe14a[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[3]~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[3]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdusedw|dffe9a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|dffpipe_rdusedw|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|LessThan1~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|LessThan1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_full , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_full, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|rdfull , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|rdfull, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_overflow_signal , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_overflow_signal, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_overflow_q , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_overflow_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_overflow_q~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_overflow_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_overflow_q , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_overflow_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[4] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[4] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[4] , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|read_latency_shift_reg[0] , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|read_latency_shift_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[4]~17 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[4]~17, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_overflow_signal , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_overflow_signal, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_overflow_q , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_overflow_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[4]~feeder , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[4] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_overflow_q~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_overflow_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_overflow_q , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_overflow_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux~5 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[4] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[4] , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[4]~6 , dircc_system|node_0|processing|timer|counter_snapshot[4]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[4] , dircc_system|node_0|processing|timer|counter_snapshot[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[20] , dircc_system|node_0|processing|timer|counter_snapshot[20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|read_mux_out[4]~46 , dircc_system|node_0|processing|timer|read_mux_out[4]~46, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|readdata[4] , dircc_system|node_0|processing|timer|readdata[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[4] , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[4]~16 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[4]~16, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[4]~18 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[4]~18, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w4_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w4_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w4_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w4_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w4_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w4_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w4_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w4_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w4_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w4_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[4] , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte0_data[4] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte0_data[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[4]~22 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[4]~22, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_st_data[24]~1 , dircc_system|node_0|processing|cpu|cpu|E_st_data[24]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[24] , dircc_system|node_0|processing|cpu|cpu|d_writedata[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~7 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[24] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~5 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[29] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29]~feeder , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[29]~31 , dircc_system|node_0|processing|cpu|cpu|F_iw[29]~31, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[29] , dircc_system|node_0|processing|cpu|cpu|D_iw[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src1[4]~16 , dircc_system|node_0|processing|cpu|cpu|R_src1[4]~16, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[4] , dircc_system|node_0|processing|cpu|cpu|E_src1[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[4] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[2] , dircc_system|node_0|processing|cpu|cpu|E_src1[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[2]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[3]~4 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[3]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[3] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[4]~14 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[4]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[4]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[4]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[5] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[6]~6 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[6]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[6] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[5]~5 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[5]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[5]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[5]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[5]~5 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[5]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[5]~5 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[5]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[5] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|router|always1~5 , dircc_system|node_0|processing|mm_interconnect_0|router|always1~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 , dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|read_accepted~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|read_accepted , dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|read_accepted, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|router|always1~4 , dircc_system|node_0|processing|mm_interconnect_0|router|always1~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|router|always1~0 , dircc_system|node_0|processing|mm_interconnect_0|router|always1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_agent|m0_read~0 , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_agent|m0_read~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|llreq , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|llreq, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|_~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_one~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_one~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_one , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_one, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|read_state|b_non_empty, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_demux|sink_ready~0 , dircc_system|node_0|processing|mm_interconnect_0|cmd_demux|sink_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_translator|read_latency_shift_reg~0 , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_translator|read_latency_shift_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_translator|read_latency_shift_reg[0]~feeder , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_translator|read_latency_shift_reg[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_translator|read_latency_shift_reg[0] , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_translator|read_latency_shift_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[2]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|parity6~DUPLICATE , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|parity6~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~DUPLICATE , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a0~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|_~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|parity6 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|parity6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~DUPLICATE , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a1~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a3~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a3~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[0]~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptrrg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe11a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe12a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe13a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_dgrp|dffpipe10|dffe14a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_ws_nbrp|xor0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[0]~5 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[0]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[1]~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[2]~13 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[2]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_comb_bita3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_b|counter_reg_bit[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_ws_nbrp|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[3]~9 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_wr_udwn_result[3]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_wr_dbuw|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_state|cmp_full_ageb~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_state|cmp_full_ageb~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_state|b_full , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_state|b_full, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|valid_wreq~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|valid_wreq~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0]~DUPLICATE , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|parity7 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|parity7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|_~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|_~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|parity7~DUPLICATE , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|parity7~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|_~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|wrptr_g|counter8a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[1]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[1]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[1]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[2]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[2]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[3]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|write_delay_cycle[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe6a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe7a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe8a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dgwp|dffpipe5|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|gray2bin_rs_nbwp|xor0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[0]~13 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[0]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|llreq , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|llreq, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[1]~9 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[1]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[2]~5 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[2]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_comb_bita3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_b|counter_reg_bit[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rs_dbwp|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[3]~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|lpm_add_sub_rd_udwn_result[3]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|dffpipe_rdbuw|dffe9a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|_~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|_~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_one~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_one~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_one , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_one, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|read_state|b_non_empty, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|valid_rreq~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|valid_rreq~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a2~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a2~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a2~DUPLICATE , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|rdptr_g|counter5a2~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[1] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][3]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode101w[1]~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode101w[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode108w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode108w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][3]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode119w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode119w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][3]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode129w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode129w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode139w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode139w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[0]~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode59w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode59w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode79w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode79w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode89w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode89w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode69w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode69w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][3]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode159w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode159w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][3]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode169w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode169w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode179w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode179w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][3]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode149w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode149w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][3]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode12w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode12w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode39w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode39w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode49w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode49w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][3]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode29w[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|wdecoder|auto_generated|w_anode29w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w3_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[31]~feeder , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[31] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][27] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][27] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][27] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][27] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][27] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][27] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][27] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][27] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][27]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][27] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][27]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][27] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][27] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][27] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][27] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][27] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][27] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][27] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w27_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[27] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[3]~14 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[3]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[0]~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[16] , dircc_system|node_0|processing|cpu|cpu|d_writedata[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[28]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|d_writedata[28]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[12] , dircc_system|node_0|processing|cpu|cpu|d_writedata[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan0~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan0~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan0~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan0~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan0~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan0~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[31]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|d_writedata[31]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan0~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan0~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan0~5 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan0~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan0~6 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan0~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan0~7 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan0~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan0~8 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan0~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_threshold_writedata[3]~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_threshold_writedata[3]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|always4~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|always4~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_threshold_writedata[2]~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_threshold_writedata[2]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_threshold_writedata[0]~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_threshold_writedata[0]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[0]~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_threshold_writedata[1]~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_threshold_writedata[1]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|LessThan2~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|LessThan2~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|LessThan2~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|LessThan2~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_n_reg , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostempty_n_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_almostempty_q~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_almostempty_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_almostempty_q , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_almostempty_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3]~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|always5~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|always5~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_almostempty_q~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_almostempty_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_almostempty_q , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_almostempty_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[3]~5 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[3]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[3]~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[3]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[3] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[3] , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|always4~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|always4~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[0]~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan2~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan2~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan2~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan2~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_n_reg , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostempty_n_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_almostempty_q~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_almostempty_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_almostempty_q , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_almostempty_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[3]~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[3]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|always5~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|always5~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_almostempty_q~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_almostempty_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_almostempty_q , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_almostempty_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[3]~6 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[3]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[3]~4 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[3]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[3] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[3] , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|Equal6~1 , dircc_system|node_0|processing|timer|Equal6~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[3]~5 , dircc_system|node_0|processing|timer|counter_snapshot[3]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[3] , dircc_system|node_0|processing|timer|counter_snapshot[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|control_register[3] , dircc_system|node_0|processing|timer|control_register[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|read_mux_out[3]~1 , dircc_system|node_0|processing|timer|read_mux_out[3]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[19] , dircc_system|node_0|processing|timer|counter_snapshot[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|read_mux_out[3] , dircc_system|node_0|processing|timer|read_mux_out[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|readdata[3] , dircc_system|node_0|processing|timer|readdata[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[3] , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|av_readdata[3]~6 , dircc_system|node_0|processing|jtag_uart|av_readdata[3]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[3]~12 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[3]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[3]~13 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[3]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w3_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w3_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w3_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w3_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w3_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w3_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w3_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w3_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w3_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w3_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[3]~15 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[3]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte0_data[3] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte0_data[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[3]~27 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[3]~27, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[7]~feeder , dircc_system|node_0|processing|cpu|cpu|d_writedata[7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[7] , dircc_system|node_0|processing|cpu|cpu|d_writedata[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~17 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~17, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[7] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~16 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~16, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[28] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~feeder , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[28]~30 , dircc_system|node_0|processing|cpu|cpu|F_iw[28]~30, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[28] , dircc_system|node_0|processing|cpu|cpu|D_iw[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[28] , dircc_system|node_0|processing|cpu|cpu|E_src1[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[28]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[28]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[27]~27 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[27]~27, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[27] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[28]~28 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[28]~28, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[28] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[29]~29 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[29]~29, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[29] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[30]~30 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[30]~30, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[30] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[31]~31 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[31]~31, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[31] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_fill_bit~0 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_fill_bit~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[0]~19 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[0]~19, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[0] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[1]~17 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[1]~17, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[1] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[2]~15 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[2]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[2] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[2]~15 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[2]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[2]~15 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[2]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[2]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|W_alu_result[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_go~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_go~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_go , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_go, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[15]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[15]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[15]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata~2 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[2] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2]~feeder , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2]~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|LessThan3~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|LessThan3~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|LessThan3~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|LessThan3~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_almostfull_q~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_almostfull_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_almostfull_q , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_almostfull_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[2]~9 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[2]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_n_reg , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_almostfull_n_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_almostfull_q , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_almostfull_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_almostfull_q~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_almostfull_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_almostfull_q~DUPLICATE , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_almostfull_q~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[2]~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[2]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[2] , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan3~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan3~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[2]~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[2]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan3~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|LessThan3~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_n_reg , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_almostfull_n_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_almostfull_q~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_almostfull_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_almostfull_q , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_almostfull_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_almostfull_q~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_almostfull_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_almostfull_q , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_almostfull_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[2]~10 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[2]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[2]~3 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[2]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[2] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[2] , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|av_readdata[2]~5 , dircc_system|node_0|processing|jtag_uart|av_readdata[2]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|control_register[2] , dircc_system|node_0|processing|timer|control_register[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[2]~4 , dircc_system|node_0|processing|timer|counter_snapshot[2]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[2] , dircc_system|node_0|processing|timer|counter_snapshot[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|read_mux_out[2]~0 , dircc_system|node_0|processing|timer|read_mux_out[2]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[18]~feeder , dircc_system|node_0|processing|timer|counter_snapshot[18]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[18] , dircc_system|node_0|processing|timer|counter_snapshot[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|read_mux_out[2] , dircc_system|node_0|processing|timer|read_mux_out[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|readdata[2] , dircc_system|node_0|processing|timer|readdata[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[2] , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[2]~8 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[2]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[2]~9 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[2]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[3]~DUPLICATE , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xraddr[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[0]~feeder , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[0] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][2]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][2]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][2]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][2]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][2]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][2]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][2]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w2_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[2] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[30]~feeder , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[30] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][26] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][26] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][26] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][26]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][26] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][26]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][26] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][26]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][26] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][26] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][26] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][26] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][26]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][26] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][26]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][26]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][26] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][26] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][26] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][26] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][26] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][26] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w26_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[26] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[2]~10 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[2]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w2_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w2_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w2_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w2_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w2_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w2_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w2_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w2_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w2_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w2_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[2]~11 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[2]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte0_data[2] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte0_data[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[2]~28 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[2]~28, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[14] , dircc_system|node_0|processing|cpu|cpu|E_src2[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[12]~0 , dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[12]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc[12] , dircc_system|node_0|processing|cpu|cpu|F_pc[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[50] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[50], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_a[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_a[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w9_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w9_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w9_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w9_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w9_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w9_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w9_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w9_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w9_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w9_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[9]~20 , dircc_system|node_0|processing|cpu|cpu|F_iw[9]~20, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[9] , dircc_system|node_0|processing|cpu|cpu|D_iw[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_control_rd_data[16]~0 , dircc_system|node_0|processing|cpu|cpu|W_control_rd_data[16]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_ienable_reg[1] , dircc_system|node_0|processing|cpu|cpu|W_ienable_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_empty_n_reg , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_empty_n_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_empty_q~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_empty_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_empty_q , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_empty_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_full_n_reg~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_full_n_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_full_n_reg , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_full_n_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_full_q~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_full_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_full_q , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_full_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|WideOr0~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|WideOr0~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[4]~DUPLICATE , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[4]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_almostempty_q~DUPLICATE , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_almostempty_q~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_overflow_q~DUPLICATE , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_event_overflow_q~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|WideOr0~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|WideOr0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~1 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[1] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|WideOr0~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|WideOr0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_ienable_reg[1]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|W_ienable_reg[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_ipending_reg_nxt[1] , dircc_system|node_0|processing|cpu|cpu|W_ipending_reg_nxt[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_ipending_reg[1] , dircc_system|node_0|processing|cpu|cpu|W_ipending_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_control_rd_data[1]~1 , dircc_system|node_0|processing|cpu|cpu|E_control_rd_data[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_control_rd_data[1] , dircc_system|node_0|processing|cpu|cpu|W_control_rd_data[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_ready , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_ready, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_ready~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_ready~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_ready~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_ready~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata~1 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[1] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[2] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][1]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][1]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][1]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][1]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][1]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][1]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w1_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[29]~feeder , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[29]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[29] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][25] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][25] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][25] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][25] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][25] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][25]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][25] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][25] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][25] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][25]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][25] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][25]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][25] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][25]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][25] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][25] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][25]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][25] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][25]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][25] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][25] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][25] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w25_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[25] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[1]~4 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[1]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_empty_q~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_empty_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_empty_q , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_empty_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[1]~13 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[1]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[1]~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[1] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[1]~feeder , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[1] , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[1]~3 , dircc_system|node_0|processing|timer|counter_snapshot[1]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[1] , dircc_system|node_0|processing|timer|counter_snapshot[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_is_running , dircc_system|node_0|processing|timer|counter_is_running, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|read_mux_out[1]~50 , dircc_system|node_0|processing|timer|read_mux_out[1]~50, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[17]~2 , dircc_system|node_0|processing|timer|counter_snapshot[17]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[17] , dircc_system|node_0|processing|timer|counter_snapshot[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|read_mux_out[1] , dircc_system|node_0|processing|timer|read_mux_out[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|readdata[1] , dircc_system|node_0|processing|timer|readdata[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[1] , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[1]~5 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[1]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|av_readdata[1]~3 , dircc_system|node_0|processing|jtag_uart|av_readdata[1]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_empty_n_reg , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_empty_n_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_empty_q~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_empty_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_empty_q , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_empty_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_empty_q~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_empty_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_empty_q , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_empty_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[1]~14 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[1]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[1]~2 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[1]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[1] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[1] , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[1]~6 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[1]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w1_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w1_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w1_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w1_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w1_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w1_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w1_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w1_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w1_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w1_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[1]~7 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[1]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte0_data[1] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte0_data[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[1]~29 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[1]~29, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[6] , dircc_system|node_0|processing|cpu|cpu|d_writedata[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~18 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~18, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[6] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[6]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[6]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~17 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~17, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[25] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[25]~27 , dircc_system|node_0|processing|cpu|cpu|F_iw[25]~27, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[25] , dircc_system|node_0|processing|cpu|cpu|D_iw[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[5]~feeder , dircc_system|node_0|processing|cpu|cpu|d_writedata[5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[5] , dircc_system|node_0|processing|cpu|cpu|d_writedata[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~8 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[5] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~6 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[24] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[24]~26 , dircc_system|node_0|processing|cpu|cpu|F_iw[24]~26, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[24] , dircc_system|node_0|processing|cpu|cpu|D_iw[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[12]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|d_writedata[12]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~10 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~10, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[12] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~7 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[12] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~8 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[23] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[23]~25 , dircc_system|node_0|processing|cpu|cpu|F_iw[23]~25, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[23] , dircc_system|node_0|processing|cpu|cpu|D_iw[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[4] , dircc_system|node_0|processing|cpu|cpu|d_writedata[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~6 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[4] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~4 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[3] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~5 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[3] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[27] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[27]~29 , dircc_system|node_0|processing|cpu|cpu|F_iw[27]~29, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[27] , dircc_system|node_0|processing|cpu|cpu|D_iw[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src1[16]~4 , dircc_system|node_0|processing|cpu|cpu|R_src1[16]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[16] , dircc_system|node_0|processing|cpu|cpu|E_src1[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[16] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[17]~1 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[17]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[17] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[16]~2 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[16]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[16]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[16]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[15]~3 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[15]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[15] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[14]~0 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[14]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[14] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[13]~10 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[13]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[13] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[13]~10 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[13]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[13]~10 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[13]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[13] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[16]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|W_alu_result[16]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[15]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|W_alu_result[15]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[14] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|router|Equal2~0 , dircc_system|node_0|processing|mm_interconnect_0|router|Equal2~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|router|src_channel[8]~1 , dircc_system|node_0|processing|mm_interconnect_0|router|src_channel[8]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|router|src_channel[6]~5 , dircc_system|node_0|processing|mm_interconnect_0|router|src_channel[6]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|router|src_channel[6]~4 , dircc_system|node_0|processing|mm_interconnect_0|router|src_channel[6]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|router|src_channel[6]~0 , dircc_system|node_0|processing|mm_interconnect_0|router|src_channel[6]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|router|Equal1~0 , dircc_system|node_0|processing|mm_interconnect_0|router|Equal1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|router|src_channel[8]~3 , dircc_system|node_0|processing|mm_interconnect_0|router|src_channel[8]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5015w[3] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|decode2|w_anode5015w[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w26_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w26_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w26_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w26_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w26_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w26_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w26_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w26_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w26_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w26_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[26]~28 , dircc_system|node_0|processing|cpu|cpu|F_iw[26]~28, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[26] , dircc_system|node_0|processing|cpu|cpu|D_iw[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_dst_regnum[4]~0 , dircc_system|node_0|processing|cpu|cpu|D_dst_regnum[4]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_dst_regnum[4]~4 , dircc_system|node_0|processing|cpu|cpu|D_dst_regnum[4]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_dst_regnum[4] , dircc_system|node_0|processing|cpu|cpu|R_dst_regnum[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[11]~feeder , dircc_system|node_0|processing|cpu|cpu|d_writedata[11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[11] , dircc_system|node_0|processing|cpu|cpu|d_writedata[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~9 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[11] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~7 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[15] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~46 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~46, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[16] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize~15 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize~15, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize.010 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize.010, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~49 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~49, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[14]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[14]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[14] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~50 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~50, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[15] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[13]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[13] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~48 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~48, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[14] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[14] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~6 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[11] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~51 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~51, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[12] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[12]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[12]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[12] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[12] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~52 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~52, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[13] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[13] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~9 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[10] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~21 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~21, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[10] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~20 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~20, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[20] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20]~feeder , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[20]~15 , dircc_system|node_0|processing|cpu|cpu|F_iw[20]~15, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[20] , dircc_system|node_0|processing|cpu|cpu|D_iw[20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_dst_regnum[3]~1 , dircc_system|node_0|processing|cpu|cpu|D_dst_regnum[3]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_dst_regnum[3] , dircc_system|node_0|processing|cpu|cpu|R_dst_regnum[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add0~5 , dircc_system|node_0|processing|cpu|cpu|Add0~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src1[11]~10 , dircc_system|node_0|processing|cpu|cpu|R_src1[11]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[11] , dircc_system|node_0|processing|cpu|cpu|E_src1[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[11] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[12]~13 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[12]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[12] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[12]~13 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[12]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[12]~13 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[12]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[12] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[48] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[48], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_a[1] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_a[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w8_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w8_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w8_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w8_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w8_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w8_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w8_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w8_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w8_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w8_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[8]~23 , dircc_system|node_0|processing|cpu|cpu|F_iw[8]~23, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[8] , dircc_system|node_0|processing|cpu|cpu|D_iw[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_lo[2]~3 , dircc_system|node_0|processing|cpu|cpu|R_src2_lo[2]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[2] , dircc_system|node_0|processing|cpu|cpu|E_src2[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[0]~7 , dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[0]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc[0] , dircc_system|node_0|processing|cpu|cpu|F_pc[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add0~33 , dircc_system|node_0|processing|cpu|cpu|Add0~33, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[1]~8 , dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[1]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc[1] , dircc_system|node_0|processing|cpu|cpu|F_pc[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add0~45 , dircc_system|node_0|processing|cpu|cpu|Add0~45, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[4]~11 , dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[4]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc[4] , dircc_system|node_0|processing|cpu|cpu|F_pc[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add0~49 , dircc_system|node_0|processing|cpu|cpu|Add0~49, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src1[7]~14 , dircc_system|node_0|processing|cpu|cpu|R_src1[7]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[7] , dircc_system|node_0|processing|cpu|cpu|E_src1[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[5]~12 , dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[5]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc[5] , dircc_system|node_0|processing|cpu|cpu|F_pc[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src1[8]~13 , dircc_system|node_0|processing|cpu|cpu|R_src1[8]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[8] , dircc_system|node_0|processing|cpu|cpu|E_src1[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[8] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[9]~9 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[9]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[9] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[11]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[11]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[10]~7 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[10]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[10] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[10]~7 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[10]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[10]~7 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[10]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[10] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[46] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[46], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[8] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[19] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19]~feeder , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[19]~19 , dircc_system|node_0|processing|cpu|cpu|F_iw[19]~19, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[19] , dircc_system|node_0|processing|cpu|cpu|D_iw[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_dst_regnum[2]~5 , dircc_system|node_0|processing|cpu|cpu|D_dst_regnum[2]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_dst_regnum[2] , dircc_system|node_0|processing|cpu|cpu|R_dst_regnum[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[9]~feeder , dircc_system|node_0|processing|cpu|cpu|d_writedata[9]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[9] , dircc_system|node_0|processing|cpu|cpu|d_writedata[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~20 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~20, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[9] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~19 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~19, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[18] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[18]~14 , dircc_system|node_0|processing|cpu|cpu|F_iw[18]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[18] , dircc_system|node_0|processing|cpu|cpu|D_iw[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_dst_regnum[1]~3 , dircc_system|node_0|processing|cpu|cpu|D_dst_regnum[1]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_dst_regnum[1] , dircc_system|node_0|processing|cpu|cpu|R_dst_regnum[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[2]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|d_writedata[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~3 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[2] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[3] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~12 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~12, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[4] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[4] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~3 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[1]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[7] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[7]~17 , dircc_system|node_0|processing|cpu|cpu|F_iw[7]~17, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[7] , dircc_system|node_0|processing|cpu|cpu|D_iw[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_lo[1]~5 , dircc_system|node_0|processing|cpu|cpu|R_src2_lo[1]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[1] , dircc_system|node_0|processing|cpu|cpu|E_src2[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_mem_byte_en~0 , dircc_system|node_0|processing|cpu|cpu|E_mem_byte_en~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_byteenable[0] , dircc_system|node_0|processing|cpu|cpu|d_byteenable[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[32] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[32], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|byteenable[0] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|byteenable[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[6] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6]~DUPLICATE , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[6]~18 , dircc_system|node_0|processing|cpu|cpu|F_iw[6]~18, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[6] , dircc_system|node_0|processing|cpu|cpu|D_iw[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_lo[0]~4 , dircc_system|node_0|processing|cpu|cpu|R_src2_lo[0]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[0] , dircc_system|node_0|processing|cpu|cpu|E_src2[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_mem_byte_en[1]~2 , dircc_system|node_0|processing|cpu|cpu|E_mem_byte_en[1]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_byteenable[1] , dircc_system|node_0|processing|cpu|cpu|d_byteenable[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[33] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[33], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|byteenable[1] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|byteenable[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~2 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[17] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[17]~22 , dircc_system|node_0|processing|cpu|cpu|F_iw[17]~22, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[17] , dircc_system|node_0|processing|cpu|cpu|D_iw[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[11]~feeder , dircc_system|node_0|processing|cpu|cpu|E_src2[11]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[11] , dircc_system|node_0|processing|cpu|cpu|E_src2[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[9]~1 , dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[9]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc[9] , dircc_system|node_0|processing|cpu|cpu|F_pc[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[11]~6 , dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[11]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc[11] , dircc_system|node_0|processing|cpu|cpu|F_pc[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[49] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_data[49], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_a[2] , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|address_reg_a[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w22_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w22_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w22_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w22_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w22_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w22_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w22_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w22_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w22_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w22_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[22]~24 , dircc_system|node_0|processing|cpu|cpu|F_iw[22]~24, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[22] , dircc_system|node_0|processing|cpu|cpu|D_iw[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_dst_regnum[0]~2 , dircc_system|node_0|processing|cpu|cpu|D_dst_regnum[0]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_dst_regnum[0] , dircc_system|node_0|processing|cpu|cpu|R_dst_regnum[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[0] , dircc_system|node_0|processing|cpu|cpu|E_src1[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_estatus_reg_inst_nxt~0 , dircc_system|node_0|processing|cpu|cpu|W_estatus_reg_inst_nxt~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_bstatus_reg , dircc_system|node_0|processing|cpu|cpu|W_bstatus_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Equal134~0 , dircc_system|node_0|processing|cpu|cpu|Equal134~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_bstatus_reg_inst_nxt~0 , dircc_system|node_0|processing|cpu|cpu|W_bstatus_reg_inst_nxt~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_bstatus_reg~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|W_bstatus_reg~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_status_reg_pie_inst_nxt~0 , dircc_system|node_0|processing|cpu|cpu|W_status_reg_pie_inst_nxt~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_status_reg_pie_inst_nxt~1 , dircc_system|node_0|processing|cpu|cpu|W_status_reg_pie_inst_nxt~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_status_reg_pie_inst_nxt~2 , dircc_system|node_0|processing|cpu|cpu|W_status_reg_pie_inst_nxt~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_status_reg_pie , dircc_system|node_0|processing|cpu|cpu|W_status_reg_pie, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_estatus_reg , dircc_system|node_0|processing|cpu|cpu|W_estatus_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|control_register[0] , dircc_system|node_0|processing|timer|control_register[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_ienable_reg[0] , dircc_system|node_0|processing|cpu|cpu|W_ienable_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|delayed_unxcounter_is_zeroxx0 , dircc_system|node_0|processing|timer|delayed_unxcounter_is_zeroxx0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|status_wr_strobe~0 , dircc_system|node_0|processing|timer|status_wr_strobe~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|timeout_occurred~0 , dircc_system|node_0|processing|timer|timeout_occurred~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|timeout_occurred , dircc_system|node_0|processing|timer|timeout_occurred, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_ipending_reg_nxt[0] , dircc_system|node_0|processing|cpu|cpu|W_ipending_reg_nxt[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_ipending_reg[0] , dircc_system|node_0|processing|cpu|cpu|W_ipending_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_control_rd_data[0]~2 , dircc_system|node_0|processing|cpu|cpu|E_control_rd_data[0]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_control_rd_data[0]~3 , dircc_system|node_0|processing|cpu|cpu|E_control_rd_data[0]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_control_rd_data[0]~4 , dircc_system|node_0|processing|cpu|cpu|E_control_rd_data[0]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_control_rd_data[0] , dircc_system|node_0|processing|cpu|cpu|W_control_rd_data[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Equal127~1 , dircc_system|node_0|processing|cpu|cpu|Equal127~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Equal127~0 , dircc_system|node_0|processing|cpu|cpu|Equal127~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Equal127~2 , dircc_system|node_0|processing|cpu|cpu|Equal127~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src1[3]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|E_src1[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[3]~4 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[3]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[7]~12 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[7]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Equal127~3 , dircc_system|node_0|processing|cpu|cpu|Equal127~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Equal127~4 , dircc_system|node_0|processing|cpu|cpu|Equal127~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[4]~14 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[4]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[6]~6 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[6]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Equal127~6 , dircc_system|node_0|processing|cpu|cpu|Equal127~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_logic_result[11]~8 , dircc_system|node_0|processing|cpu|cpu|E_logic_result[11]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Equal127~5 , dircc_system|node_0|processing|cpu|cpu|Equal127~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Equal127~7 , dircc_system|node_0|processing|cpu|cpu|Equal127~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_compare_op[1]~0 , dircc_system|node_0|processing|cpu|cpu|D_compare_op[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_compare_op[1] , dircc_system|node_0|processing|cpu|cpu|R_compare_op[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add2~73 , dircc_system|node_0|processing|cpu|cpu|Add2~73, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_compare_op[0]~1 , dircc_system|node_0|processing|cpu|cpu|D_compare_op[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_compare_op[0] , dircc_system|node_0|processing|cpu|cpu|R_compare_op[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_cmp_result~0 , dircc_system|node_0|processing|cpu|cpu|E_cmp_result~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_cmp_result , dircc_system|node_0|processing|cpu|cpu|W_cmp_result, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_full_q , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_status_full_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[0]~17 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[0]~17, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[0]~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_read_mux[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|rdclk_control_slave_readdata[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[0] , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|av_readdata_pre[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_full_n_reg~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_full_n_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_full_n_reg , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_full_n_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_full_q~0 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_full_q~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_full_q , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_event_full_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_full_q , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_status_full_q, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[0]~18 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[0]~18, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[0]~1 , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_read_mux[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[0] , dircc_system|node_0|processing|fifo_out|the_dcfifo_with_controls|wrclk_control_slave_readdata[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[0] , dircc_system|node_0|processing|mm_interconnect_0|fifo_out_in_csr_translator|av_readdata_pre[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|ien_AF~0 , dircc_system|node_0|processing|jtag_uart|ien_AF~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|ien_AF , dircc_system|node_0|processing|jtag_uart|ien_AF, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|av_readdata[0]~1 , dircc_system|node_0|processing|jtag_uart|av_readdata[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] , dircc_system|node_0|processing|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[16]~0 , dircc_system|node_0|processing|timer|counter_snapshot[16]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[16] , dircc_system|node_0|processing|timer|counter_snapshot[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[0]~1 , dircc_system|node_0|processing|timer|counter_snapshot[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|counter_snapshot[0] , dircc_system|node_0|processing|timer|counter_snapshot[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|period_l_register[0]~DUPLICATE , dircc_system|node_0|processing|timer|period_l_register[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|read_mux_out[0]~54 , dircc_system|node_0|processing|timer|read_mux_out[0]~54, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|read_mux_out[0] , dircc_system|node_0|processing|timer|read_mux_out[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|timer|readdata[0] , dircc_system|node_0|processing|timer|readdata[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[0] , dircc_system|node_0|processing|mm_interconnect_0|timer_s1_translator|av_readdata_pre[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[0]~0 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[0]~1 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[28] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][24]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][24] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[1][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][24]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][24] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[5][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][24] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[9][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][24] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[13][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][24]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][24] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[3][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][24]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][24] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[7][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][24]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][24] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[11][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][24] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[15][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][24]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][24] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[2][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][24] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[10][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][24] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[6][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][24] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[14][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][24] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[8][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][24]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][24] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[0][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][24] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[12][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][24]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][24]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][24] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|cells[4][24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w24_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[24] , dircc_system|node_0|processing|fifo_in|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fiforam|xq[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[3]~feeder , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[3]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|routing|output_demux|outpipe0|out_payload[3] , dircc_system|node_0|routing|output_demux|outpipe0|out_payload[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[5][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][0]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[9][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[13][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[1][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~1 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][0]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[11][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[7][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[3][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[15][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~3 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][0]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[2][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][0]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[10][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[14][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[6][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~2 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[4][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[0][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[12][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][0]~feeder , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|cells[8][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~0 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~4 , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|mux|auto_generated|l4_w0_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[0] , dircc_system|node_0|processing|fifo_in|the_dcfifo_other_info|dual_clock_fifo|auto_generated|fiforam|xq[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[0]~2 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[0]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w0_n0_mux_dataout~1 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w0_n0_mux_dataout~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w0_n0_mux_dataout~0 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w0_n0_mux_dataout~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w0_n0_mux_dataout~4 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w0_n0_mux_dataout~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w0_n0_mux_dataout~2 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w0_n0_mux_dataout~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w0_n0_mux_dataout~3 , dircc_system|node_0|processing|mem|the_altsyncram|auto_generated|mux4|l4_w0_n0_mux_dataout~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[0]~3 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux|src_data[0]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_byte0_data[0] , dircc_system|node_0|processing|cpu|cpu|av_ld_byte0_data[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[0]~31 , dircc_system|node_0|processing|cpu|cpu|W_rf_wr_data[0]~31, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[9] , dircc_system|node_0|processing|cpu|cpu|E_src2[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[7]~14 , dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[7]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc[7] , dircc_system|node_0|processing|cpu|cpu|F_pc[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[45] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[45], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[7] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~33 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~33, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[9] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[9], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[7]~7 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[7]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[5] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[5]~7 , dircc_system|node_0|processing|cpu|cpu|F_iw[5]~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[5] , dircc_system|node_0|processing|cpu|cpu|D_iw[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_br_nxt~0 , dircc_system|node_0|processing|cpu|cpu|R_ctrl_br_nxt~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_br , dircc_system|node_0|processing|cpu|cpu|R_ctrl_br, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Equal0~4 , dircc_system|node_0|processing|cpu|cpu|Equal0~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_br_uncond , dircc_system|node_0|processing|cpu|cpu|R_ctrl_br_uncond, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_uncond_cti_non_br~0 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_uncond_cti_non_br~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_uncond_cti_non_br~1 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_uncond_cti_non_br~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_uncond_cti_non_br , dircc_system|node_0|processing|cpu|cpu|R_ctrl_uncond_cti_non_br, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc_sel_nxt.10~0 , dircc_system|node_0|processing|cpu|cpu|F_pc_sel_nxt.10~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[6]~13 , dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[6]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc[6] , dircc_system|node_0|processing|cpu|cpu|F_pc[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[44] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[44], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[6] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[6]~6 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[6]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[13] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[13]~10 , dircc_system|node_0|processing|cpu|cpu|F_iw[13]~10, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[13] , dircc_system|node_0|processing|cpu|cpu|D_iw[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_shift_rot~2 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_shift_rot~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_shift_rot_right~0 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_shift_rot_right~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_shift_rot_right , dircc_system|node_0|processing|cpu|cpu|R_ctrl_shift_rot_right, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[7]~12 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result_nxt[7]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[7] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_result[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[7]~12 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[7]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[7] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[43] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[43], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[5] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[5]~5 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[5]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[11] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[11]~8 , dircc_system|node_0|processing|cpu|cpu|F_iw[11]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[11] , dircc_system|node_0|processing|cpu|cpu|D_iw[11], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[5]~feeder , dircc_system|node_0|processing|cpu|cpu|E_src2[5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[5] , dircc_system|node_0|processing|cpu|cpu|E_src2[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt~10 , dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt~10, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc[3] , dircc_system|node_0|processing|cpu|cpu|F_pc[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[41] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[41], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[3] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[3]~3 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[3]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[4] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[4]~0 , dircc_system|node_0|processing|cpu|cpu|F_iw[4]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[4] , dircc_system|node_0|processing|cpu|cpu|D_iw[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_st~0 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_st~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_st , dircc_system|node_0|processing|cpu|cpu|R_ctrl_st, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_st_stall~1 , dircc_system|node_0|processing|cpu|cpu|E_st_stall~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_st_stall~0 , dircc_system|node_0|processing|cpu|cpu|E_st_stall~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_st_stall , dircc_system|node_0|processing|cpu|cpu|E_st_stall, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_write , dircc_system|node_0|processing|cpu|cpu|d_write, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|end_begintransfer , dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|end_begintransfer, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 , dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~DUPLICATE , dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 , dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_read_nxt , dircc_system|node_0|processing|cpu|cpu|d_read_nxt, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_read~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|d_read~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|uav_read , dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|uav_read, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem~0 , dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~1 , dircc_system|node_0|processing|mm_interconnect_0|mem_s1_translator|read_latency_shift_reg~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|mem_s1_translator|read_latency_shift_reg[0] , dircc_system|node_0|processing|mm_interconnect_0|mem_s1_translator|read_latency_shift_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_demux_008|src1_valid~0 , dircc_system|node_0|processing|mm_interconnect_0|rsp_demux_008|src1_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[16]~13 , dircc_system|node_0|processing|cpu|cpu|F_iw[16]~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[16] , dircc_system|node_0|processing|cpu|cpu|D_iw[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_break~0 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_break~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_break , dircc_system|node_0|processing|cpu|cpu|R_ctrl_break, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[2]~9 , dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[2]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc[2] , dircc_system|node_0|processing|cpu|cpu|F_pc[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[40] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[40], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[2] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[2]~2 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[2]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[14] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[14]~11 , dircc_system|node_0|processing|cpu|cpu|F_iw[14]~11, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[14] , dircc_system|node_0|processing|cpu|cpu|D_iw[14], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_alu_subtract~0 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_alu_subtract~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_sub~0 , dircc_system|node_0|processing|cpu|cpu|E_alu_sub~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_sub~1 , dircc_system|node_0|processing|cpu|cpu|E_alu_sub~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_sub , dircc_system|node_0|processing|cpu|cpu|E_alu_sub, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[3]~4 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[3]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[3]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|W_alu_result[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[39] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[39], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[1] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[1]~1 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_addr[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~8 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[9]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[9]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~47 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~47, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[10] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[10]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[10]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[10] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[7] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[7] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~43 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~43, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[8] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[8] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~22 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~22, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[5] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~24 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~24, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[6] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[6] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[6]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[6] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[6] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~37 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~37, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~38 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~38, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[7] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[7] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[7], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~4 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[4] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[4] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~22 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~22, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[5] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[5] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[5], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[2]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[2]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[2] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize~12 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize~12, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize.000 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|DRsize.000, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~5 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~6 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[0] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[0] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[0] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~7 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~7, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[1] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[1] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[1]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[1] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[1] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~10 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~10, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[2] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[2] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[2] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~11 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~11, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[3] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[3] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[0]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[0] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[26] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~25 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~25, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[27]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[27] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[27] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[3] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[4] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~10 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg~10, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[8]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[8]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~23 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~23, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[8] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[8], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~22 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~22, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[19] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[19] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[19], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~36 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~36, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[20] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[20] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[20], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[17] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~39 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~39, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[18] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[18], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[16] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~27 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~27, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[17]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[17]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[17] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[17] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[17], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[10] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonAReg[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~13 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|Add0~13, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_wr~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_wr~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_wr , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|jtag_ram_wr, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_en~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|ociram_wr_en~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[12] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[12]~9 , dircc_system|node_0|processing|cpu|cpu|F_iw[12]~9, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[12] , dircc_system|node_0|processing|cpu|cpu|D_iw[12], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[6]~feeder , dircc_system|node_0|processing|cpu|cpu|E_src2[6]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_src2[6] , dircc_system|node_0|processing|cpu|cpu|E_src2[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[6]~6 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[6]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[6] , dircc_system|node_0|processing|cpu|cpu|W_alu_result[6], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[42] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[42], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[4] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|Equal0~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|Equal0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|Equal0~1 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|Equal0~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[15]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[15]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[15] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[15]~12 , dircc_system|node_0|processing|cpu|cpu|F_iw[15]~12, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[15] , dircc_system|node_0|processing|cpu|cpu|D_iw[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_shift_rot~0 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_shift_rot~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_shift_rot~1 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_shift_rot~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_shift_rot , dircc_system|node_0|processing|cpu|cpu|R_ctrl_shift_rot, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[11]~8 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[11]~8, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[11]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|W_alu_result[11]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|router|Equal2~1 , dircc_system|node_0|processing|mm_interconnect_0|router|Equal2~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|packet_in_progress , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|packet_in_progress, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0 , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|update_grant~0 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|update_grant~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|saved_grant[1] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|saved_grant[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[38] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_data[38], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[0] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|address[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[15] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[15], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_single_step_mode , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_single_step_mode, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata~3 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[3] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[3]~6 , dircc_system|node_0|processing|cpu|cpu|F_iw[3]~6, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[3] , dircc_system|node_0|processing|cpu|cpu|D_iw[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_src2_use_imm~2 , dircc_system|node_0|processing|cpu|cpu|R_src2_use_imm~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_wr_dst_reg~0 , dircc_system|node_0|processing|cpu|cpu|D_wr_dst_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_wr_dst_reg~1 , dircc_system|node_0|processing|cpu|cpu|D_wr_dst_reg~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_wr_dst_reg , dircc_system|node_0|processing|cpu|cpu|R_wr_dst_reg, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_rf_wren , dircc_system|node_0|processing|cpu|cpu|W_rf_wren, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|d_writedata[0] , dircc_system|node_0|processing|cpu|cpu|d_writedata[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~0 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[0]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~2 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[0] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[0] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|readdata[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[0]~3 , dircc_system|node_0|processing|cpu|cpu|F_iw[0]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[0] , dircc_system|node_0|processing|cpu|cpu|D_iw[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_force_src2_zero~2 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_force_src2_zero~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_exception~0 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_exception~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_exception~1 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_exception~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_exception , dircc_system|node_0|processing|cpu|cpu|R_ctrl_exception, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[10]~3 , dircc_system|node_0|processing|cpu|cpu|F_pc_no_crst_nxt[10]~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc[10] , dircc_system|node_0|processing|cpu|cpu|F_pc[10], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_pc[13] , dircc_system|node_0|processing|cpu|cpu|F_pc[13], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|router_001|Equal1~0 , dircc_system|node_0|processing|mm_interconnect_0|router_001|Equal1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|router_001|Equal1~1 , dircc_system|node_0|processing|mm_interconnect_0|router_001|Equal1~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_demux_001|src1_valid , dircc_system|node_0|processing|mm_interconnect_0|cmd_demux_001|src1_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1]~0 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|arb|grant[0]~0 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|arb|grant[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|arb|grant[1]~1 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|arb|grant[1]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|saved_grant[1] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|saved_grant[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_valid~0 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|src_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|WideOr1~0 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|WideOr1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|WideOr1 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_008|WideOr1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~0 , dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1] , dircc_system|node_0|processing|mm_interconnect_0|mem_s1_agent_rsp_fifo|mem_used[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0 , dircc_system|node_0|processing|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1 , dircc_system|node_0|processing|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_instruction_master_translator|read_accepted , dircc_system|node_0|processing|mm_interconnect_0|cpu_instruction_master_translator|read_accepted, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0 , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0] , dircc_system|node_0|processing|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_demux_001|src1_valid~0 , dircc_system|node_0|processing|mm_interconnect_0|rsp_demux_001|src1_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|rsp_mux_001|WideOr1~0 , dircc_system|node_0|processing|mm_interconnect_0|rsp_mux_001|WideOr1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|i_read_nxt~0 , dircc_system|node_0|processing|cpu|cpu|i_read_nxt~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|i_read , dircc_system|node_0|processing|cpu|cpu|i_read, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_valid~0 , dircc_system|node_0|processing|cpu|cpu|F_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_valid , dircc_system|node_0|processing|cpu|cpu|D_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_valid~feeder , dircc_system|node_0|processing|cpu|cpu|R_valid~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_valid , dircc_system|node_0|processing|cpu|cpu|R_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_new_inst , dircc_system|node_0|processing|cpu|cpu|E_new_inst, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_ld_stall~0 , dircc_system|node_0|processing|cpu|cpu|E_ld_stall~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_valid_from_R~1 , dircc_system|node_0|processing|cpu|cpu|E_valid_from_R~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 , dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_cnt[0]~feeder , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_cnt[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_cnt[0]~_wirecell , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_cnt[0]~_wirecell, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_cnt[0] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_cnt[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add3~1 , dircc_system|node_0|processing|cpu|cpu|Add3~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_cnt[1] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_cnt[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_cnt[1]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_cnt[1]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add3~0 , dircc_system|node_0|processing|cpu|cpu|Add3~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_cnt[2] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_cnt[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add3~2 , dircc_system|node_0|processing|cpu|cpu|Add3~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_cnt[3] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_cnt[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Add3~3 , dircc_system|node_0|processing|cpu|cpu|Add3~3, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_cnt[4] , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_cnt[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_done~0 , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_done~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_shift_rot_stall , dircc_system|node_0|processing|cpu|cpu|E_shift_rot_stall, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_waiting_for_data , dircc_system|node_0|processing|cpu|cpu|av_ld_waiting_for_data, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|av_ld_waiting_for_data_nxt~0 , dircc_system|node_0|processing|cpu|cpu|av_ld_waiting_for_data_nxt~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_ld_stall~1 , dircc_system|node_0|processing|cpu|cpu|E_ld_stall~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_valid_from_R~0 , dircc_system|node_0|processing|cpu|cpu|E_valid_from_R~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_valid_from_R , dircc_system|node_0|processing|cpu|cpu|E_valid_from_R, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_valid~1 , dircc_system|node_0|processing|cpu|cpu|W_valid~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_valid~0 , dircc_system|node_0|processing|cpu|cpu|W_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_valid , dircc_system|node_0|processing|cpu|cpu|W_valid, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|wait_for_one_post_bret_inst~0 , dircc_system|node_0|processing|cpu|cpu|wait_for_one_post_bret_inst~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|wait_for_one_post_bret_inst , dircc_system|node_0|processing|cpu|cpu|wait_for_one_post_bret_inst, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|hbreak_pending_nxt~0 , dircc_system|node_0|processing|cpu|cpu|hbreak_pending_nxt~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|hbreak_pending , dircc_system|node_0|processing|cpu|cpu|hbreak_pending, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|break_on_reset~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|break_on_reset~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|break_on_reset , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|break_on_reset, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|jtag_break~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|jtag_break~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|jtag_break , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|jtag_break, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|hbreak_req~0 , dircc_system|node_0|processing|cpu|cpu|hbreak_req~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[1]~0 , dircc_system|node_0|processing|cpu|cpu|D_iw[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[1]~4 , dircc_system|node_0|processing|cpu|cpu|F_iw[1]~4, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[1] , dircc_system|node_0|processing|cpu|cpu|D_iw[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_logic~0 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_logic~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_ctrl_logic~1 , dircc_system|node_0|processing|cpu|cpu|D_ctrl_logic~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|R_ctrl_logic , dircc_system|node_0|processing|cpu|cpu|R_ctrl_logic, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|E_alu_result[4]~14 , dircc_system|node_0|processing|cpu|cpu|E_alu_result[4]~14, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_alu_result[4]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|W_alu_result[4]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|router|src_channel[6]~2 , dircc_system|node_0|processing|mm_interconnect_0|router|src_channel[6]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_agent_rsp_fifo|mem_used[0]~1 , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_agent_rsp_fifo|mem_used[0]~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_agent_rsp_fifo|mem_used[0] , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_agent_rsp_fifo|mem_used[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_agent_rsp_fifo|mem_used[1]~0 , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_agent_rsp_fifo|mem_used[1]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_agent_rsp_fifo|mem_used[1] , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_agent_rsp_fifo|mem_used[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_agent|m0_write~0 , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_agent|m0_write~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|wait_latency_counter~0 , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|wait_latency_counter~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|wait_latency_counter[1] , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|wait_latency_counter[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|read_latency_shift_reg~2 , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|read_latency_shift_reg~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|read_latency_shift_reg~0 , dircc_system|node_0|processing|mm_interconnect_0|fifo_in_out_csr_translator|read_latency_shift_reg~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_demux|WideOr0~0 , dircc_system|node_0|processing|mm_interconnect_0|cmd_demux|WideOr0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_demux|sink_ready~1 , dircc_system|node_0|processing|mm_interconnect_0|cmd_demux|sink_ready~1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_demux|WideOr0 , dircc_system|node_0|processing|mm_interconnect_0|cmd_demux|WideOr0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|write_accepted~0 , dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|write_accepted~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|write_accepted , dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|write_accepted, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|uav_write , dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_translator|uav_write, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_agent|cp_valid~0 , dircc_system|node_0|processing|mm_interconnect_0|cpu_data_master_agent|cp_valid~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~DUPLICATE , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|saved_grant[0] , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|saved_grant[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~2 , dircc_system|node_0|processing|mm_interconnect_0|cmd_mux_001|src_payload~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[1] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|writedata[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_error~0 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_error~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_error , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|monitor_error, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~21 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~21, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[34] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[34], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[34] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[34], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[31] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~33 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~33, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[32] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[32], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[30]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[30]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[30] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~31 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~31, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~32 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~32, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[31] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[31], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~29 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~29, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[30] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[30], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[28]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[28] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~28 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~28, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[29] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[29], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[27]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[27]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[27] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[27], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~26 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~26, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[28] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[28] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[28], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[25]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[25]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[25]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[25] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~23 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~23, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[26] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[26], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[24] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[24] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[24], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~18 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~18, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[25] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[25]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[25]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[25] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[25], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[22]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[22] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_ocimem|MonDReg[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[22]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[22]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[22] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~44 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~44, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[23] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[23], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[21]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[21]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[21] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_break|break_readreg[21], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~40 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr~40, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[22] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|sr[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[22] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_sysclk|jdo[22], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|resetrequest , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci_debug|resetrequest, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller_001|merged_reset~0 , dircc_system|node_0|processing|rst_controller_001|merged_reset~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , dircc_system|node_0|processing|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , dircc_system|node_0|processing|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , dircc_system|node_0|processing|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder , dircc_system|node_0|processing|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|altera_reset_synchronizer_int_chain[0] , dircc_system|node_0|processing|rst_controller|altera_reset_synchronizer_int_chain[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|altera_reset_synchronizer_int_chain[1] , dircc_system|node_0|processing|rst_controller|altera_reset_synchronizer_int_chain[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|altera_reset_synchronizer_int_chain[2] , dircc_system|node_0|processing|rst_controller|altera_reset_synchronizer_int_chain[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|r_sync_rst_chain~0 , dircc_system|node_0|processing|rst_controller|r_sync_rst_chain~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|r_sync_rst_chain[1] , dircc_system|node_0|processing|rst_controller|r_sync_rst_chain[1], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|altera_reset_synchronizer_int_chain[3] , dircc_system|node_0|processing|rst_controller|altera_reset_synchronizer_int_chain[3], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|altera_reset_synchronizer_int_chain[4]~0 , dircc_system|node_0|processing|rst_controller|altera_reset_synchronizer_int_chain[4]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|altera_reset_synchronizer_int_chain[4] , dircc_system|node_0|processing|rst_controller|altera_reset_synchronizer_int_chain[4], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|WideOr0~0 , dircc_system|node_0|processing|rst_controller|WideOr0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|rst_controller|r_sync_rst , dircc_system|node_0|processing|rst_controller|r_sync_rst, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , dircc_system|node_0|processing|jtag_uart|the_dircc_system_node_dual_hps_node_0_processing_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|LessThan1~0 , dircc_system|node_0|processing|jtag_uart|LessThan1~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|fifo_AF , dircc_system|node_0|processing|jtag_uart|fifo_AF, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|pause_irq~0 , dircc_system|node_0|processing|jtag_uart|pause_irq~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|pause_irq , dircc_system|node_0|processing|jtag_uart|pause_irq, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|av_readdata[8]~0 , dircc_system|node_0|processing|jtag_uart|av_readdata[8]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_ipending_reg_nxt[16]~0 , dircc_system|node_0|processing|cpu|cpu|W_ipending_reg_nxt[16]~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|W_ipending_reg[16] , dircc_system|node_0|processing|cpu|cpu|W_ipending_reg[16], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|intr_req~0 , dircc_system|node_0|processing|cpu|cpu|intr_req~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[0]~2 , dircc_system|node_0|processing|cpu|cpu|F_iw[0]~2, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|F_iw[2]~5 , dircc_system|node_0|processing|cpu|cpu|F_iw[2]~5, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|D_iw[2] , dircc_system|node_0|processing|cpu|cpu|D_iw[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|Equal0~0 , dircc_system|node_0|processing|cpu|cpu|Equal0~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|hbreak_enabled , dircc_system|node_0|processing|cpu|cpu|hbreak_enabled, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|hbreak_enabled~0 , dircc_system|node_0|processing|cpu|cpu|hbreak_enabled~0, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|hbreak_enabled~DUPLICATE , dircc_system|node_0|processing|cpu|cpu|hbreak_enabled~DUPLICATE, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|ir_out[1]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|ir_out[1]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|ir_out[1] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|ir_out[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|ir_out[1] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|ir_out[1], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|ir_out[0]~feeder , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|ir_out[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|ir_out[0] , dircc_system|node_0|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|ir_out[0], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|ir_out[0]~feeder , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|ir_out[0]~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|ir_out[0] , dircc_system|node_1|processing|cpu|cpu|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_nios2_oci|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_wrapper|the_dircc_system_node_dual_hps_node_0_processing_cpu_cpu_debug_slave_tck|ir_out[0], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux11~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Mux11~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux5~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Mux5~1, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux5~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Mux5~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~4, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Add0~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal8~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~7, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~7, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~8, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~6, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~1, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~DUPLICATE, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~4, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~11, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2], DE1_SoC, 1
instance = comp, \dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|tdo , dircc_system|node_0|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|tdo, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1], DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|tdo~feeder , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|tdo~feeder, DE1_SoC, 1
instance = comp, \dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|tdo , dircc_system|node_1|processing|jtag_uart|dircc_system_node_dual_hps_node_0_processing_jtag_uart_alt_jtag_atlantic|tdo, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux13~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Mux13~0, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, DE1_SoC, 1
instance = comp, \dircc_system|hps|fpga_interfaces|debug_apb , dircc_system|hps|fpga_interfaces|debug_apb, DE1_SoC, 1
instance = comp, \dircc_system|hps|fpga_interfaces|tpiu , dircc_system|hps|fpga_interfaces|tpiu, DE1_SoC, 1
instance = comp, \dircc_system|hps|fpga_interfaces|boot_from_fpga , dircc_system|hps|fpga_interfaces|boot_from_fpga, DE1_SoC, 1
instance = comp, \dircc_system|hps|fpga_interfaces|fpga2hps , dircc_system|hps|fpga_interfaces|fpga2hps, DE1_SoC, 1
instance = comp, \dircc_system|hps|fpga_interfaces|f2sdram , dircc_system|hps|fpga_interfaces|f2sdram, DE1_SoC, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, DE1_SoC, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, DE1_SoC, 1
instance = comp, \CLOCK2_50~input , CLOCK2_50~input, DE1_SoC, 1
instance = comp, \CLOCK3_50~input , CLOCK3_50~input, DE1_SoC, 1
instance = comp, \CLOCK4_50~input , CLOCK4_50~input, DE1_SoC, 1
instance = comp, \HPS_ENET_RX_CLK~input , HPS_ENET_RX_CLK~input, DE1_SoC, 1
instance = comp, \HPS_ENET_RX_DATA[0]~input , HPS_ENET_RX_DATA[0]~input, DE1_SoC, 1
instance = comp, \HPS_ENET_RX_DATA[1]~input , HPS_ENET_RX_DATA[1]~input, DE1_SoC, 1
instance = comp, \HPS_ENET_RX_DATA[2]~input , HPS_ENET_RX_DATA[2]~input, DE1_SoC, 1
instance = comp, \HPS_ENET_RX_DATA[3]~input , HPS_ENET_RX_DATA[3]~input, DE1_SoC, 1
instance = comp, \HPS_ENET_RX_DV~input , HPS_ENET_RX_DV~input, DE1_SoC, 1
instance = comp, \HPS_SPIM_MISO~input , HPS_SPIM_MISO~input, DE1_SoC, 1
instance = comp, \HPS_UART_RX~input , HPS_UART_RX~input, DE1_SoC, 1
instance = comp, \HPS_USB_CLKOUT~input , HPS_USB_CLKOUT~input, DE1_SoC, 1
instance = comp, \HPS_USB_DIR~input , HPS_USB_DIR~input, DE1_SoC, 1
instance = comp, \HPS_USB_NXT~input , HPS_USB_NXT~input, DE1_SoC, 1
instance = comp, \KEY[1]~input , KEY[1]~input, DE1_SoC, 1
instance = comp, \KEY[2]~input , KEY[2]~input, DE1_SoC, 1
instance = comp, \KEY[3]~input , KEY[3]~input, DE1_SoC, 1
instance = comp, \SW[0]~input , SW[0]~input, DE1_SoC, 1
instance = comp, \SW[1]~input , SW[1]~input, DE1_SoC, 1
instance = comp, \SW[2]~input , SW[2]~input, DE1_SoC, 1
instance = comp, \SW[3]~input , SW[3]~input, DE1_SoC, 1
instance = comp, \SW[4]~input , SW[4]~input, DE1_SoC, 1
instance = comp, \SW[5]~input , SW[5]~input, DE1_SoC, 1
instance = comp, \SW[6]~input , SW[6]~input, DE1_SoC, 1
instance = comp, \SW[7]~input , SW[7]~input, DE1_SoC, 1
instance = comp, \SW[8]~input , SW[8]~input, DE1_SoC, 1
instance = comp, \SW[9]~input , SW[9]~input, DE1_SoC, 1
instance = comp, \FPGA_I2C_SDAT~input , FPGA_I2C_SDAT~input, DE1_SoC, 1
instance = comp, \GPIO_0[0]~input , GPIO_0[0]~input, DE1_SoC, 1
instance = comp, \GPIO_0[1]~input , GPIO_0[1]~input, DE1_SoC, 1
instance = comp, \GPIO_0[2]~input , GPIO_0[2]~input, DE1_SoC, 1
instance = comp, \GPIO_0[3]~input , GPIO_0[3]~input, DE1_SoC, 1
instance = comp, \GPIO_0[4]~input , GPIO_0[4]~input, DE1_SoC, 1
instance = comp, \GPIO_0[5]~input , GPIO_0[5]~input, DE1_SoC, 1
instance = comp, \GPIO_0[6]~input , GPIO_0[6]~input, DE1_SoC, 1
instance = comp, \GPIO_0[7]~input , GPIO_0[7]~input, DE1_SoC, 1
instance = comp, \GPIO_0[8]~input , GPIO_0[8]~input, DE1_SoC, 1
instance = comp, \GPIO_0[9]~input , GPIO_0[9]~input, DE1_SoC, 1
instance = comp, \GPIO_0[10]~input , GPIO_0[10]~input, DE1_SoC, 1
instance = comp, \GPIO_0[11]~input , GPIO_0[11]~input, DE1_SoC, 1
instance = comp, \GPIO_0[12]~input , GPIO_0[12]~input, DE1_SoC, 1
instance = comp, \GPIO_0[13]~input , GPIO_0[13]~input, DE1_SoC, 1
instance = comp, \GPIO_0[14]~input , GPIO_0[14]~input, DE1_SoC, 1
instance = comp, \GPIO_0[15]~input , GPIO_0[15]~input, DE1_SoC, 1
instance = comp, \GPIO_0[16]~input , GPIO_0[16]~input, DE1_SoC, 1
instance = comp, \GPIO_0[17]~input , GPIO_0[17]~input, DE1_SoC, 1
instance = comp, \GPIO_0[18]~input , GPIO_0[18]~input, DE1_SoC, 1
instance = comp, \GPIO_0[19]~input , GPIO_0[19]~input, DE1_SoC, 1
instance = comp, \GPIO_0[20]~input , GPIO_0[20]~input, DE1_SoC, 1
instance = comp, \GPIO_0[21]~input , GPIO_0[21]~input, DE1_SoC, 1
instance = comp, \GPIO_0[22]~input , GPIO_0[22]~input, DE1_SoC, 1
instance = comp, \GPIO_0[23]~input , GPIO_0[23]~input, DE1_SoC, 1
instance = comp, \GPIO_0[24]~input , GPIO_0[24]~input, DE1_SoC, 1
instance = comp, \GPIO_0[25]~input , GPIO_0[25]~input, DE1_SoC, 1
instance = comp, \GPIO_0[26]~input , GPIO_0[26]~input, DE1_SoC, 1
instance = comp, \GPIO_0[27]~input , GPIO_0[27]~input, DE1_SoC, 1
instance = comp, \GPIO_0[28]~input , GPIO_0[28]~input, DE1_SoC, 1
instance = comp, \GPIO_0[29]~input , GPIO_0[29]~input, DE1_SoC, 1
instance = comp, \GPIO_0[30]~input , GPIO_0[30]~input, DE1_SoC, 1
instance = comp, \GPIO_0[31]~input , GPIO_0[31]~input, DE1_SoC, 1
instance = comp, \GPIO_0[32]~input , GPIO_0[32]~input, DE1_SoC, 1
instance = comp, \GPIO_0[33]~input , GPIO_0[33]~input, DE1_SoC, 1
instance = comp, \GPIO_0[34]~input , GPIO_0[34]~input, DE1_SoC, 1
instance = comp, \GPIO_0[35]~input , GPIO_0[35]~input, DE1_SoC, 1
instance = comp, \GPIO_1[0]~input , GPIO_1[0]~input, DE1_SoC, 1
instance = comp, \GPIO_1[1]~input , GPIO_1[1]~input, DE1_SoC, 1
instance = comp, \GPIO_1[2]~input , GPIO_1[2]~input, DE1_SoC, 1
instance = comp, \GPIO_1[3]~input , GPIO_1[3]~input, DE1_SoC, 1
instance = comp, \GPIO_1[4]~input , GPIO_1[4]~input, DE1_SoC, 1
instance = comp, \GPIO_1[5]~input , GPIO_1[5]~input, DE1_SoC, 1
instance = comp, \GPIO_1[6]~input , GPIO_1[6]~input, DE1_SoC, 1
instance = comp, \GPIO_1[7]~input , GPIO_1[7]~input, DE1_SoC, 1
instance = comp, \GPIO_1[8]~input , GPIO_1[8]~input, DE1_SoC, 1
instance = comp, \GPIO_1[9]~input , GPIO_1[9]~input, DE1_SoC, 1
instance = comp, \GPIO_1[10]~input , GPIO_1[10]~input, DE1_SoC, 1
instance = comp, \GPIO_1[11]~input , GPIO_1[11]~input, DE1_SoC, 1
instance = comp, \GPIO_1[12]~input , GPIO_1[12]~input, DE1_SoC, 1
instance = comp, \GPIO_1[13]~input , GPIO_1[13]~input, DE1_SoC, 1
instance = comp, \GPIO_1[14]~input , GPIO_1[14]~input, DE1_SoC, 1
instance = comp, \GPIO_1[15]~input , GPIO_1[15]~input, DE1_SoC, 1
instance = comp, \GPIO_1[16]~input , GPIO_1[16]~input, DE1_SoC, 1
instance = comp, \GPIO_1[17]~input , GPIO_1[17]~input, DE1_SoC, 1
instance = comp, \GPIO_1[18]~input , GPIO_1[18]~input, DE1_SoC, 1
instance = comp, \GPIO_1[19]~input , GPIO_1[19]~input, DE1_SoC, 1
instance = comp, \GPIO_1[20]~input , GPIO_1[20]~input, DE1_SoC, 1
instance = comp, \GPIO_1[21]~input , GPIO_1[21]~input, DE1_SoC, 1
instance = comp, \GPIO_1[22]~input , GPIO_1[22]~input, DE1_SoC, 1
instance = comp, \GPIO_1[23]~input , GPIO_1[23]~input, DE1_SoC, 1
instance = comp, \GPIO_1[24]~input , GPIO_1[24]~input, DE1_SoC, 1
instance = comp, \GPIO_1[25]~input , GPIO_1[25]~input, DE1_SoC, 1
instance = comp, \GPIO_1[26]~input , GPIO_1[26]~input, DE1_SoC, 1
instance = comp, \GPIO_1[27]~input , GPIO_1[27]~input, DE1_SoC, 1
instance = comp, \GPIO_1[28]~input , GPIO_1[28]~input, DE1_SoC, 1
instance = comp, \GPIO_1[29]~input , GPIO_1[29]~input, DE1_SoC, 1
instance = comp, \GPIO_1[30]~input , GPIO_1[30]~input, DE1_SoC, 1
instance = comp, \GPIO_1[31]~input , GPIO_1[31]~input, DE1_SoC, 1
instance = comp, \GPIO_1[32]~input , GPIO_1[32]~input, DE1_SoC, 1
instance = comp, \GPIO_1[33]~input , GPIO_1[33]~input, DE1_SoC, 1
instance = comp, \GPIO_1[34]~input , GPIO_1[34]~input, DE1_SoC, 1
instance = comp, \GPIO_1[35]~input , GPIO_1[35]~input, DE1_SoC, 1
instance = comp, \HPS_CONV_USB_N~input , HPS_CONV_USB_N~input, DE1_SoC, 1
instance = comp, \HPS_ENET_INT_N~input , HPS_ENET_INT_N~input, DE1_SoC, 1
instance = comp, \HPS_ENET_MDIO~input , HPS_ENET_MDIO~input, DE1_SoC, 1
instance = comp, \HPS_FLASH_DATA[0]~input , HPS_FLASH_DATA[0]~input, DE1_SoC, 1
instance = comp, \HPS_FLASH_DATA[1]~input , HPS_FLASH_DATA[1]~input, DE1_SoC, 1
instance = comp, \HPS_FLASH_DATA[2]~input , HPS_FLASH_DATA[2]~input, DE1_SoC, 1
instance = comp, \HPS_FLASH_DATA[3]~input , HPS_FLASH_DATA[3]~input, DE1_SoC, 1
instance = comp, \HPS_GSENSOR_INT~input , HPS_GSENSOR_INT~input, DE1_SoC, 1
instance = comp, \HPS_I2C1_SCLK~input , HPS_I2C1_SCLK~input, DE1_SoC, 1
instance = comp, \HPS_I2C1_SDAT~input , HPS_I2C1_SDAT~input, DE1_SoC, 1
instance = comp, \HPS_I2C2_SCLK~input , HPS_I2C2_SCLK~input, DE1_SoC, 1
instance = comp, \HPS_I2C2_SDAT~input , HPS_I2C2_SDAT~input, DE1_SoC, 1
instance = comp, \HPS_I2C_CONTROL~input , HPS_I2C_CONTROL~input, DE1_SoC, 1
instance = comp, \HPS_LTC_GPIO~input , HPS_LTC_GPIO~input, DE1_SoC, 1
instance = comp, \HPS_SD_CMD~input , HPS_SD_CMD~input, DE1_SoC, 1
instance = comp, \HPS_SD_DATA[0]~input , HPS_SD_DATA[0]~input, DE1_SoC, 1
instance = comp, \HPS_SD_DATA[1]~input , HPS_SD_DATA[1]~input, DE1_SoC, 1
instance = comp, \HPS_SD_DATA[2]~input , HPS_SD_DATA[2]~input, DE1_SoC, 1
instance = comp, \HPS_SD_DATA[3]~input , HPS_SD_DATA[3]~input, DE1_SoC, 1
instance = comp, \HPS_SPIM_SS~input , HPS_SPIM_SS~input, DE1_SoC, 1
instance = comp, \HPS_USB_DATA[0]~input , HPS_USB_DATA[0]~input, DE1_SoC, 1
instance = comp, \HPS_USB_DATA[1]~input , HPS_USB_DATA[1]~input, DE1_SoC, 1
instance = comp, \HPS_USB_DATA[2]~input , HPS_USB_DATA[2]~input, DE1_SoC, 1
instance = comp, \HPS_USB_DATA[3]~input , HPS_USB_DATA[3]~input, DE1_SoC, 1
instance = comp, \HPS_USB_DATA[4]~input , HPS_USB_DATA[4]~input, DE1_SoC, 1
instance = comp, \HPS_USB_DATA[5]~input , HPS_USB_DATA[5]~input, DE1_SoC, 1
instance = comp, \HPS_USB_DATA[6]~input , HPS_USB_DATA[6]~input, DE1_SoC, 1
instance = comp, \HPS_USB_DATA[7]~input , HPS_USB_DATA[7]~input, DE1_SoC, 1
