

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Wed Aug  7 03:55:48 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv1_ap_d1_d2_r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4070|  4070|  4070|  4070|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  4068|  4068|        14|          1|          1|  4056|    yes   |
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 16 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 2 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.74>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten114 = phi i12 [ 0, %0 ], [ %add_ln8, %Filter1_Loop_end ]" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 18 'phi' 'indvar_flatten114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln32_1, %Filter1_Loop_end ]" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 19 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln11, %Filter1_Loop_end ]" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln32_10, %Filter1_Loop_end ]" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 21 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %f, %Filter1_Loop_end ]"   --->   Operation 22 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.78ns)   --->   "%r = add i5 1, %r_0" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 23 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [9/9] (3.20ns)   --->   "%urem_ln1117 = urem i5 %c_0, 3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 24 'urem' 'urem_ln1117' <Predicate = true> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.99ns)   --->   "%icmp_ln8 = icmp eq i12 %indvar_flatten114, -40" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 25 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.54ns)   --->   "%add_ln8 = add i12 1, %indvar_flatten114" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 26 'add' 'add_ln8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.55ns)   --->   "%icmp_ln11 = icmp eq i8 %indvar_flatten, -100" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 27 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %icmp_ln11, i5 0, i5 %c_0" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 28 'select' 'select_ln32' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.21ns)   --->   "%select_ln32_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 29 'select' 'select_ln32_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [9/9] (3.20ns)   --->   "%urem_ln32 = urem i5 %select_ln32_1, 3" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 30 'urem' 'urem_ln32' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln32 = xor i1 %icmp_ln11, true" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 31 'xor' 'xor_ln32' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.13ns)   --->   "%icmp_ln14 = icmp eq i3 %f_0, -2" [cnn_ap_lp/conv_1.cpp:14]   --->   Operation 32 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %icmp_ln14, %xor_ln32" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 33 'and' 'and_ln32' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.78ns)   --->   "%add_ln23_3 = add i5 1, %select_ln32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 34 'add' 'add_ln23_3' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_9)   --->   "%or_ln32 = or i1 %and_ln32, %icmp_ln11" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 35 'or' 'or_ln32' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln32_9 = select i1 %or_ln32, i3 0, i3 %f_0" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 36 'select' 'select_ln32_9' <Predicate = (!icmp_ln8)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.21ns)   --->   "%select_ln32_10 = select i1 %and_ln32, i5 %add_ln23_3, i5 %select_ln32" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 37 'select' 'select_ln32_10' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [9/9] (3.20ns)   --->   "%urem_ln1117_1 = urem i5 %add_ln23_3, 3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 38 'urem' 'urem_ln1117_1' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.65ns)   --->   "%f = add i3 %select_ln32_9, 1" [cnn_ap_lp/conv_1.cpp:14]   --->   Operation 39 'add' 'f' <Predicate = (!icmp_ln8)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.91ns)   --->   "%add_ln11 = add i8 %indvar_flatten, 1" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 40 'add' 'add_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.24ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i8 1, i8 %add_ln11" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 41 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.20>
ST_3 : Operation 42 [8/9] (3.20ns)   --->   "%urem_ln1117 = urem i5 %c_0, 3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 42 'urem' 'urem_ln1117' <Predicate = true> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [8/9] (3.20ns)   --->   "%urem_ln32 = urem i5 %select_ln32_1, 3" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 43 'urem' 'urem_ln32' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [8/9] (3.20ns)   --->   "%urem_ln1117_1 = urem i5 %add_ln23_3, 3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 44 'urem' 'urem_ln1117_1' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.20>
ST_4 : Operation 45 [7/9] (3.20ns)   --->   "%urem_ln1117 = urem i5 %c_0, 3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 45 'urem' 'urem_ln1117' <Predicate = true> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [7/9] (3.20ns)   --->   "%urem_ln32 = urem i5 %select_ln32_1, 3" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 46 'urem' 'urem_ln32' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [7/9] (3.20ns)   --->   "%urem_ln1117_1 = urem i5 %add_ln23_3, 3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 47 'urem' 'urem_ln1117_1' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.20>
ST_5 : Operation 48 [6/9] (3.20ns)   --->   "%urem_ln1117 = urem i5 %c_0, 3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 48 'urem' 'urem_ln1117' <Predicate = true> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [6/9] (3.20ns)   --->   "%urem_ln32 = urem i5 %select_ln32_1, 3" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 49 'urem' 'urem_ln32' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [6/9] (3.20ns)   --->   "%urem_ln1117_1 = urem i5 %add_ln23_3, 3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 50 'urem' 'urem_ln1117_1' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.20>
ST_6 : Operation 51 [5/9] (3.20ns)   --->   "%urem_ln1117 = urem i5 %c_0, 3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 51 'urem' 'urem_ln1117' <Predicate = true> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [5/9] (3.20ns)   --->   "%urem_ln32 = urem i5 %select_ln32_1, 3" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 52 'urem' 'urem_ln32' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [5/9] (3.20ns)   --->   "%urem_ln1117_1 = urem i5 %add_ln23_3, 3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 53 'urem' 'urem_ln1117_1' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 54 [4/9] (3.20ns)   --->   "%urem_ln1117 = urem i5 %c_0, 3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 54 'urem' 'urem_ln1117' <Predicate = true> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [4/9] (3.20ns)   --->   "%urem_ln32 = urem i5 %select_ln32_1, 3" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 55 'urem' 'urem_ln32' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [4/9] (3.20ns)   --->   "%urem_ln1117_1 = urem i5 %add_ln23_3, 3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 56 'urem' 'urem_ln1117_1' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 57 [3/9] (3.20ns)   --->   "%urem_ln1117 = urem i5 %c_0, 3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 57 'urem' 'urem_ln1117' <Predicate = true> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [3/9] (3.20ns)   --->   "%urem_ln32 = urem i5 %select_ln32_1, 3" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 58 'urem' 'urem_ln32' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [3/9] (3.20ns)   --->   "%urem_ln1117_1 = urem i5 %add_ln23_3, 3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 59 'urem' 'urem_ln1117_1' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.20>
ST_9 : Operation 60 [2/9] (3.20ns)   --->   "%urem_ln1117 = urem i5 %c_0, 3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 60 'urem' 'urem_ln1117' <Predicate = true> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [2/9] (3.20ns)   --->   "%urem_ln32 = urem i5 %select_ln32_1, 3" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 61 'urem' 'urem_ln32' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [2/9] (3.20ns)   --->   "%urem_ln1117_1 = urem i5 %add_ln23_3, 3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 62 'urem' 'urem_ln1117_1' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 13.8>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i5 %r_0 to i12" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 63 'zext' 'zext_ln1117' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (3.74ns)   --->   "%mul_ln1117 = mul i12 43, %zext_ln1117" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 64 'mul' 'mul_ln1117' <Predicate = (!icmp_ln11)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%udiv_ln = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117, i32 7, i32 11)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 65 'partselect' 'udiv_ln' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i5 %r to i12" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 66 'zext' 'zext_ln1117_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (3.74ns)   --->   "%mul_ln1117_1 = mul i12 43, %zext_ln1117_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 67 'mul' 'mul_ln1117_1' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%udiv_ln1117_4 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_1, i32 7, i32 11)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 68 'partselect' 'udiv_ln1117_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/9] (3.20ns)   --->   "%urem_ln1117 = urem i5 %c_0, 3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 69 'urem' 'urem_ln1117' <Predicate = true> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i5 %urem_ln1117 to i3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 70 'trunc' 'trunc_ln1117' <Predicate = (!icmp_ln11 & !and_ln32)> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1117_6 = zext i5 %c_0 to i12" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 71 'zext' 'zext_ln1117_6' <Predicate = (!icmp_ln11 & !and_ln32)> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (3.74ns)   --->   "%mul_ln1117_2 = mul i12 43, %zext_ln1117_6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 72 'mul' 'mul_ln1117_2' <Predicate = (!icmp_ln11 & !and_ln32)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%udiv_ln1117_1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_2, i32 7, i32 11)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 73 'partselect' 'udiv_ln1117_1' <Predicate = (!icmp_ln11 & !and_ln32)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (1.78ns)   --->   "%c = add i5 1, %c_0" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 74 'add' 'c' <Predicate = (!icmp_ln11 & !and_ln32)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1117_7 = zext i5 %c to i12" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 75 'zext' 'zext_ln1117_7' <Predicate = (!icmp_ln11 & !and_ln32)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (3.74ns)   --->   "%mul_ln1117_3 = mul i12 43, %zext_ln1117_7" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 76 'mul' 'mul_ln1117_3' <Predicate = (!icmp_ln11 & !and_ln32)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%udiv_ln1117_2 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_3, i32 7, i32 11)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 77 'partselect' 'udiv_ln1117_2' <Predicate = (!icmp_ln11 & !and_ln32)> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (1.78ns)   --->   "%add_ln23_1 = add i5 2, %c_0" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 78 'add' 'add_ln23_1' <Predicate = (!icmp_ln11 & !and_ln32)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1117_8 = zext i5 %add_ln23_1 to i12" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 79 'zext' 'zext_ln1117_8' <Predicate = (!icmp_ln11 & !and_ln32)> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (3.74ns)   --->   "%mul_ln1117_4 = mul i12 43, %zext_ln1117_8" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 80 'mul' 'mul_ln1117_4' <Predicate = (!icmp_ln11 & !and_ln32)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%udiv_ln1117_3 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_4, i32 7, i32 11)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 81 'partselect' 'udiv_ln1117_3' <Predicate = (!icmp_ln11 & !and_ln32)> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %2, label %Filter1_Loop_begin" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/9] (3.20ns)   --->   "%urem_ln32 = urem i5 %select_ln32_1, 3" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 83 'urem' 'urem_ln32' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i5 %urem_ln32 to i3" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 84 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (1.21ns)   --->   "%select_ln32_2 = select i1 %icmp_ln11, i5 %udiv_ln1117_4, i5 %udiv_ln" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 85 'select' 'select_ln32_2' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i5 %select_ln32_2 to i8" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 86 'zext' 'zext_ln32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln32_2, i3 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 87 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln32_2, i1 false)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 88 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1117_9 = zext i6 %tmp to i8" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 89 'zext' 'zext_ln1117_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (1.91ns)   --->   "%add_ln1117 = add i8 %zext_ln1117_9, %p_shl1_cast" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 90 'add' 'add_ln1117' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (1.91ns)   --->   "%add_ln1117_2 = add i8 %zext_ln32, %p_shl1_cast" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 91 'add' 'add_ln1117_2' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (1.78ns)   --->   "%add_ln23 = add i5 2, %r_0" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 92 'add' 'add_ln23' <Predicate = (!icmp_ln8 & icmp_ln11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1117_10 = zext i5 %add_ln23 to i12" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 93 'zext' 'zext_ln1117_10' <Predicate = (!icmp_ln8 & icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (3.74ns)   --->   "%mul_ln1117_5 = mul i12 43, %zext_ln1117_10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 94 'mul' 'mul_ln1117_5' <Predicate = (!icmp_ln8 & icmp_ln11)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%udiv_ln1117_4_mid1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_5, i32 7, i32 11)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 95 'partselect' 'udiv_ln1117_4_mid1' <Predicate = (!icmp_ln8 & icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (1.21ns)   --->   "%select_ln32_3 = select i1 %icmp_ln11, i5 %udiv_ln1117_4_mid1, i5 %udiv_ln1117_4" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 96 'select' 'select_ln32_3' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i5 %select_ln32_3 to i8" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 97 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln32_3, i3 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 98 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_16 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln32_3, i1 false)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 99 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1117_11 = zext i6 %tmp_16 to i8" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 100 'zext' 'zext_ln1117_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (1.91ns)   --->   "%add_ln1117_3 = add i8 %zext_ln1117_11, %p_shl4_cast" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 101 'add' 'add_ln1117_3' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (1.91ns)   --->   "%add_ln1117_4 = add i8 %zext_ln32_1, %p_shl4_cast" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 102 'add' 'add_ln1117_4' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln32)   --->   "%select_ln32_4 = select i1 %icmp_ln11, i5 3, i5 2" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 103 'select' 'select_ln32_4' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln32 = add i5 %r_0, %select_ln32_4" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 104 'add' 'add_ln32' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i5 %add_ln32 to i12" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 105 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (3.74ns)   --->   "%mul_ln32 = mul i12 43, %zext_ln32_2" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 106 'mul' 'mul_ln32' <Predicate = (!icmp_ln8)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1117_5_mid2_v = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln32, i32 7, i32 11)" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 107 'partselect' 'zext_ln1117_5_mid2_v' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1117_12 = zext i5 %zext_ln1117_5_mid2_v to i8" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 108 'zext' 'zext_ln1117_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %zext_ln1117_5_mid2_v, i3 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 109 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_6 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %zext_ln1117_5_mid2_v, i1 false)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 110 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1117_13 = zext i6 %tmp_6 to i8" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 111 'zext' 'zext_ln1117_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (1.91ns)   --->   "%add_ln1117_5 = add i8 %zext_ln1117_13, %tmp_s" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 112 'add' 'add_ln1117_5' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (1.91ns)   --->   "%add_ln1117_6 = add i8 %zext_ln1117_12, %tmp_s" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 113 'add' 'add_ln1117_6' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_11)   --->   "%select_ln32_5 = select i1 %icmp_ln11, i3 0, i3 %trunc_ln1117" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 114 'select' 'select_ln32_5' <Predicate = (!icmp_ln8 & !and_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_12)   --->   "%select_ln32_6 = select i1 %icmp_ln11, i5 0, i5 %udiv_ln1117_1" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 115 'select' 'select_ln32_6' <Predicate = (!icmp_ln8 & !and_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_13)   --->   "%select_ln32_7 = select i1 %icmp_ln11, i5 0, i5 %udiv_ln1117_2" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 116 'select' 'select_ln32_7' <Predicate = (!icmp_ln8 & !and_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_14)   --->   "%select_ln32_8 = select i1 %icmp_ln11, i5 0, i5 %udiv_ln1117_3" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 117 'select' 'select_ln32_8' <Predicate = (!icmp_ln8 & !and_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 118 [1/9] (3.20ns)   --->   "%urem_ln1117_1 = urem i5 %add_ln23_3, 3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 118 'urem' 'urem_ln1117_1' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_11)   --->   "%trunc_ln1117_1 = trunc i5 %urem_ln1117_1 to i3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 119 'trunc' 'trunc_ln1117_1' <Predicate = (!icmp_ln8 & and_ln32)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln32_11 = select i1 %and_ln32, i3 %trunc_ln1117_1, i3 %select_ln32_5" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 120 'select' 'select_ln32_11' <Predicate = (!icmp_ln8)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1117_14 = zext i5 %add_ln23_3 to i12" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 121 'zext' 'zext_ln1117_14' <Predicate = (!icmp_ln8 & and_ln32)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (3.74ns)   --->   "%mul_ln1117_6 = mul i12 43, %zext_ln1117_14" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 122 'mul' 'mul_ln1117_6' <Predicate = (!icmp_ln8 & and_ln32)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_12)   --->   "%udiv_ln1117_1_mid1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_6, i32 7, i32 11)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 123 'partselect' 'udiv_ln1117_1_mid1' <Predicate = (!icmp_ln8 & and_ln32)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln32_12 = select i1 %and_ln32, i5 %udiv_ln1117_1_mid1, i5 %select_ln32_6" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 124 'select' 'select_ln32_12' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln32_4 = zext i5 %select_ln32_12 to i8" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 125 'zext' 'zext_ln32_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (1.91ns)   --->   "%add_ln1117_7 = add i8 %add_ln1117_5, %zext_ln32_4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 126 'add' 'add_ln1117_7' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1117_15 = zext i8 %add_ln1117_7 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 127 'zext' 'zext_ln1117_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%input_0_0_V_addr = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_15" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 128 'getelementptr' 'input_0_0_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (1.91ns)   --->   "%add_ln1117_8 = add i8 %add_ln1117_3, %zext_ln32_4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 129 'add' 'add_ln1117_8' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1117_16 = zext i8 %add_ln1117_8 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 130 'zext' 'zext_ln1117_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_1 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_16" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 131 'getelementptr' 'input_0_0_V_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (1.91ns)   --->   "%add_ln1117_9 = add i8 %add_ln1117, %zext_ln32_4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 132 'add' 'add_ln1117_9' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1117_17 = zext i8 %add_ln1117_9 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 133 'zext' 'zext_ln1117_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_2 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_17" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 134 'getelementptr' 'input_0_0_V_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (1.91ns)   --->   "%add_ln1117_10 = add i8 %add_ln1117_6, %zext_ln32_4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 135 'add' 'add_ln1117_10' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1117_18 = zext i8 %add_ln1117_10 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 136 'zext' 'zext_ln1117_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%input_0_1_V_addr = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 137 'getelementptr' 'input_0_1_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (1.91ns)   --->   "%add_ln1117_11 = add i8 %add_ln1117_4, %zext_ln32_4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 138 'add' 'add_ln1117_11' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1117_19 = zext i8 %add_ln1117_11 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 139 'zext' 'zext_ln1117_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%input_0_1_V_addr_1 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 140 'getelementptr' 'input_0_1_V_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (1.91ns)   --->   "%add_ln1117_12 = add i8 %add_ln1117_2, %zext_ln32_4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 141 'add' 'add_ln1117_12' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln1117_20 = zext i8 %add_ln1117_12 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 142 'zext' 'zext_ln1117_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%input_0_1_V_addr_2 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 143 'getelementptr' 'input_0_1_V_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%input_0_2_V_addr = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 144 'getelementptr' 'input_0_2_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%input_0_2_V_addr_1 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 145 'getelementptr' 'input_0_2_V_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%input_0_2_V_addr_2 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 146 'getelementptr' 'input_0_2_V_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%input_1_0_V_addr = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_15" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 147 'getelementptr' 'input_1_0_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_1 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_16" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 148 'getelementptr' 'input_1_0_V_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_2 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_17" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 149 'getelementptr' 'input_1_0_V_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%input_1_1_V_addr = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 150 'getelementptr' 'input_1_1_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%input_1_1_V_addr_1 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 151 'getelementptr' 'input_1_1_V_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%input_1_1_V_addr_2 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 152 'getelementptr' 'input_1_1_V_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%input_1_2_V_addr = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 153 'getelementptr' 'input_1_2_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%input_1_2_V_addr_1 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 154 'getelementptr' 'input_1_2_V_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%input_1_2_V_addr_2 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 155 'getelementptr' 'input_1_2_V_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%input_2_0_V_addr = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_15" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 156 'getelementptr' 'input_2_0_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_1 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_16" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 157 'getelementptr' 'input_2_0_V_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_2 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_17" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 158 'getelementptr' 'input_2_0_V_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%input_2_1_V_addr = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 159 'getelementptr' 'input_2_1_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%input_2_1_V_addr_1 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 160 'getelementptr' 'input_2_1_V_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%input_2_1_V_addr_2 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 161 'getelementptr' 'input_2_1_V_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%input_2_2_V_addr = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 162 'getelementptr' 'input_2_2_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%input_2_2_V_addr_1 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 163 'getelementptr' 'input_2_2_V_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%input_2_2_V_addr_2 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 164 'getelementptr' 'input_2_2_V_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (1.78ns)   --->   "%add_ln23_4 = add i5 2, %select_ln32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 165 'add' 'add_ln23_4' <Predicate = (!icmp_ln8 & and_ln32)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln1117_21 = zext i5 %add_ln23_4 to i12" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 166 'zext' 'zext_ln1117_21' <Predicate = (!icmp_ln8 & and_ln32)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (3.74ns)   --->   "%mul_ln1117_7 = mul i12 43, %zext_ln1117_21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 167 'mul' 'mul_ln1117_7' <Predicate = (!icmp_ln8 & and_ln32)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_13)   --->   "%udiv_ln1117_2_mid1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_7, i32 7, i32 11)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 168 'partselect' 'udiv_ln1117_2_mid1' <Predicate = (!icmp_ln8 & and_ln32)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln32_13 = select i1 %and_ln32, i5 %udiv_ln1117_2_mid1, i5 %select_ln32_7" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 169 'select' 'select_ln32_13' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln32_5 = zext i5 %select_ln32_13 to i8" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 170 'zext' 'zext_ln32_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (1.91ns)   --->   "%add_ln1117_14 = add i8 %add_ln1117_3, %zext_ln32_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 171 'add' 'add_ln1117_14' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1117_23 = zext i8 %add_ln1117_14 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 172 'zext' 'zext_ln1117_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_4 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 173 'getelementptr' 'input_0_0_V_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (1.91ns)   --->   "%add_ln1117_15 = add i8 %add_ln1117, %zext_ln32_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 174 'add' 'add_ln1117_15' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1117_24 = zext i8 %add_ln1117_15 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 175 'zext' 'zext_ln1117_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_5 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 176 'getelementptr' 'input_0_0_V_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (1.91ns)   --->   "%add_ln1117_17 = add i8 %add_ln1117_4, %zext_ln32_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 177 'add' 'add_ln1117_17' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1117_26 = zext i8 %add_ln1117_17 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 178 'zext' 'zext_ln1117_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%input_0_1_V_addr_4 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_26" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 179 'getelementptr' 'input_0_1_V_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (1.91ns)   --->   "%add_ln1117_18 = add i8 %add_ln1117_2, %zext_ln32_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 180 'add' 'add_ln1117_18' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1117_27 = zext i8 %add_ln1117_18 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 181 'zext' 'zext_ln1117_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%input_0_1_V_addr_5 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_27" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 182 'getelementptr' 'input_0_1_V_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%input_0_2_V_addr_4 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_26" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 183 'getelementptr' 'input_0_2_V_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%input_0_2_V_addr_5 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_27" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 184 'getelementptr' 'input_0_2_V_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_4 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 185 'getelementptr' 'input_1_0_V_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_5 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 186 'getelementptr' 'input_1_0_V_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%input_1_1_V_addr_4 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_26" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 187 'getelementptr' 'input_1_1_V_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%input_1_1_V_addr_5 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_27" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 188 'getelementptr' 'input_1_1_V_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%input_1_2_V_addr_4 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_26" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 189 'getelementptr' 'input_1_2_V_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%input_1_2_V_addr_5 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_27" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 190 'getelementptr' 'input_1_2_V_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_4 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 191 'getelementptr' 'input_2_0_V_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_5 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 192 'getelementptr' 'input_2_0_V_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%input_2_1_V_addr_4 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_26" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 193 'getelementptr' 'input_2_1_V_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%input_2_1_V_addr_5 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_27" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 194 'getelementptr' 'input_2_1_V_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%input_2_2_V_addr_4 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_26" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 195 'getelementptr' 'input_2_2_V_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%input_2_2_V_addr_5 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_27" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 196 'getelementptr' 'input_2_2_V_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (1.78ns)   --->   "%add_ln23_5 = add i5 3, %select_ln32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 197 'add' 'add_ln23_5' <Predicate = (!icmp_ln8 & and_ln32)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln1117_28 = zext i5 %add_ln23_5 to i12" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 198 'zext' 'zext_ln1117_28' <Predicate = (!icmp_ln8 & and_ln32)> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (3.74ns)   --->   "%mul_ln1117_8 = mul i12 43, %zext_ln1117_28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 199 'mul' 'mul_ln1117_8' <Predicate = (!icmp_ln8 & and_ln32)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_14)   --->   "%udiv_ln1117_3_mid1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_8, i32 7, i32 11)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 200 'partselect' 'udiv_ln1117_3_mid1' <Predicate = (!icmp_ln8 & and_ln32)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln32_14 = select i1 %and_ln32, i5 %udiv_ln1117_3_mid1, i5 %select_ln32_8" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 201 'select' 'select_ln32_14' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln32_6 = zext i5 %select_ln32_14 to i8" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 202 'zext' 'zext_ln32_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (1.91ns)   --->   "%add_ln1117_20 = add i8 %add_ln1117_3, %zext_ln32_6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 203 'add' 'add_ln1117_20' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1117_30 = zext i8 %add_ln1117_20 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 204 'zext' 'zext_ln1117_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_7 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_30" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 205 'getelementptr' 'input_0_0_V_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (1.91ns)   --->   "%add_ln1117_21 = add i8 %add_ln1117, %zext_ln32_6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 206 'add' 'add_ln1117_21' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1117_31 = zext i8 %add_ln1117_21 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 207 'zext' 'zext_ln1117_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_8 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_31" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 208 'getelementptr' 'input_0_0_V_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (1.91ns)   --->   "%add_ln1117_23 = add i8 %add_ln1117_4, %zext_ln32_6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 209 'add' 'add_ln1117_23' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1117_33 = zext i8 %add_ln1117_23 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 210 'zext' 'zext_ln1117_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%input_0_1_V_addr_7 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_33" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 211 'getelementptr' 'input_0_1_V_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (1.91ns)   --->   "%add_ln1117_24 = add i8 %add_ln1117_2, %zext_ln32_6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 212 'add' 'add_ln1117_24' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1117_34 = zext i8 %add_ln1117_24 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 213 'zext' 'zext_ln1117_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%input_0_1_V_addr_8 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_34" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 214 'getelementptr' 'input_0_1_V_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%input_0_2_V_addr_7 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_33" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 215 'getelementptr' 'input_0_2_V_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%input_0_2_V_addr_8 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_34" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 216 'getelementptr' 'input_0_2_V_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_7 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_30" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 217 'getelementptr' 'input_1_0_V_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_8 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_31" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 218 'getelementptr' 'input_1_0_V_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%input_1_1_V_addr_7 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_33" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 219 'getelementptr' 'input_1_1_V_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%input_1_1_V_addr_8 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_34" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 220 'getelementptr' 'input_1_1_V_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%input_1_2_V_addr_7 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_33" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 221 'getelementptr' 'input_1_2_V_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%input_1_2_V_addr_8 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_34" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 222 'getelementptr' 'input_1_2_V_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_7 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_30" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 223 'getelementptr' 'input_2_0_V_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_8 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_31" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 224 'getelementptr' 'input_2_0_V_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%input_2_1_V_addr_7 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_33" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 225 'getelementptr' 'input_2_1_V_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (0.00ns)   --->   "%input_2_1_V_addr_8 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_34" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 226 'getelementptr' 'input_2_1_V_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%input_2_2_V_addr_7 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_33" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 227 'getelementptr' 'input_2_2_V_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%input_2_2_V_addr_8 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_34" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 228 'getelementptr' 'input_2_2_V_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i3 %select_ln32_9 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 229 'zext' 'zext_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%conv_1_weights_V_0_0_1 = getelementptr [6 x i8]* @conv_1_weights_V_0_0, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 230 'getelementptr' 'conv_1_weights_V_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 231 [2/2] (3.25ns)   --->   "%conv_1_weights_V_0_0_2 = load i8* %conv_1_weights_V_0_0_1, align 1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 231 'load' 'conv_1_weights_V_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_10 : Operation 232 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln32, label %branch26 [
    i3 0, label %branch24
    i3 1, label %branch25
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 232 'switch' <Predicate = (!icmp_ln8)> <Delay = 1.13>
ST_10 : Operation 233 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch53 [
    i3 0, label %branch51
    i3 1, label %branch52
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 233 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 == 1)> <Delay = 1.13>
ST_10 : Operation 234 [2/2] (3.25ns)   --->   "%input_1_1_V_load = load i14* %input_1_1_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 234 'load' 'input_1_1_V_load' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 235 [2/2] (3.25ns)   --->   "%input_1_0_V_load = load i14* %input_1_0_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 235 'load' 'input_1_0_V_load' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 236 [2/2] (3.25ns)   --->   "%input_1_2_V_load = load i14* %input_1_2_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 236 'load' 'input_1_2_V_load' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 237 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch26133 [
    i3 0, label %branch24129
    i3 1, label %branch25131
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 237 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 == 0)> <Delay = 1.13>
ST_10 : Operation 238 [2/2] (3.25ns)   --->   "%input_0_1_V_load = load i14* %input_0_1_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 238 'load' 'input_0_1_V_load' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 239 [2/2] (3.25ns)   --->   "%input_0_0_V_load = load i14* %input_0_0_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 239 'load' 'input_0_0_V_load' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 240 [2/2] (3.25ns)   --->   "%input_0_2_V_load = load i14* %input_0_2_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 240 'load' 'input_0_2_V_load' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 241 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch80 [
    i3 0, label %branch78
    i3 1, label %branch79
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 241 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.13>
ST_10 : Operation 242 [2/2] (3.25ns)   --->   "%input_2_1_V_load = load i14* %input_2_1_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 242 'load' 'input_2_1_V_load' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 243 [2/2] (3.25ns)   --->   "%input_2_0_V_load = load i14* %input_2_0_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 243 'load' 'input_2_0_V_load' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 244 [2/2] (3.25ns)   --->   "%input_2_2_V_load = load i14* %input_2_2_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 244 'load' 'input_2_2_V_load' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%conv_1_weights_V_0_1_1 = getelementptr [6 x i8]* @conv_1_weights_V_0_1, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 245 'getelementptr' 'conv_1_weights_V_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 246 [2/2] (3.25ns)   --->   "%conv_1_weights_V_0_1_2 = load i8* %conv_1_weights_V_0_1_1, align 1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 246 'load' 'conv_1_weights_V_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_10 : Operation 247 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln32, label %branch23 [
    i3 0, label %branch21
    i3 1, label %branch22
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 247 'switch' <Predicate = (!icmp_ln8)> <Delay = 1.13>
ST_10 : Operation 248 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch50 [
    i3 0, label %branch48
    i3 1, label %branch49
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 248 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 == 1)> <Delay = 1.13>
ST_10 : Operation 249 [2/2] (3.25ns)   --->   "%input_1_2_V_load_1 = load i14* %input_1_2_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 249 'load' 'input_1_2_V_load_1' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 250 [2/2] (3.25ns)   --->   "%input_1_1_V_load_1 = load i14* %input_1_1_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 250 'load' 'input_1_1_V_load_1' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 251 [2/2] (3.25ns)   --->   "%input_1_0_V_load_1 = load i14* %input_1_0_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 251 'load' 'input_1_0_V_load_1' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 252 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch23120 [
    i3 0, label %branch21116
    i3 1, label %branch22118
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 252 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 == 0)> <Delay = 1.13>
ST_10 : Operation 253 [2/2] (3.25ns)   --->   "%input_0_2_V_load_1 = load i14* %input_0_2_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 253 'load' 'input_0_2_V_load_1' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 254 [2/2] (3.25ns)   --->   "%input_0_1_V_load_1 = load i14* %input_0_1_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 254 'load' 'input_0_1_V_load_1' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 255 [2/2] (3.25ns)   --->   "%input_0_0_V_load_1 = load i14* %input_0_0_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 255 'load' 'input_0_0_V_load_1' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 256 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch77 [
    i3 0, label %branch75
    i3 1, label %branch76
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 256 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.13>
ST_10 : Operation 257 [2/2] (3.25ns)   --->   "%input_2_2_V_load_1 = load i14* %input_2_2_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 257 'load' 'input_2_2_V_load_1' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 258 [2/2] (3.25ns)   --->   "%input_2_1_V_load_1 = load i14* %input_2_1_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 258 'load' 'input_2_1_V_load_1' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 259 [2/2] (3.25ns)   --->   "%input_2_0_V_load_1 = load i14* %input_2_0_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 259 'load' 'input_2_0_V_load_1' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "%conv_1_weights_V_0_2_1 = getelementptr [6 x i9]* @conv_1_weights_V_0_2, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 260 'getelementptr' 'conv_1_weights_V_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 261 [2/2] (3.25ns)   --->   "%conv_1_weights_V_0_2_2 = load i9* %conv_1_weights_V_0_2_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 261 'load' 'conv_1_weights_V_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_10 : Operation 262 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln32, label %branch20 [
    i3 0, label %branch18
    i3 1, label %branch19
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 262 'switch' <Predicate = (!icmp_ln8)> <Delay = 1.13>
ST_10 : Operation 263 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch47 [
    i3 0, label %branch45
    i3 1, label %branch46
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 263 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 == 1)> <Delay = 1.13>
ST_10 : Operation 264 [2/2] (3.25ns)   --->   "%input_1_0_V_load_2 = load i14* %input_1_0_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 264 'load' 'input_1_0_V_load_2' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 265 [2/2] (3.25ns)   --->   "%input_1_2_V_load_2 = load i14* %input_1_2_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 265 'load' 'input_1_2_V_load_2' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 266 [2/2] (3.25ns)   --->   "%input_1_1_V_load_2 = load i14* %input_1_1_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 266 'load' 'input_1_1_V_load_2' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 267 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch20107 [
    i3 0, label %branch18103
    i3 1, label %branch19105
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 267 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 == 0)> <Delay = 1.13>
ST_10 : Operation 268 [2/2] (3.25ns)   --->   "%input_0_0_V_load_2 = load i14* %input_0_0_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 268 'load' 'input_0_0_V_load_2' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 269 [2/2] (3.25ns)   --->   "%input_0_2_V_load_2 = load i14* %input_0_2_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 269 'load' 'input_0_2_V_load_2' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 270 [2/2] (3.25ns)   --->   "%input_0_1_V_load_2 = load i14* %input_0_1_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 270 'load' 'input_0_1_V_load_2' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 271 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch74 [
    i3 0, label %branch72
    i3 1, label %branch73
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 271 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.13>
ST_10 : Operation 272 [2/2] (3.25ns)   --->   "%input_2_0_V_load_2 = load i14* %input_2_0_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 272 'load' 'input_2_0_V_load_2' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 273 [2/2] (3.25ns)   --->   "%input_2_2_V_load_2 = load i14* %input_2_2_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 273 'load' 'input_2_2_V_load_2' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 274 [2/2] (3.25ns)   --->   "%input_2_1_V_load_2 = load i14* %input_2_1_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 274 'load' 'input_2_1_V_load_2' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%conv_1_weights_V_1_0_1 = getelementptr [6 x i9]* @conv_1_weights_V_1_0, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 275 'getelementptr' 'conv_1_weights_V_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 276 [2/2] (3.25ns)   --->   "%conv_1_weights_V_1_0_2 = load i9* %conv_1_weights_V_1_0_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 276 'load' 'conv_1_weights_V_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_10 : Operation 277 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln32, label %branch17 [
    i3 0, label %branch15
    i3 1, label %branch16
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 277 'switch' <Predicate = (!icmp_ln8)> <Delay = 1.13>
ST_10 : Operation 278 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch71 [
    i3 0, label %branch69
    i3 1, label %branch70
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 278 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 == 1)> <Delay = 1.13>
ST_10 : Operation 279 [2/2] (3.25ns)   --->   "%input_2_1_V_load_3 = load i14* %input_2_1_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 279 'load' 'input_2_1_V_load_3' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 280 [2/2] (3.25ns)   --->   "%input_2_0_V_load_3 = load i14* %input_2_0_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 280 'load' 'input_2_0_V_load_3' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 281 [2/2] (3.25ns)   --->   "%input_2_2_V_load_3 = load i14* %input_2_2_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 281 'load' 'input_2_2_V_load_3' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 282 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch44 [
    i3 0, label %branch42
    i3 1, label %branch43
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 282 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 == 0)> <Delay = 1.13>
ST_10 : Operation 283 [2/2] (3.25ns)   --->   "%input_1_1_V_load_3 = load i14* %input_1_1_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 283 'load' 'input_1_1_V_load_3' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 284 [2/2] (3.25ns)   --->   "%input_1_0_V_load_3 = load i14* %input_1_0_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 284 'load' 'input_1_0_V_load_3' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 285 [2/2] (3.25ns)   --->   "%input_1_2_V_load_3 = load i14* %input_1_2_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 285 'load' 'input_1_2_V_load_3' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 286 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch1794 [
    i3 0, label %branch1590
    i3 1, label %branch1692
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 286 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.13>
ST_10 : Operation 287 [2/2] (3.25ns)   --->   "%input_0_1_V_load_3 = load i14* %input_0_1_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 287 'load' 'input_0_1_V_load_3' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 288 [2/2] (3.25ns)   --->   "%input_0_0_V_load_3 = load i14* %input_0_0_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 288 'load' 'input_0_0_V_load_3' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 289 [2/2] (3.25ns)   --->   "%input_0_2_V_load_3 = load i14* %input_0_2_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 289 'load' 'input_0_2_V_load_3' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%conv_1_weights_V_1_1_1 = getelementptr [6 x i8]* @conv_1_weights_V_1_1, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 290 'getelementptr' 'conv_1_weights_V_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 291 [2/2] (3.25ns)   --->   "%conv_1_weights_V_1_1_2 = load i8* %conv_1_weights_V_1_1_1, align 1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 291 'load' 'conv_1_weights_V_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_10 : Operation 292 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln32, label %branch14 [
    i3 0, label %branch12
    i3 1, label %branch13
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 292 'switch' <Predicate = (!icmp_ln8)> <Delay = 1.13>
ST_10 : Operation 293 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch68 [
    i3 0, label %branch66
    i3 1, label %branch67
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 293 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 == 1)> <Delay = 1.13>
ST_10 : Operation 294 [2/2] (3.25ns)   --->   "%input_2_2_V_load_4 = load i14* %input_2_2_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 294 'load' 'input_2_2_V_load_4' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 295 [2/2] (3.25ns)   --->   "%input_2_1_V_load_4 = load i14* %input_2_1_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 295 'load' 'input_2_1_V_load_4' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 296 [2/2] (3.25ns)   --->   "%input_2_0_V_load_4 = load i14* %input_2_0_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 296 'load' 'input_2_0_V_load_4' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 297 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch41 [
    i3 0, label %branch39
    i3 1, label %branch40
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 297 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 == 0)> <Delay = 1.13>
ST_10 : Operation 298 [2/2] (3.25ns)   --->   "%input_1_2_V_load_4 = load i14* %input_1_2_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 298 'load' 'input_1_2_V_load_4' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 299 [2/2] (3.25ns)   --->   "%input_1_1_V_load_4 = load i14* %input_1_1_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 299 'load' 'input_1_1_V_load_4' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 300 [2/2] (3.25ns)   --->   "%input_1_0_V_load_4 = load i14* %input_1_0_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 300 'load' 'input_1_0_V_load_4' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 301 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch1478 [
    i3 0, label %branch1274
    i3 1, label %branch1376
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 301 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.13>
ST_10 : Operation 302 [2/2] (3.25ns)   --->   "%input_0_2_V_load_4 = load i14* %input_0_2_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 302 'load' 'input_0_2_V_load_4' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 303 [2/2] (3.25ns)   --->   "%input_0_1_V_load_4 = load i14* %input_0_1_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 303 'load' 'input_0_1_V_load_4' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 304 [2/2] (3.25ns)   --->   "%input_0_0_V_load_4 = load i14* %input_0_0_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 304 'load' 'input_0_0_V_load_4' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 305 [1/1] (0.00ns)   --->   "%conv_1_weights_V_1_2_1 = getelementptr [6 x i9]* @conv_1_weights_V_1_2, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 305 'getelementptr' 'conv_1_weights_V_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 306 [2/2] (3.25ns)   --->   "%conv_1_weights_V_1_2_2 = load i9* %conv_1_weights_V_1_2_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 306 'load' 'conv_1_weights_V_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_10 : Operation 307 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln32, label %branch11 [
    i3 0, label %branch9
    i3 1, label %branch10
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 307 'switch' <Predicate = (!icmp_ln8)> <Delay = 1.13>
ST_10 : Operation 308 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch65 [
    i3 0, label %branch63
    i3 1, label %branch64
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 308 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 == 1)> <Delay = 1.13>
ST_10 : Operation 309 [2/2] (3.25ns)   --->   "%input_2_0_V_load_5 = load i14* %input_2_0_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 309 'load' 'input_2_0_V_load_5' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 310 [2/2] (3.25ns)   --->   "%input_2_2_V_load_5 = load i14* %input_2_2_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 310 'load' 'input_2_2_V_load_5' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 311 [2/2] (3.25ns)   --->   "%input_2_1_V_load_5 = load i14* %input_2_1_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 311 'load' 'input_2_1_V_load_5' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 312 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch38 [
    i3 0, label %branch36
    i3 1, label %branch37
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 312 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 == 0)> <Delay = 1.13>
ST_10 : Operation 313 [2/2] (3.25ns)   --->   "%input_1_0_V_load_5 = load i14* %input_1_0_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 313 'load' 'input_1_0_V_load_5' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 314 [2/2] (3.25ns)   --->   "%input_1_2_V_load_5 = load i14* %input_1_2_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 314 'load' 'input_1_2_V_load_5' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 315 [2/2] (3.25ns)   --->   "%input_1_1_V_load_5 = load i14* %input_1_1_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 315 'load' 'input_1_1_V_load_5' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 316 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch1165 [
    i3 0, label %branch961
    i3 1, label %branch1063
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 316 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.13>
ST_10 : Operation 317 [2/2] (3.25ns)   --->   "%input_0_0_V_load_5 = load i14* %input_0_0_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 317 'load' 'input_0_0_V_load_5' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 318 [2/2] (3.25ns)   --->   "%input_0_2_V_load_5 = load i14* %input_0_2_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 318 'load' 'input_0_2_V_load_5' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 319 [2/2] (3.25ns)   --->   "%input_0_1_V_load_5 = load i14* %input_0_1_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 319 'load' 'input_0_1_V_load_5' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 320 [1/1] (0.00ns)   --->   "%conv_1_weights_V_2_0_1 = getelementptr [6 x i9]* @conv_1_weights_V_2_0, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 320 'getelementptr' 'conv_1_weights_V_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 321 [2/2] (3.25ns)   --->   "%conv_1_weights_V_2_0_2 = load i9* %conv_1_weights_V_2_0_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 321 'load' 'conv_1_weights_V_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_10 : Operation 322 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln32, label %branch8 [
    i3 0, label %branch6
    i3 1, label %branch7
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 322 'switch' <Predicate = (!icmp_ln8)> <Delay = 1.13>
ST_10 : Operation 323 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch852 [
    i3 0, label %branch648
    i3 1, label %branch750
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 323 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 == 1)> <Delay = 1.13>
ST_10 : Operation 324 [2/2] (3.25ns)   --->   "%input_0_1_V_load_6 = load i14* %input_0_1_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 324 'load' 'input_0_1_V_load_6' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 325 [2/2] (3.25ns)   --->   "%input_0_0_V_load_6 = load i14* %input_0_0_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 325 'load' 'input_0_0_V_load_6' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 326 [2/2] (3.25ns)   --->   "%input_0_2_V_load_6 = load i14* %input_0_2_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 326 'load' 'input_0_2_V_load_6' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 327 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch62 [
    i3 0, label %branch60
    i3 1, label %branch61
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 327 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 == 0)> <Delay = 1.13>
ST_10 : Operation 328 [2/2] (3.25ns)   --->   "%input_2_1_V_load_6 = load i14* %input_2_1_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 328 'load' 'input_2_1_V_load_6' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 329 [2/2] (3.25ns)   --->   "%input_2_0_V_load_6 = load i14* %input_2_0_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 329 'load' 'input_2_0_V_load_6' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 330 [2/2] (3.25ns)   --->   "%input_2_2_V_load_6 = load i14* %input_2_2_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 330 'load' 'input_2_2_V_load_6' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 331 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch35 [
    i3 0, label %branch33
    i3 1, label %branch34
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 331 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.13>
ST_10 : Operation 332 [2/2] (3.25ns)   --->   "%input_1_1_V_load_6 = load i14* %input_1_1_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 332 'load' 'input_1_1_V_load_6' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 333 [2/2] (3.25ns)   --->   "%input_1_0_V_load_6 = load i14* %input_1_0_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 333 'load' 'input_1_0_V_load_6' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 334 [2/2] (3.25ns)   --->   "%input_1_2_V_load_6 = load i14* %input_1_2_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 334 'load' 'input_1_2_V_load_6' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%conv_1_weights_V_2_1_1 = getelementptr [6 x i9]* @conv_1_weights_V_2_1, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 335 'getelementptr' 'conv_1_weights_V_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 336 [2/2] (3.25ns)   --->   "%conv_1_weights_V_2_1_2 = load i9* %conv_1_weights_V_2_1_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 336 'load' 'conv_1_weights_V_2_1_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_10 : Operation 337 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln32, label %branch5 [
    i3 0, label %branch3
    i3 1, label %branch4
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 337 'switch' <Predicate = (!icmp_ln8)> <Delay = 1.13>
ST_10 : Operation 338 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch536 [
    i3 0, label %branch332
    i3 1, label %branch434
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 338 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 == 1)> <Delay = 1.13>
ST_10 : Operation 339 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch59 [
    i3 0, label %branch57
    i3 1, label %branch58
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 339 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 == 0)> <Delay = 1.13>
ST_10 : Operation 340 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch32 [
    i3 0, label %branch30
    i3 1, label %branch31
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 340 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.13>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%conv_1_weights_V_2_2_1 = getelementptr [6 x i9]* @conv_1_weights_V_2_2, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 341 'getelementptr' 'conv_1_weights_V_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 342 [2/2] (3.25ns)   --->   "%conv_1_weights_V_2_2_2 = load i9* %conv_1_weights_V_2_2_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 342 'load' 'conv_1_weights_V_2_2_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_10 : Operation 343 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln32, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 343 'switch' <Predicate = (!icmp_ln8)> <Delay = 1.13>
ST_10 : Operation 344 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch223 [
    i3 0, label %branch019
    i3 1, label %branch121
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 344 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 == 1)> <Delay = 1.13>
ST_10 : Operation 345 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch56 [
    i3 0, label %branch54
    i3 1, label %branch55
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 345 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 == 0)> <Delay = 1.13>
ST_10 : Operation 346 [1/1] (1.13ns)   --->   "switch i3 %select_ln32_11, label %branch29 [
    i3 0, label %branch27
    i3 1, label %branch28
  ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 346 'switch' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.13>
ST_10 : Operation 347 [1/1] (0.00ns)   --->   "%conv_1_bias_V_addr = getelementptr [6 x i7]* @conv_1_bias_V, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 347 'getelementptr' 'conv_1_bias_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 348 [2/2] (3.25ns)   --->   "%p_Val2_s = load i7* %conv_1_bias_V_addr, align 1" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 348 'load' 'p_Val2_s' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>

State 11 <SV = 10> <Delay = 16.2>
ST_11 : Operation 349 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 349 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 350 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4056, i64 4056, i64 4056)"   --->   Operation 350 'speclooptripcount' 'empty_75' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %select_ln32_1 to i10" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 351 'zext' 'zext_ln203' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 352 [1/1] (3.36ns) (grouped into DSP with root node add_ln203)   --->   "%mul_ln203 = mul i10 26, %zext_ln203" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 352 'mul' 'mul_ln203' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 353 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 353 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i5 %select_ln32_10 to i10" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 354 'zext' 'zext_ln32_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 355 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln203 = add i10 %mul_ln203, %zext_ln32_3" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 355 'add' 'add_ln203' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 356 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln203, i3 0)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 356 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_17 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln203, i1 false)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 357 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i11 %tmp_17 to i13" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 358 'zext' 'zext_ln203_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i13 %p_shl_cast, %zext_ln203_13" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 359 'sub' 'sub_ln203' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 360 [1/1] (1.91ns)   --->   "%add_ln1117_13 = add i8 %add_ln1117_5, %zext_ln32_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 360 'add' 'add_ln1117_13' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln1117_22 = zext i8 %add_ln1117_13 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 361 'zext' 'zext_ln1117_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 362 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_3 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 362 'getelementptr' 'input_0_0_V_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 363 [1/1] (1.91ns)   --->   "%add_ln1117_16 = add i8 %add_ln1117_6, %zext_ln32_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 363 'add' 'add_ln1117_16' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln1117_25 = zext i8 %add_ln1117_16 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 364 'zext' 'zext_ln1117_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 365 [1/1] (0.00ns)   --->   "%input_0_1_V_addr_3 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 365 'getelementptr' 'input_0_1_V_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 366 [1/1] (0.00ns)   --->   "%input_0_2_V_addr_3 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 366 'getelementptr' 'input_0_2_V_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 367 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_3 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 367 'getelementptr' 'input_1_0_V_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 368 [1/1] (0.00ns)   --->   "%input_1_1_V_addr_3 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 368 'getelementptr' 'input_1_1_V_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 369 [1/1] (0.00ns)   --->   "%input_1_2_V_addr_3 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 369 'getelementptr' 'input_1_2_V_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 370 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_3 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 370 'getelementptr' 'input_2_0_V_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 371 [1/1] (0.00ns)   --->   "%input_2_1_V_addr_3 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 371 'getelementptr' 'input_2_1_V_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 372 [1/1] (0.00ns)   --->   "%input_2_2_V_addr_3 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 372 'getelementptr' 'input_2_2_V_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 373 [1/1] (1.91ns)   --->   "%add_ln1117_19 = add i8 %add_ln1117_5, %zext_ln32_6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 373 'add' 'add_ln1117_19' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln1117_29 = zext i8 %add_ln1117_19 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 374 'zext' 'zext_ln1117_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 375 [1/1] (0.00ns)   --->   "%input_0_0_V_addr_6 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 375 'getelementptr' 'input_0_0_V_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 376 [1/1] (1.91ns)   --->   "%add_ln1117_22 = add i8 %add_ln1117_6, %zext_ln32_6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 376 'add' 'add_ln1117_22' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln1117_32 = zext i8 %add_ln1117_22 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 377 'zext' 'zext_ln1117_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 378 [1/1] (0.00ns)   --->   "%input_0_1_V_addr_6 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 378 'getelementptr' 'input_0_1_V_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 379 [1/1] (0.00ns)   --->   "%input_0_2_V_addr_6 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 379 'getelementptr' 'input_0_2_V_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 380 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_6 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 380 'getelementptr' 'input_1_0_V_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 381 [1/1] (0.00ns)   --->   "%input_1_1_V_addr_6 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 381 'getelementptr' 'input_1_1_V_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 382 [1/1] (0.00ns)   --->   "%input_1_2_V_addr_6 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 382 'getelementptr' 'input_1_2_V_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 383 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_6 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 383 'getelementptr' 'input_2_0_V_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 384 [1/1] (0.00ns)   --->   "%input_2_1_V_addr_6 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 384 'getelementptr' 'input_2_1_V_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 385 [1/1] (0.00ns)   --->   "%input_2_2_V_addr_6 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 385 'getelementptr' 'input_2_2_V_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 386 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str31049) nounwind" [cnn_ap_lp/conv_1.cpp:15]   --->   Operation 386 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31049)" [cnn_ap_lp/conv_1.cpp:15]   --->   Operation 387 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 388 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str41050) nounwind" [cnn_ap_lp/conv_1.cpp:16]   --->   Operation 388 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln203_14 = zext i3 %select_ln32_9 to i13" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 389 'zext' 'zext_ln203_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 390 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln203_7 = add i13 %sub_ln203, %zext_ln203_14" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 390 'add' 'add_ln203_7' <Predicate = (!icmp_ln8)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln203_15 = zext i13 %add_ln203_7 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 391 'zext' 'zext_ln203_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 392 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_15" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 392 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 393 [1/2] (3.25ns)   --->   "%conv_1_weights_V_0_0_2 = load i8* %conv_1_weights_V_0_0_1, align 1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 393 'load' 'conv_1_weights_V_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_11 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i8 %conv_1_weights_V_0_0_2 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 394 'sext' 'sext_ln1117' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 395 [1/2] (3.25ns)   --->   "%input_1_1_V_load = load i14* %input_1_1_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 395 'load' 'input_1_1_V_load' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 396 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 396 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 2.02>
ST_11 : Operation 397 [1/2] (3.25ns)   --->   "%input_1_0_V_load = load i14* %input_1_0_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 397 'load' 'input_1_0_V_load' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 398 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 398 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 2.02>
ST_11 : Operation 399 [1/2] (3.25ns)   --->   "%input_1_2_V_load = load i14* %input_1_2_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 399 'load' 'input_1_2_V_load' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 400 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 400 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_11 : Operation 401 [1/2] (3.25ns)   --->   "%input_0_1_V_load = load i14* %input_0_1_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 401 'load' 'input_0_1_V_load' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 402 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 402 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 2.02>
ST_11 : Operation 403 [1/2] (3.25ns)   --->   "%input_0_0_V_load = load i14* %input_0_0_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 403 'load' 'input_0_0_V_load' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 404 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 404 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 2.02>
ST_11 : Operation 405 [1/2] (3.25ns)   --->   "%input_0_2_V_load = load i14* %input_0_2_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 405 'load' 'input_0_2_V_load' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 406 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 406 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_11 : Operation 407 [1/2] (3.25ns)   --->   "%input_2_1_V_load = load i14* %input_2_1_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 407 'load' 'input_2_1_V_load' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 408 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 408 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 2.02>
ST_11 : Operation 409 [1/2] (3.25ns)   --->   "%input_2_0_V_load = load i14* %input_2_0_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 409 'load' 'input_2_0_V_load' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 410 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 410 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 2.02>
ST_11 : Operation 411 [1/2] (3.25ns)   --->   "%input_2_2_V_load = load i14* %input_2_2_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 411 'load' 'input_2_2_V_load' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 412 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 412 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_11 : Operation 413 [1/1] (0.00ns)   --->   "%phi_ln1117 = phi i14 [ %input_0_0_V_load, %branch24129 ], [ %input_0_1_V_load, %branch25131 ], [ %input_0_2_V_load, %branch26133 ], [ %input_1_0_V_load, %branch51 ], [ %input_1_1_V_load, %branch52 ], [ %input_1_2_V_load, %branch53 ], [ %input_2_0_V_load, %branch78 ], [ %input_2_1_V_load, %branch79 ], [ %input_2_2_V_load, %branch80 ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 413 'phi' 'phi_ln1117' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %phi_ln1117 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 414 'sext' 'sext_ln1118' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 415 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i22 %sext_ln1118, %sext_ln1117" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 415 'mul' 'mul_ln1118' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 416 [1/2] (3.25ns)   --->   "%conv_1_weights_V_0_1_2 = load i8* %conv_1_weights_V_0_1_1, align 1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 416 'load' 'conv_1_weights_V_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_11 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln1117_1 = sext i8 %conv_1_weights_V_0_1_2 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 417 'sext' 'sext_ln1117_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 418 [1/2] (3.25ns)   --->   "%input_1_2_V_load_1 = load i14* %input_1_2_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 418 'load' 'input_1_2_V_load_1' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 419 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 419 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 2.02>
ST_11 : Operation 420 [1/2] (3.25ns)   --->   "%input_1_1_V_load_1 = load i14* %input_1_1_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 420 'load' 'input_1_1_V_load_1' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 421 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 421 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 2.02>
ST_11 : Operation 422 [1/2] (3.25ns)   --->   "%input_1_0_V_load_1 = load i14* %input_1_0_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 422 'load' 'input_1_0_V_load_1' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 423 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 423 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_11 : Operation 424 [1/2] (3.25ns)   --->   "%input_0_2_V_load_1 = load i14* %input_0_2_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 424 'load' 'input_0_2_V_load_1' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 425 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 425 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 2.02>
ST_11 : Operation 426 [1/2] (3.25ns)   --->   "%input_0_1_V_load_1 = load i14* %input_0_1_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 426 'load' 'input_0_1_V_load_1' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 427 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 427 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 2.02>
ST_11 : Operation 428 [1/2] (3.25ns)   --->   "%input_0_0_V_load_1 = load i14* %input_0_0_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 428 'load' 'input_0_0_V_load_1' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 429 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 429 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_11 : Operation 430 [1/2] (3.25ns)   --->   "%input_2_2_V_load_1 = load i14* %input_2_2_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 430 'load' 'input_2_2_V_load_1' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 431 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 431 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 2.02>
ST_11 : Operation 432 [1/2] (3.25ns)   --->   "%input_2_1_V_load_1 = load i14* %input_2_1_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 432 'load' 'input_2_1_V_load_1' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 433 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 433 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 2.02>
ST_11 : Operation 434 [1/2] (3.25ns)   --->   "%input_2_0_V_load_1 = load i14* %input_2_0_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 434 'load' 'input_2_0_V_load_1' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 435 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 435 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_11 : Operation 436 [1/1] (0.00ns)   --->   "%phi_ln1117_1 = phi i14 [ %input_0_1_V_load_1, %branch21116 ], [ %input_0_2_V_load_1, %branch22118 ], [ %input_0_0_V_load_1, %branch23120 ], [ %input_1_1_V_load_1, %branch48 ], [ %input_1_2_V_load_1, %branch49 ], [ %input_1_0_V_load_1, %branch50 ], [ %input_2_1_V_load_1, %branch75 ], [ %input_2_2_V_load_1, %branch76 ], [ %input_2_0_V_load_1, %branch77 ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 436 'phi' 'phi_ln1117_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i14 %phi_ln1117_1 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 437 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 438 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i22 %sext_ln1117_1, %sext_ln1118_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 438 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i22 %mul_ln1118_1 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 439 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_8 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %mul_ln1118, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 440 'partselect' 'tmp_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 441 [1/1] (0.00ns)   --->   "%shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_8, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 441 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i22 %shl_ln to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 442 'zext' 'zext_ln703' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i23 %sext_ln1118_3 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 443 'zext' 'zext_ln1192' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 444 [1/1] (2.28ns)   --->   "%add_ln1192 = add i24 %zext_ln703, %zext_ln1192" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 444 'add' 'add_ln1192' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 445 [1/2] (3.25ns)   --->   "%conv_1_weights_V_0_2_2 = load i9* %conv_1_weights_V_0_2_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 445 'load' 'conv_1_weights_V_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_11 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln1117_2 = sext i9 %conv_1_weights_V_0_2_2 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 446 'sext' 'sext_ln1117_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 447 [1/2] (3.25ns)   --->   "%input_1_0_V_load_2 = load i14* %input_1_0_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 447 'load' 'input_1_0_V_load_2' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 448 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 448 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 2.02>
ST_11 : Operation 449 [1/2] (3.25ns)   --->   "%input_1_2_V_load_2 = load i14* %input_1_2_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 449 'load' 'input_1_2_V_load_2' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 450 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 450 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 2.02>
ST_11 : Operation 451 [1/2] (3.25ns)   --->   "%input_1_1_V_load_2 = load i14* %input_1_1_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 451 'load' 'input_1_1_V_load_2' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 452 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 452 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_11 : Operation 453 [1/2] (3.25ns)   --->   "%input_0_0_V_load_2 = load i14* %input_0_0_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 453 'load' 'input_0_0_V_load_2' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 454 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 454 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 2.02>
ST_11 : Operation 455 [1/2] (3.25ns)   --->   "%input_0_2_V_load_2 = load i14* %input_0_2_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 455 'load' 'input_0_2_V_load_2' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 456 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 456 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 2.02>
ST_11 : Operation 457 [1/2] (3.25ns)   --->   "%input_0_1_V_load_2 = load i14* %input_0_1_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 457 'load' 'input_0_1_V_load_2' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 458 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 458 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_11 : Operation 459 [1/2] (3.25ns)   --->   "%input_2_0_V_load_2 = load i14* %input_2_0_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 459 'load' 'input_2_0_V_load_2' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 460 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 460 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 2.02>
ST_11 : Operation 461 [1/2] (3.25ns)   --->   "%input_2_2_V_load_2 = load i14* %input_2_2_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 461 'load' 'input_2_2_V_load_2' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 462 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 462 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 2.02>
ST_11 : Operation 463 [1/2] (3.25ns)   --->   "%input_2_1_V_load_2 = load i14* %input_2_1_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 463 'load' 'input_2_1_V_load_2' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 464 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 464 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_11 : Operation 465 [1/1] (0.00ns)   --->   "%phi_ln1117_2 = phi i14 [ %input_0_2_V_load_2, %branch18103 ], [ %input_0_0_V_load_2, %branch19105 ], [ %input_0_1_V_load_2, %branch20107 ], [ %input_1_2_V_load_2, %branch45 ], [ %input_1_0_V_load_2, %branch46 ], [ %input_1_1_V_load_2, %branch47 ], [ %input_2_2_V_load_2, %branch72 ], [ %input_2_0_V_load_2, %branch73 ], [ %input_2_1_V_load_2, %branch74 ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 465 'phi' 'phi_ln1117_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i14 %phi_ln1117_2 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 466 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 467 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i23 %sext_ln1117_2, %sext_ln1118_4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 467 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i23 %mul_ln1118_2 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 468 'sext' 'sext_ln1118_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_9 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 469 'partselect' 'tmp_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 470 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_9, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 470 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i22 %shl_ln728_1 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 471 'zext' 'zext_ln703_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln1192_1 = zext i24 %sext_ln1118_5 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 472 'zext' 'zext_ln1192_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 473 [1/1] (2.31ns)   --->   "%add_ln1192_1 = add i25 %zext_ln703_2, %zext_ln1192_1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 473 'add' 'add_ln1192_1' <Predicate = (!icmp_ln8)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 474 [1/2] (3.25ns)   --->   "%conv_1_weights_V_1_0_2 = load i9* %conv_1_weights_V_1_0_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 474 'load' 'conv_1_weights_V_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_11 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln1117_3 = sext i9 %conv_1_weights_V_1_0_2 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 475 'sext' 'sext_ln1117_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 476 [1/2] (3.25ns)   --->   "%input_2_1_V_load_3 = load i14* %input_2_1_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 476 'load' 'input_2_1_V_load_3' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 477 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 477 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 2.02>
ST_11 : Operation 478 [1/2] (3.25ns)   --->   "%input_2_0_V_load_3 = load i14* %input_2_0_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 478 'load' 'input_2_0_V_load_3' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 479 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 479 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 2.02>
ST_11 : Operation 480 [1/2] (3.25ns)   --->   "%input_2_2_V_load_3 = load i14* %input_2_2_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 480 'load' 'input_2_2_V_load_3' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 481 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 481 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_11 : Operation 482 [1/2] (3.25ns)   --->   "%input_1_1_V_load_3 = load i14* %input_1_1_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 482 'load' 'input_1_1_V_load_3' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 483 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 483 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 2.02>
ST_11 : Operation 484 [1/2] (3.25ns)   --->   "%input_1_0_V_load_3 = load i14* %input_1_0_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 484 'load' 'input_1_0_V_load_3' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 485 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 485 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 2.02>
ST_11 : Operation 486 [1/2] (3.25ns)   --->   "%input_1_2_V_load_3 = load i14* %input_1_2_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 486 'load' 'input_1_2_V_load_3' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 487 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 487 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_11 : Operation 488 [1/2] (3.25ns)   --->   "%input_0_1_V_load_3 = load i14* %input_0_1_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 488 'load' 'input_0_1_V_load_3' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 489 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 489 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 2.02>
ST_11 : Operation 490 [1/2] (3.25ns)   --->   "%input_0_0_V_load_3 = load i14* %input_0_0_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 490 'load' 'input_0_0_V_load_3' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 491 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 491 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 2.02>
ST_11 : Operation 492 [1/2] (3.25ns)   --->   "%input_0_2_V_load_3 = load i14* %input_0_2_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 492 'load' 'input_0_2_V_load_3' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 493 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 493 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_11 : Operation 494 [1/1] (0.00ns)   --->   "%phi_ln1117_3 = phi i14 [ %input_1_0_V_load_3, %branch42 ], [ %input_1_1_V_load_3, %branch43 ], [ %input_1_2_V_load_3, %branch44 ], [ %input_2_0_V_load_3, %branch69 ], [ %input_2_1_V_load_3, %branch70 ], [ %input_2_2_V_load_3, %branch71 ], [ %input_0_0_V_load_3, %branch1590 ], [ %input_0_1_V_load_3, %branch1692 ], [ %input_0_2_V_load_3, %branch1794 ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 494 'phi' 'phi_ln1117_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i14 %phi_ln1117_3 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 495 'sext' 'sext_ln1118_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 496 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i23 %sext_ln1117_3, %sext_ln1118_6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 496 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_10 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_1, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 497 'partselect' 'tmp_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 498 [1/2] (3.25ns)   --->   "%conv_1_weights_V_1_1_2 = load i8* %conv_1_weights_V_1_1_1, align 1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 498 'load' 'conv_1_weights_V_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_11 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln1117_4 = sext i8 %conv_1_weights_V_1_1_2 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 499 'sext' 'sext_ln1117_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 500 [1/2] (3.25ns)   --->   "%input_2_2_V_load_4 = load i14* %input_2_2_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 500 'load' 'input_2_2_V_load_4' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 501 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 501 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 2.02>
ST_11 : Operation 502 [1/2] (3.25ns)   --->   "%input_2_1_V_load_4 = load i14* %input_2_1_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 502 'load' 'input_2_1_V_load_4' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 503 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 503 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 2.02>
ST_11 : Operation 504 [1/2] (3.25ns)   --->   "%input_2_0_V_load_4 = load i14* %input_2_0_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 504 'load' 'input_2_0_V_load_4' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 505 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 505 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_11 : Operation 506 [1/2] (3.25ns)   --->   "%input_1_2_V_load_4 = load i14* %input_1_2_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 506 'load' 'input_1_2_V_load_4' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 507 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 507 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 2.02>
ST_11 : Operation 508 [1/2] (3.25ns)   --->   "%input_1_1_V_load_4 = load i14* %input_1_1_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 508 'load' 'input_1_1_V_load_4' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 509 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 509 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 2.02>
ST_11 : Operation 510 [1/2] (3.25ns)   --->   "%input_1_0_V_load_4 = load i14* %input_1_0_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 510 'load' 'input_1_0_V_load_4' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 511 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 511 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_11 : Operation 512 [1/2] (3.25ns)   --->   "%input_0_2_V_load_4 = load i14* %input_0_2_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 512 'load' 'input_0_2_V_load_4' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 513 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 513 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 2.02>
ST_11 : Operation 514 [1/2] (3.25ns)   --->   "%input_0_1_V_load_4 = load i14* %input_0_1_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 514 'load' 'input_0_1_V_load_4' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 515 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 515 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 2.02>
ST_11 : Operation 516 [1/2] (3.25ns)   --->   "%input_0_0_V_load_4 = load i14* %input_0_0_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 516 'load' 'input_0_0_V_load_4' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 517 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 517 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_11 : Operation 518 [1/1] (0.00ns)   --->   "%phi_ln1117_4 = phi i14 [ %input_1_1_V_load_4, %branch39 ], [ %input_1_2_V_load_4, %branch40 ], [ %input_1_0_V_load_4, %branch41 ], [ %input_2_1_V_load_4, %branch66 ], [ %input_2_2_V_load_4, %branch67 ], [ %input_2_0_V_load_4, %branch68 ], [ %input_0_1_V_load_4, %branch1274 ], [ %input_0_2_V_load_4, %branch1376 ], [ %input_0_0_V_load_4, %branch1478 ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 518 'phi' 'phi_ln1117_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i14 %phi_ln1117_4 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 519 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 520 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i22 %sext_ln1117_4, %sext_ln1118_8" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 520 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 521 [1/2] (3.25ns)   --->   "%conv_1_weights_V_1_2_2 = load i9* %conv_1_weights_V_1_2_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 521 'load' 'conv_1_weights_V_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_11 : Operation 522 [1/2] (3.25ns)   --->   "%input_2_0_V_load_5 = load i14* %input_2_0_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 522 'load' 'input_2_0_V_load_5' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 523 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 523 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 2.02>
ST_11 : Operation 524 [1/2] (3.25ns)   --->   "%input_2_2_V_load_5 = load i14* %input_2_2_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 524 'load' 'input_2_2_V_load_5' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 525 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 525 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 2.02>
ST_11 : Operation 526 [1/2] (3.25ns)   --->   "%input_2_1_V_load_5 = load i14* %input_2_1_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 526 'load' 'input_2_1_V_load_5' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 527 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 527 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_11 : Operation 528 [1/2] (3.25ns)   --->   "%input_1_0_V_load_5 = load i14* %input_1_0_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 528 'load' 'input_1_0_V_load_5' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 529 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 529 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 2.02>
ST_11 : Operation 530 [1/2] (3.25ns)   --->   "%input_1_2_V_load_5 = load i14* %input_1_2_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 530 'load' 'input_1_2_V_load_5' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 531 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 531 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 2.02>
ST_11 : Operation 532 [1/2] (3.25ns)   --->   "%input_1_1_V_load_5 = load i14* %input_1_1_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 532 'load' 'input_1_1_V_load_5' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 533 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 533 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_11 : Operation 534 [1/2] (3.25ns)   --->   "%input_0_0_V_load_5 = load i14* %input_0_0_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 534 'load' 'input_0_0_V_load_5' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 535 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 535 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 2.02>
ST_11 : Operation 536 [1/2] (3.25ns)   --->   "%input_0_2_V_load_5 = load i14* %input_0_2_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 536 'load' 'input_0_2_V_load_5' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 537 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 537 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 2.02>
ST_11 : Operation 538 [1/2] (3.25ns)   --->   "%input_0_1_V_load_5 = load i14* %input_0_1_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 538 'load' 'input_0_1_V_load_5' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 539 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 539 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_11 : Operation 540 [1/2] (3.25ns)   --->   "%conv_1_weights_V_2_0_2 = load i9* %conv_1_weights_V_2_0_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 540 'load' 'conv_1_weights_V_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_11 : Operation 541 [1/2] (3.25ns)   --->   "%input_0_1_V_load_6 = load i14* %input_0_1_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 541 'load' 'input_0_1_V_load_6' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 542 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 542 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 2.02>
ST_11 : Operation 543 [1/2] (3.25ns)   --->   "%input_0_0_V_load_6 = load i14* %input_0_0_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 543 'load' 'input_0_0_V_load_6' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 544 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 544 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 2.02>
ST_11 : Operation 545 [1/2] (3.25ns)   --->   "%input_0_2_V_load_6 = load i14* %input_0_2_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 545 'load' 'input_0_2_V_load_6' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 546 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 546 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_11 : Operation 547 [1/2] (3.25ns)   --->   "%input_2_1_V_load_6 = load i14* %input_2_1_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 547 'load' 'input_2_1_V_load_6' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 548 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 548 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 2.02>
ST_11 : Operation 549 [1/2] (3.25ns)   --->   "%input_2_0_V_load_6 = load i14* %input_2_0_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 549 'load' 'input_2_0_V_load_6' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 550 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 550 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 2.02>
ST_11 : Operation 551 [1/2] (3.25ns)   --->   "%input_2_2_V_load_6 = load i14* %input_2_2_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 551 'load' 'input_2_2_V_load_6' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 552 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 552 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_11 : Operation 553 [1/2] (3.25ns)   --->   "%input_1_1_V_load_6 = load i14* %input_1_1_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 553 'load' 'input_1_1_V_load_6' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 554 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 554 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 2.02>
ST_11 : Operation 555 [1/2] (3.25ns)   --->   "%input_1_0_V_load_6 = load i14* %input_1_0_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 555 'load' 'input_1_0_V_load_6' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 556 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 556 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 2.02>
ST_11 : Operation 557 [1/2] (3.25ns)   --->   "%input_1_2_V_load_6 = load i14* %input_1_2_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 557 'load' 'input_1_2_V_load_6' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 558 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 558 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_11 : Operation 559 [1/2] (3.25ns)   --->   "%conv_1_weights_V_2_1_2 = load i9* %conv_1_weights_V_2_1_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 559 'load' 'conv_1_weights_V_2_1_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_11 : Operation 560 [2/2] (3.25ns)   --->   "%input_0_2_V_load_7 = load i14* %input_0_2_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 560 'load' 'input_0_2_V_load_7' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 561 [2/2] (3.25ns)   --->   "%input_0_1_V_load_7 = load i14* %input_0_1_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 561 'load' 'input_0_1_V_load_7' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 562 [2/2] (3.25ns)   --->   "%input_0_0_V_load_7 = load i14* %input_0_0_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 562 'load' 'input_0_0_V_load_7' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 563 [2/2] (3.25ns)   --->   "%input_2_2_V_load_7 = load i14* %input_2_2_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 563 'load' 'input_2_2_V_load_7' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 564 [2/2] (3.25ns)   --->   "%input_2_1_V_load_7 = load i14* %input_2_1_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 564 'load' 'input_2_1_V_load_7' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 565 [2/2] (3.25ns)   --->   "%input_2_0_V_load_7 = load i14* %input_2_0_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 565 'load' 'input_2_0_V_load_7' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 566 [2/2] (3.25ns)   --->   "%input_1_2_V_load_7 = load i14* %input_1_2_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 566 'load' 'input_1_2_V_load_7' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 567 [2/2] (3.25ns)   --->   "%input_1_1_V_load_7 = load i14* %input_1_1_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 567 'load' 'input_1_1_V_load_7' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 568 [2/2] (3.25ns)   --->   "%input_1_0_V_load_7 = load i14* %input_1_0_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 568 'load' 'input_1_0_V_load_7' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 569 [1/2] (3.25ns)   --->   "%conv_1_weights_V_2_2_2 = load i9* %conv_1_weights_V_2_2_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 569 'load' 'conv_1_weights_V_2_2_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_11 : Operation 570 [2/2] (3.25ns)   --->   "%input_0_0_V_load_8 = load i14* %input_0_0_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 570 'load' 'input_0_0_V_load_8' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 571 [2/2] (3.25ns)   --->   "%input_0_2_V_load_8 = load i14* %input_0_2_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 571 'load' 'input_0_2_V_load_8' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 572 [2/2] (3.25ns)   --->   "%input_0_1_V_load_8 = load i14* %input_0_1_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 572 'load' 'input_0_1_V_load_8' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 573 [2/2] (3.25ns)   --->   "%input_2_0_V_load_8 = load i14* %input_2_0_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 573 'load' 'input_2_0_V_load_8' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 574 [2/2] (3.25ns)   --->   "%input_2_2_V_load_8 = load i14* %input_2_2_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 574 'load' 'input_2_2_V_load_8' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 575 [2/2] (3.25ns)   --->   "%input_2_1_V_load_8 = load i14* %input_2_1_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 575 'load' 'input_2_1_V_load_8' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 576 [2/2] (3.25ns)   --->   "%input_1_0_V_load_8 = load i14* %input_1_0_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 576 'load' 'input_1_0_V_load_8' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 577 [2/2] (3.25ns)   --->   "%input_1_2_V_load_8 = load i14* %input_1_2_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 577 'load' 'input_1_2_V_load_8' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 578 [2/2] (3.25ns)   --->   "%input_1_1_V_load_8 = load i14* %input_1_1_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 578 'load' 'input_1_1_V_load_8' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 579 [1/2] (3.25ns)   --->   "%p_Val2_s = load i7* %conv_1_bias_V_addr, align 1" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 579 'load' 'p_Val2_s' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>

State 12 <SV = 11> <Delay = 16.2>
ST_12 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i23 %mul_ln1118_3 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 580 'sext' 'sext_ln1118_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 581 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_10, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 581 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i22 %shl_ln728_2 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 582 'zext' 'zext_ln703_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln1192_2 = zext i24 %sext_ln1118_7 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 583 'zext' 'zext_ln1192_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 584 [1/1] (2.31ns)   --->   "%add_ln1192_2 = add i25 %zext_ln703_3, %zext_ln1192_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 584 'add' 'add_ln1192_2' <Predicate = (!icmp_ln8)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i22 %mul_ln1118_4 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 585 'sext' 'sext_ln1118_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_11 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_2, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 586 'partselect' 'tmp_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 587 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_11, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 587 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln703_4 = zext i22 %shl_ln728_3 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 588 'zext' 'zext_ln703_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln1192_3 = zext i23 %sext_ln1118_9 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 589 'zext' 'zext_ln1192_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 590 [1/1] (2.28ns)   --->   "%add_ln1192_3 = add i24 %zext_ln703_4, %zext_ln1192_3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 590 'add' 'add_ln1192_3' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln1117_5 = sext i9 %conv_1_weights_V_1_2_2 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 591 'sext' 'sext_ln1117_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 592 [1/1] (0.00ns)   --->   "%phi_ln1117_5 = phi i14 [ %input_1_2_V_load_5, %branch36 ], [ %input_1_0_V_load_5, %branch37 ], [ %input_1_1_V_load_5, %branch38 ], [ %input_2_2_V_load_5, %branch63 ], [ %input_2_0_V_load_5, %branch64 ], [ %input_2_1_V_load_5, %branch65 ], [ %input_0_2_V_load_5, %branch961 ], [ %input_0_0_V_load_5, %branch1063 ], [ %input_0_1_V_load_5, %branch1165 ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 592 'phi' 'phi_ln1117_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i14 %phi_ln1117_5 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 593 'sext' 'sext_ln1118_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 594 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_5 = mul i23 %sext_ln1117_5, %sext_ln1118_10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 594 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i23 %mul_ln1118_5 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 595 'sext' 'sext_ln1118_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_12 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_3, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 596 'partselect' 'tmp_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 597 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_12, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 597 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln703_5 = zext i22 %shl_ln728_4 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 598 'zext' 'zext_ln703_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln1192_4 = zext i24 %sext_ln1118_11 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 599 'zext' 'zext_ln1192_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 600 [1/1] (2.31ns)   --->   "%add_ln1192_4 = add i25 %zext_ln703_5, %zext_ln1192_4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 600 'add' 'add_ln1192_4' <Predicate = (!icmp_ln8)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln1117_6 = sext i9 %conv_1_weights_V_2_0_2 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 601 'sext' 'sext_ln1117_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 602 [1/1] (0.00ns)   --->   "%phi_ln1117_6 = phi i14 [ %input_2_0_V_load_6, %branch60 ], [ %input_2_1_V_load_6, %branch61 ], [ %input_2_2_V_load_6, %branch62 ], [ %input_0_0_V_load_6, %branch648 ], [ %input_0_1_V_load_6, %branch750 ], [ %input_0_2_V_load_6, %branch852 ], [ %input_1_0_V_load_6, %branch33 ], [ %input_1_1_V_load_6, %branch34 ], [ %input_1_2_V_load_6, %branch35 ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 602 'phi' 'phi_ln1117_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i14 %phi_ln1117_6 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 603 'sext' 'sext_ln1118_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 604 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_6 = mul i23 %sext_ln1117_6, %sext_ln1118_12" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 604 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i23 %mul_ln1118_6 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 605 'sext' 'sext_ln1118_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_13 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_4, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 606 'partselect' 'tmp_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 607 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_13, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 607 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln703_6 = zext i22 %shl_ln728_5 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 608 'zext' 'zext_ln703_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln1192_5 = zext i24 %sext_ln1118_13 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 609 'zext' 'zext_ln1192_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 610 [1/1] (2.31ns)   --->   "%add_ln1192_5 = add i25 %zext_ln703_6, %zext_ln1192_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 610 'add' 'add_ln1192_5' <Predicate = (!icmp_ln8)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln1117_7 = sext i9 %conv_1_weights_V_2_1_2 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 611 'sext' 'sext_ln1117_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 612 [1/2] (3.25ns)   --->   "%input_0_2_V_load_7 = load i14* %input_0_2_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 612 'load' 'input_0_2_V_load_7' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_12 : Operation 613 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 613 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 2.02>
ST_12 : Operation 614 [1/2] (3.25ns)   --->   "%input_0_1_V_load_7 = load i14* %input_0_1_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 614 'load' 'input_0_1_V_load_7' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_12 : Operation 615 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 615 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 2.02>
ST_12 : Operation 616 [1/2] (3.25ns)   --->   "%input_0_0_V_load_7 = load i14* %input_0_0_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 616 'load' 'input_0_0_V_load_7' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_12 : Operation 617 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 617 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_12 : Operation 618 [1/2] (3.25ns)   --->   "%input_2_2_V_load_7 = load i14* %input_2_2_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 618 'load' 'input_2_2_V_load_7' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_12 : Operation 619 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 619 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 2.02>
ST_12 : Operation 620 [1/2] (3.25ns)   --->   "%input_2_1_V_load_7 = load i14* %input_2_1_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 620 'load' 'input_2_1_V_load_7' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_12 : Operation 621 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 621 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 2.02>
ST_12 : Operation 622 [1/2] (3.25ns)   --->   "%input_2_0_V_load_7 = load i14* %input_2_0_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 622 'load' 'input_2_0_V_load_7' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_12 : Operation 623 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 623 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_12 : Operation 624 [1/2] (3.25ns)   --->   "%input_1_2_V_load_7 = load i14* %input_1_2_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 624 'load' 'input_1_2_V_load_7' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_12 : Operation 625 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 625 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 2.02>
ST_12 : Operation 626 [1/2] (3.25ns)   --->   "%input_1_1_V_load_7 = load i14* %input_1_1_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 626 'load' 'input_1_1_V_load_7' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_12 : Operation 627 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 627 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 2.02>
ST_12 : Operation 628 [1/2] (3.25ns)   --->   "%input_1_0_V_load_7 = load i14* %input_1_0_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 628 'load' 'input_1_0_V_load_7' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_12 : Operation 629 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 629 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_12 : Operation 630 [1/1] (0.00ns)   --->   "%phi_ln1117_7 = phi i14 [ %input_2_1_V_load_7, %branch57 ], [ %input_2_2_V_load_7, %branch58 ], [ %input_2_0_V_load_7, %branch59 ], [ %input_0_1_V_load_7, %branch332 ], [ %input_0_2_V_load_7, %branch434 ], [ %input_0_0_V_load_7, %branch536 ], [ %input_1_1_V_load_7, %branch30 ], [ %input_1_2_V_load_7, %branch31 ], [ %input_1_0_V_load_7, %branch32 ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 630 'phi' 'phi_ln1117_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i14 %phi_ln1117_7 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 631 'sext' 'sext_ln1118_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 632 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_7 = mul i23 %sext_ln1117_7, %sext_ln1118_14" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 632 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i23 %mul_ln1118_7 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 633 'sext' 'sext_ln1118_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_14 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_5, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 634 'partselect' 'tmp_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 635 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_14, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 635 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln703_7 = zext i22 %shl_ln728_6 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 636 'zext' 'zext_ln703_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln1192_6 = zext i24 %sext_ln1118_15 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 637 'zext' 'zext_ln1192_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 638 [1/1] (2.31ns)   --->   "%add_ln1192_6 = add i25 %zext_ln703_7, %zext_ln1192_6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 638 'add' 'add_ln1192_6' <Predicate = (!icmp_ln8)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln1117_8 = sext i9 %conv_1_weights_V_2_2_2 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 639 'sext' 'sext_ln1117_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 640 [1/2] (3.25ns)   --->   "%input_0_0_V_load_8 = load i14* %input_0_0_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 640 'load' 'input_0_0_V_load_8' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_12 : Operation 641 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 641 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 1)> <Delay = 2.02>
ST_12 : Operation 642 [1/2] (3.25ns)   --->   "%input_0_2_V_load_8 = load i14* %input_0_2_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 642 'load' 'input_0_2_V_load_8' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_12 : Operation 643 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 643 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 == 0)> <Delay = 2.02>
ST_12 : Operation 644 [1/2] (3.25ns)   --->   "%input_0_1_V_load_8 = load i14* %input_0_1_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 644 'load' 'input_0_1_V_load_8' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_12 : Operation 645 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 645 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_12 : Operation 646 [1/2] (3.25ns)   --->   "%input_2_0_V_load_8 = load i14* %input_2_0_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 646 'load' 'input_2_0_V_load_8' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_12 : Operation 647 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 647 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 1)> <Delay = 2.02>
ST_12 : Operation 648 [1/2] (3.25ns)   --->   "%input_2_2_V_load_8 = load i14* %input_2_2_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 648 'load' 'input_2_2_V_load_8' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_12 : Operation 649 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 649 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 == 0)> <Delay = 2.02>
ST_12 : Operation 650 [1/2] (3.25ns)   --->   "%input_2_1_V_load_8 = load i14* %input_2_1_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 650 'load' 'input_2_1_V_load_8' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_12 : Operation 651 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 651 'br' <Predicate = (!icmp_ln8 & trunc_ln32 == 0 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_12 : Operation 652 [1/2] (3.25ns)   --->   "%input_1_0_V_load_8 = load i14* %input_1_0_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 652 'load' 'input_1_0_V_load_8' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_12 : Operation 653 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 653 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 1)> <Delay = 2.02>
ST_12 : Operation 654 [1/2] (3.25ns)   --->   "%input_1_2_V_load_8 = load i14* %input_1_2_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 654 'load' 'input_1_2_V_load_8' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_12 : Operation 655 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 655 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 == 0)> <Delay = 2.02>
ST_12 : Operation 656 [1/2] (3.25ns)   --->   "%input_1_1_V_load_8 = load i14* %input_1_1_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 656 'load' 'input_1_1_V_load_8' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_12 : Operation 657 [1/1] (2.02ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 657 'br' <Predicate = (!icmp_ln8 & trunc_ln32 != 0 & trunc_ln32 != 1 & select_ln32_11 != 0 & select_ln32_11 != 1)> <Delay = 2.02>
ST_12 : Operation 658 [1/1] (0.00ns)   --->   "%phi_ln1117_8 = phi i14 [ %input_2_2_V_load_8, %branch54 ], [ %input_2_0_V_load_8, %branch55 ], [ %input_2_1_V_load_8, %branch56 ], [ %input_0_2_V_load_8, %branch019 ], [ %input_0_0_V_load_8, %branch121 ], [ %input_0_1_V_load_8, %branch223 ], [ %input_1_2_V_load_8, %branch27 ], [ %input_1_0_V_load_8, %branch28 ], [ %input_1_1_V_load_8, %branch29 ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 658 'phi' 'phi_ln1117_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i14 %phi_ln1117_8 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 659 'sext' 'sext_ln1118_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 660 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul i23 %sext_ln1117_8, %sext_ln1118_16" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 660 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i23 %mul_ln1118_8 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 661 'sext' 'sext_ln1118_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_15 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_6, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 662 'partselect' 'tmp_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 663 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_15, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 663 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln703_8 = zext i22 %shl_ln728_7 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 664 'zext' 'zext_ln703_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln1192_7 = zext i24 %sext_ln1118_17 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 665 'zext' 'zext_ln1192_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 666 [1/1] (2.31ns)   --->   "%add_ln1192_7 = add i25 %zext_ln703_8, %zext_ln1192_7" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 666 'add' 'add_ln1192_7' <Predicate = (!icmp_ln8)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 667 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_7, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 667 'partselect' 'trunc_ln708_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 16.2>
ST_13 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i7 %p_Val2_s to i14" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 668 'sext' 'sext_ln1265' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 669 [1/1] (1.81ns)   --->   "%tmp_V_8 = add i14 %sext_ln1265, %trunc_ln708_8" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 669 'add' 'tmp_V_8' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 670 [1/1] (2.20ns)   --->   "%icmp_ln885 = icmp eq i14 %tmp_V_8, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 670 'icmp' 'icmp_ln885' <Predicate = (!icmp_ln8)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 671 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885, label %.critedge, label %_ifconv" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 671 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 672 [1/1] (0.00ns)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_8, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 672 'bitselect' 'p_Result_32' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 673 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 673 'sub' 'tmp_V' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 674 [1/1] (0.70ns)   --->   "%tmp_V_9 = select i1 %p_Result_32, i14 %tmp_V, i14 %tmp_V_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 674 'select' 'tmp_V_9' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 675 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_9, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 675 'partselect' 'p_Result_s' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 676 [1/1] (0.00ns)   --->   "%p_Result_33 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 676 'bitconcatenate' 'p_Result_33' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 677 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_33, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 677 'cttz' 'l' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 678 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 14, %l" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 678 'sub' 'sub_ln894' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 679 'trunc' 'trunc_ln894' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 680 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 680 'add' 'lsb_index' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_19 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 681 'partselect' 'tmp_19' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 682 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_19, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 682 'icmp' 'icmp_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 683 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 684 [1/1] (1.73ns)   --->   "%sub_ln897 = sub i4 4, %trunc_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 684 'sub' 'sub_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%zext_ln897 = zext i4 %sub_ln897 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 685 'zext' 'zext_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%lshr_ln897 = lshr i14 -1, %zext_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 686 'lshr' 'lshr_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%p_Result_29 = and i14 %tmp_V_9, %lshr_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 687 'and' 'p_Result_29' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 688 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_2 = icmp ne i14 %p_Result_29, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 688 'icmp' 'icmp_ln897_2' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 689 'and' 'a' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 690 'bitselect' 'tmp_20' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_20, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 691 'xor' 'xor_ln899' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 692 [1/1] (1.81ns)   --->   "%add_ln899 = add i14 -53, %trunc_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 692 'add' 'add_ln899' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_9, i14 %add_ln899)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 693 'bitselect' 'p_Result_30' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_30, %xor_ln899" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 694 'and' 'and_ln899' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 695 'or' 'or_ln899' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 696 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 696 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.97>
ST_13 : Operation 697 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 697 'icmp' 'icmp_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 698 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 698 'trunc' 'trunc_ln893' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 16.8>
ST_14 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m = zext i14 %tmp_V_9 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 699 'zext' 'm' <Predicate = (!icmp_ln8 & !icmp_ln885 & !icmp_ln908)> <Delay = 0.00>
ST_14 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln907_2 = zext i14 %tmp_V_9 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 700 'zext' 'zext_ln907_2' <Predicate = (!icmp_ln8 & !icmp_ln885 & icmp_ln908)> <Delay = 0.00>
ST_14 : Operation 701 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 701 'add' 'add_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885 & icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_2, %add_ln908" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 702 'lshr' 'lshr_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885 & icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 703 'zext' 'zext_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885 & icmp_ln908)> <Delay = 0.00>
ST_14 : Operation 704 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 704 'sub' 'sub_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885 & !icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln908_2 = zext i32 %sub_ln908 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 705 'zext' 'zext_ln908_2' <Predicate = (!icmp_ln8 & !icmp_ln885 & !icmp_ln908)> <Delay = 0.00>
ST_14 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 706 'shl' 'shl_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885 & !icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m_7 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 707 'select' 'm_7' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 708 'zext' 'zext_ln911' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 709 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_8 = add i64 %zext_ln911, %m_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 709 'add' 'm_8' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 710 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_8, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 710 'partselect' 'm_s' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 711 [1/1] (0.00ns)   --->   "%m_11 = zext i63 %m_s to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 711 'zext' 'm_11' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_8, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 712 'bitselect' 'tmp_21' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 713 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_21, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 713 'select' 'select_ln915' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 714 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 6, %trunc_ln893" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 714 'sub' 'sub_ln915' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 715 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 715 'add' 'add_ln915' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_7 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_32, i11 %add_ln915)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 716 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 717 [1/1] (0.00ns)   --->   "%p_Result_34 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_11, i12 %tmp_7, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 717 'partset' 'p_Result_34' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 718 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_34 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 718 'bitcast' 'bitcast_ln729' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 719 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_8, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 719 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 720 [1/1] (1.88ns)   --->   "%icmp_ln924 = icmp ne i11 %add_ln915, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 720 'icmp' 'icmp_ln924' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 721 [1/1] (2.89ns)   --->   "%icmp_ln924_2 = icmp eq i52 %trunc_ln7, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 721 'icmp' 'icmp_ln924_2' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 722 [2/2] (5.46ns)   --->   "%tmp_4 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 722 'dcmp' 'tmp_4' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 11.4>
ST_15 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node and_ln924)   --->   "%or_ln924 = or i1 %icmp_ln924_2, %icmp_ln924" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 723 'or' 'or_ln924' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 724 [1/2] (5.46ns)   --->   "%tmp_4 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 724 'dcmp' 'tmp_4' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 725 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924 = and i1 %or_ln924, %tmp_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 725 'and' 'and_ln924' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 726 [1/1] (1.76ns)   --->   "br i1 %and_ln924, label %Filter1_Loop_end, label %.critedge" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 726 'br' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.76>
ST_15 : Operation 727 [1/1] (1.76ns)   --->   "br label %Filter1_Loop_end"   --->   Operation 727 'br' <Predicate = (!icmp_ln8 & !and_ln924) | (!icmp_ln8 & icmp_ln885)> <Delay = 1.76>
ST_15 : Operation 728 [1/1] (0.00ns)   --->   "%storemerge = phi i14 [ 0, %.critedge ], [ %tmp_V_8, %_ifconv ]"   --->   Operation 728 'phi' 'storemerge' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 729 [1/1] (3.25ns)   --->   "store i14 %storemerge, i14* %conv_out_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 729 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_15 : Operation 730 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31049, i32 %tmp_5)" [cnn_ap_lp/conv_1.cpp:34]   --->   Operation 730 'specregionend' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 731 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 731 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 16 <SV = 10> <Delay = 0.00>
ST_16 : Operation 732 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/conv_1.cpp:37]   --->   Operation 732 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten114', cnn_ap_lp/conv_1.cpp:8) with incoming values : ('add_ln8', cnn_ap_lp/conv_1.cpp:8) [23]  (1.77 ns)

 <State 2>: 7.75ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', cnn_ap_lp/conv_1.cpp:11) with incoming values : ('select_ln11', cnn_ap_lp/conv_1.cpp:11) [25]  (0 ns)
	'icmp' operation ('icmp_ln11', cnn_ap_lp/conv_1.cpp:11) [54]  (1.55 ns)
	'select' operation ('select_ln32', cnn_ap_lp/conv_1.cpp:32) [55]  (1.22 ns)
	'add' operation ('add_ln23_3', cnn_ap_lp/conv_1.cpp:23) [97]  (1.78 ns)
	'urem' operation ('urem_ln1117_1', cnn_ap_lp/conv_1.cpp:23) [108]  (3.2 ns)

 <State 3>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln1117', cnn_ap_lp/conv_1.cpp:23) [35]  (3.2 ns)

 <State 4>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln1117', cnn_ap_lp/conv_1.cpp:23) [35]  (3.2 ns)

 <State 5>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln1117', cnn_ap_lp/conv_1.cpp:23) [35]  (3.2 ns)

 <State 6>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln1117', cnn_ap_lp/conv_1.cpp:23) [35]  (3.2 ns)

 <State 7>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln1117', cnn_ap_lp/conv_1.cpp:23) [35]  (3.2 ns)

 <State 8>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln1117', cnn_ap_lp/conv_1.cpp:23) [35]  (3.2 ns)

 <State 9>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln1117', cnn_ap_lp/conv_1.cpp:23) [35]  (3.2 ns)

 <State 10>: 13.8ns
The critical path consists of the following:
	'add' operation ('add_ln23', cnn_ap_lp/conv_1.cpp:23) [68]  (1.78 ns)
	'mul' operation ('mul_ln1117_5', cnn_ap_lp/conv_1.cpp:23) [70]  (3.74 ns)
	'select' operation ('select_ln32_3', cnn_ap_lp/conv_1.cpp:32) [72]  (1.22 ns)
	'add' operation ('add_ln1117_3', cnn_ap_lp/conv_1.cpp:23) [77]  (1.92 ns)
	'add' operation ('add_ln1117_8', cnn_ap_lp/conv_1.cpp:23) [119]  (1.92 ns)
	'getelementptr' operation ('input_2_0_V_addr_1', cnn_ap_lp/conv_1.cpp:23) [147]  (0 ns)
	'load' operation ('input_2_0_V_load_3', cnn_ap_lp/conv_1.cpp:23) on array 'input_2_0_V' [398]  (3.25 ns)

 <State 11>: 16.3ns
The critical path consists of the following:
	'load' operation ('input_1_1_V_load', cnn_ap_lp/conv_1.cpp:23) on array 'input_1_1_V' [260]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln1117', cnn_ap_lp/conv_1.cpp:23) with incoming values : ('input_1_1_V_load', cnn_ap_lp/conv_1.cpp:23) ('input_1_0_V_load', cnn_ap_lp/conv_1.cpp:23) ('input_1_2_V_load', cnn_ap_lp/conv_1.cpp:23) ('input_0_1_V_load', cnn_ap_lp/conv_1.cpp:23) ('input_0_0_V_load', cnn_ap_lp/conv_1.cpp:23) ('input_0_2_V_load', cnn_ap_lp/conv_1.cpp:23) ('input_2_1_V_load', cnn_ap_lp/conv_1.cpp:23) ('input_2_0_V_load', cnn_ap_lp/conv_1.cpp:23) ('input_2_2_V_load', cnn_ap_lp/conv_1.cpp:23) [291]  (2.03 ns)
	'phi' operation ('phi_ln1117', cnn_ap_lp/conv_1.cpp:23) with incoming values : ('input_1_1_V_load', cnn_ap_lp/conv_1.cpp:23) ('input_1_0_V_load', cnn_ap_lp/conv_1.cpp:23) ('input_1_2_V_load', cnn_ap_lp/conv_1.cpp:23) ('input_0_1_V_load', cnn_ap_lp/conv_1.cpp:23) ('input_0_0_V_load', cnn_ap_lp/conv_1.cpp:23) ('input_0_2_V_load', cnn_ap_lp/conv_1.cpp:23) ('input_2_1_V_load', cnn_ap_lp/conv_1.cpp:23) ('input_2_0_V_load', cnn_ap_lp/conv_1.cpp:23) ('input_2_2_V_load', cnn_ap_lp/conv_1.cpp:23) [291]  (0 ns)
	'mul' operation of DSP[293] ('mul_ln1118', cnn_ap_lp/conv_1.cpp:23) [293]  (6.38 ns)
	'add' operation ('add_ln1192', cnn_ap_lp/conv_1.cpp:23) [340]  (2.28 ns)
	'add' operation ('add_ln1192_1', cnn_ap_lp/conv_1.cpp:23) [387]  (2.31 ns)

 <State 12>: 16.3ns
The critical path consists of the following:
	'load' operation ('input_0_2_V_load_7', cnn_ap_lp/conv_1.cpp:23) on array 'input_0_2_V' [583]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln1117_7', cnn_ap_lp/conv_1.cpp:23) with incoming values : ('input_0_2_V_load_7', cnn_ap_lp/conv_1.cpp:23) ('input_0_1_V_load_7', cnn_ap_lp/conv_1.cpp:23) ('input_0_0_V_load_7', cnn_ap_lp/conv_1.cpp:23) ('input_2_2_V_load_7', cnn_ap_lp/conv_1.cpp:23) ('input_2_1_V_load_7', cnn_ap_lp/conv_1.cpp:23) ('input_2_0_V_load_7', cnn_ap_lp/conv_1.cpp:23) ('input_1_2_V_load_7', cnn_ap_lp/conv_1.cpp:23) ('input_1_1_V_load_7', cnn_ap_lp/conv_1.cpp:23) ('input_1_0_V_load_7', cnn_ap_lp/conv_1.cpp:23) [614]  (2.03 ns)
	'phi' operation ('phi_ln1117_7', cnn_ap_lp/conv_1.cpp:23) with incoming values : ('input_0_2_V_load_7', cnn_ap_lp/conv_1.cpp:23) ('input_0_1_V_load_7', cnn_ap_lp/conv_1.cpp:23) ('input_0_0_V_load_7', cnn_ap_lp/conv_1.cpp:23) ('input_2_2_V_load_7', cnn_ap_lp/conv_1.cpp:23) ('input_2_1_V_load_7', cnn_ap_lp/conv_1.cpp:23) ('input_2_0_V_load_7', cnn_ap_lp/conv_1.cpp:23) ('input_1_2_V_load_7', cnn_ap_lp/conv_1.cpp:23) ('input_1_1_V_load_7', cnn_ap_lp/conv_1.cpp:23) ('input_1_0_V_load_7', cnn_ap_lp/conv_1.cpp:23) [614]  (0 ns)
	'mul' operation of DSP[616] ('mul_ln1118_7', cnn_ap_lp/conv_1.cpp:23) [616]  (6.38 ns)
	'add' operation ('add_ln1192_6', cnn_ap_lp/conv_1.cpp:23) [622]  (2.31 ns)
	'add' operation ('add_ln1192_7', cnn_ap_lp/conv_1.cpp:23) [669]  (2.31 ns)

 <State 13>: 16.3ns
The critical path consists of the following:
	'add' operation ('tmp.V', cnn_ap_lp/conv_1.cpp:26) [674]  (1.81 ns)
	'sub' operation ('tmp.V', cnn_ap_lp/conv_1.cpp:29) [679]  (1.81 ns)
	'select' operation ('tmp.V', cnn_ap_lp/conv_1.cpp:29) [680]  (0.702 ns)
	'cttz' operation ('l', cnn_ap_lp/conv_1.cpp:29) [683]  (3.4 ns)
	'sub' operation ('sub_ln894', cnn_ap_lp/conv_1.cpp:29) [684]  (2.55 ns)
	'add' operation ('lsb_index', cnn_ap_lp/conv_1.cpp:29) [686]  (2.55 ns)
	'icmp' operation ('icmp_ln897', cnn_ap_lp/conv_1.cpp:29) [688]  (2.47 ns)
	'and' operation ('a', cnn_ap_lp/conv_1.cpp:29) [695]  (0 ns)
	'or' operation ('or_ln899', cnn_ap_lp/conv_1.cpp:29) [701]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 14>: 16.9ns
The critical path consists of the following:
	'add' operation ('add_ln908', cnn_ap_lp/conv_1.cpp:29) [706]  (2.55 ns)
	'lshr' operation ('lshr_ln908', cnn_ap_lp/conv_1.cpp:29) [707]  (0 ns)
	'select' operation ('m', cnn_ap_lp/conv_1.cpp:29) [712]  (0 ns)
	'add' operation ('m', cnn_ap_lp/conv_1.cpp:29) [714]  (4.42 ns)
	'select' operation ('select_ln915', cnn_ap_lp/conv_1.cpp:29) [718]  (0.692 ns)
	'add' operation ('add_ln915', cnn_ap_lp/conv_1.cpp:29) [721]  (3.76 ns)
	'dcmp' operation ('tmp_4', cnn_ap_lp/conv_1.cpp:29) [729]  (5.46 ns)

 <State 15>: 11.5ns
The critical path consists of the following:
	'dcmp' operation ('tmp_4', cnn_ap_lp/conv_1.cpp:29) [729]  (5.46 ns)
	'and' operation ('and_ln924', cnn_ap_lp/conv_1.cpp:29) [730]  (0.978 ns)
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('tmp.V', cnn_ap_lp/conv_1.cpp:26) [735]  (1.77 ns)
	'phi' operation ('__Val2__') with incoming values : ('tmp.V', cnn_ap_lp/conv_1.cpp:26) [735]  (0 ns)
	'store' operation ('store_ln30', cnn_ap_lp/conv_1.cpp:30) of variable '__Val2__' on array 'conv_out_V' [736]  (3.25 ns)

 <State 16>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
