/*
 * ckgen_reg.h
 *
 *
 * Copyright(c); 2018 Semidrive
 *
 * Author: Alex Chen <qing.chen@semidrive.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */


/* Generated by tool. Do not modify manually. */

#ifndef __CKGEN_REG_H__
#define __CKGEN_REG_H__

#define CKGEN_IP_SLICE_CTL_OFF(n)	(0x0U + 4U*(n))

#define BM_CKGEN_IP_SLICE_CTL_POST_BUSY	(0x01U << 31U)

#define BM_CKGEN_IP_SLICE_CTL_PRE_BUSY	(0x01U << 30U)

#define BM_CKGEN_IP_SLICE_CTL_CG_EN_STATUS	(0x01U << 28U)

#define FM_CKGEN_IP_SLICE_CTL_POST_DIV_NUM	(0x3fU << 10U)
#define FV_CKGEN_IP_SLICE_CTL_POST_DIV_NUM(v) \
	(((v) << 10U) & FM_CKGEN_IP_SLICE_CTL_POST_DIV_NUM)
#define GFV_CKGEN_IP_SLICE_CTL_POST_DIV_NUM(v) \
	(((v) & FM_CKGEN_IP_SLICE_CTL_POST_DIV_NUM) >> 10U)

#define FM_CKGEN_IP_SLICE_CTL_PRE_DIV_NUM	(0x7U << 4U)
#define FV_CKGEN_IP_SLICE_CTL_PRE_DIV_NUM(v) \
	(((v) << 4U) & FM_CKGEN_IP_SLICE_CTL_PRE_DIV_NUM)
#define GFV_CKGEN_IP_SLICE_CTL_PRE_DIV_NUM(v) \
	(((v) & FM_CKGEN_IP_SLICE_CTL_PRE_DIV_NUM) >> 4U)

#define FM_CKGEN_IP_SLICE_CTL_CLK_SRC_SEL	(0x7U << 1U)
#define FV_CKGEN_IP_SLICE_CTL_CLK_SRC_SEL(v) \
	(((v) << 1U) & FM_CKGEN_IP_SLICE_CTL_CLK_SRC_SEL)
#define GFV_CKGEN_IP_SLICE_CTL_CLK_SRC_SEL(v) \
	(((v) & FM_CKGEN_IP_SLICE_CTL_CLK_SRC_SEL) >> 1U)

#define BM_CKGEN_IP_SLICE_CTL_CG_EN	(0x01U << 0U)

#define CKGEN_BUS_SLICE_CTL_OFF(n)	(0x200U + 8U*(n))

#define BM_CKGEN_BUS_SLICE_CTL_POST_BUSY	(0x01U << 31U)

#define BM_CKGEN_BUS_SLICE_CTL_PRE_BUSY_A	(0x01U << 30U)

#define BM_CKGEN_BUS_SLICE_CTL_PRE_BUSY_B	(0x01U << 29U)

#define BM_CKGEN_BUS_SLICE_CTL_CG_EN_A_STATUS	(0x01U << 28U)

#define BM_CKGEN_BUS_SLICE_CTL_CG_EN_B_STATUS	(0x01U << 27U)

#define FM_CKGEN_BUS_SLICE_CTL_PRE_DIV_NUM_B	(0x7U << 20U)
#define FV_CKGEN_BUS_SLICE_CTL_PRE_DIV_NUM_B(v) \
	(((v) << 20U) & FM_CKGEN_BUS_SLICE_CTL_PRE_DIV_NUM_B)
#define GFV_CKGEN_BUS_SLICE_CTL_PRE_DIV_NUM_B(v) \
	(((v) & FM_CKGEN_BUS_SLICE_CTL_PRE_DIV_NUM_B) >> 20U)

#define FM_CKGEN_BUS_SLICE_CTL_CLK_SRC_SEL_B	(0x7U << 17U)
#define FV_CKGEN_BUS_SLICE_CTL_CLK_SRC_SEL_B(v) \
	(((v) << 17U) & FM_CKGEN_BUS_SLICE_CTL_CLK_SRC_SEL_B)
#define GFV_CKGEN_BUS_SLICE_CTL_CLK_SRC_SEL_B(v) \
	(((v) & FM_CKGEN_BUS_SLICE_CTL_CLK_SRC_SEL_B) >> 17U)

#define BM_CKGEN_BUS_SLICE_CTL_CG_EN_B	(0x01U << 16U)

#define FM_CKGEN_BUS_SLICE_CTL_POST_DIV_NUM	(0x3fU << 10U)
#define FV_CKGEN_BUS_SLICE_CTL_POST_DIV_NUM(v) \
	(((v) << 10U) & FM_CKGEN_BUS_SLICE_CTL_POST_DIV_NUM)
#define GFV_CKGEN_BUS_SLICE_CTL_POST_DIV_NUM(v) \
	(((v) & FM_CKGEN_BUS_SLICE_CTL_POST_DIV_NUM) >> 10U)

#define BM_CKGEN_BUS_SLICE_CTL_A_B_SEL	(0x01U << 9U)

#define FM_CKGEN_BUS_SLICE_CTL_PRE_DIV_NUM_A	(0x7U << 4U)
#define FV_CKGEN_BUS_SLICE_CTL_PRE_DIV_NUM_A(v) \
	(((v) << 4U) & FM_CKGEN_BUS_SLICE_CTL_PRE_DIV_NUM_A)
#define GFV_CKGEN_BUS_SLICE_CTL_PRE_DIV_NUM_A(v) \
	(((v) & FM_CKGEN_BUS_SLICE_CTL_PRE_DIV_NUM_A) >> 4U)

#define FM_CKGEN_BUS_SLICE_CTL_CLK_SRC_SEL_A	(0x7U << 1U)
#define FV_CKGEN_BUS_SLICE_CTL_CLK_SRC_SEL_A(v) \
	(((v) << 1U) & FM_CKGEN_BUS_SLICE_CTL_CLK_SRC_SEL_A)
#define GFV_CKGEN_BUS_SLICE_CTL_CLK_SRC_SEL_A(v) \
	(((v) & FM_CKGEN_BUS_SLICE_CTL_CLK_SRC_SEL_A) >> 1U)

#define BM_CKGEN_BUS_SLICE_CTL_CG_EN_A	(0x01U << 0U)

#define CKGEN_BUS_SLICE_GASKET_OFF(n)	(0x204U + 8U*(n))

#define BM_CKGEN_BUS_SLICE_GASKET_DIV_M_BUSY	(0x01U << 31U)

#define BM_CKGEN_BUS_SLICE_GASKET_DIV_N_BUSY	(0x01U << 30U)

#define BM_CKGEN_BUS_SLICE_GASKET_DIV_P_BUSY	(0x01U << 29U)

#define BM_CKGEN_BUS_SLICE_GASKET_DIV_Q_BUSY	(0x01U << 28U)

#define FM_CKGEN_BUS_SLICE_GASKET_M_DIV_NUM	(0x7U << 9U)
#define FV_CKGEN_BUS_SLICE_GASKET_M_DIV_NUM(v) \
	(((v) << 9U) & FM_CKGEN_BUS_SLICE_GASKET_M_DIV_NUM)
#define GFV_CKGEN_BUS_SLICE_GASKET_M_DIV_NUM(v) \
	(((v) & FM_CKGEN_BUS_SLICE_GASKET_M_DIV_NUM) >> 9U)

#define FM_CKGEN_BUS_SLICE_GASKET_N_DIV_NUM	(0x7U << 6U)
#define FV_CKGEN_BUS_SLICE_GASKET_N_DIV_NUM(v) \
	(((v) << 6U) & FM_CKGEN_BUS_SLICE_GASKET_N_DIV_NUM)
#define GFV_CKGEN_BUS_SLICE_GASKET_N_DIV_NUM(v) \
	(((v) & FM_CKGEN_BUS_SLICE_GASKET_N_DIV_NUM) >> 6U)

#define FM_CKGEN_BUS_SLICE_GASKET_P_DIV_NUM	(0x7U << 3U)
#define FV_CKGEN_BUS_SLICE_GASKET_P_DIV_NUM(v) \
	(((v) << 3U) & FM_CKGEN_BUS_SLICE_GASKET_P_DIV_NUM)
#define GFV_CKGEN_BUS_SLICE_GASKET_P_DIV_NUM(v) \
	(((v) & FM_CKGEN_BUS_SLICE_GASKET_P_DIV_NUM) >> 3U)

#define FM_CKGEN_BUS_SLICE_GASKET_Q_DIV_NUM	(0x7U << 0U)
#define FV_CKGEN_BUS_SLICE_GASKET_Q_DIV_NUM(v) \
	(((v) << 0U) & FM_CKGEN_BUS_SLICE_GASKET_Q_DIV_NUM)
#define GFV_CKGEN_BUS_SLICE_GASKET_Q_DIV_NUM(v) \
	(((v) & FM_CKGEN_BUS_SLICE_GASKET_Q_DIV_NUM) >> 0U)

#define CKGEN_CORE_SLICE_CTL_OFF(n)	(0x300U + 4U*(n))

#define BM_CKGEN_CORE_SLICE_CTL_POST_BUSY	(0x01U << 31U)

#define BM_CKGEN_CORE_SLICE_CTL_CG_EN_A_STATUS	(0x01U << 28U)

#define BM_CKGEN_CORE_SLICE_CTL_CG_EN_B_STATUS	(0x01U << 27U)

#define FM_CKGEN_CORE_SLICE_CTL_CLK_SRC_SEL_B	(0x7U << 17U)
#define FV_CKGEN_CORE_SLICE_CTL_CLK_SRC_SEL_B(v) \
	(((v) << 17U) & FM_CKGEN_CORE_SLICE_CTL_CLK_SRC_SEL_B)
#define GFV_CKGEN_CORE_SLICE_CTL_CLK_SRC_SEL_B(v) \
	(((v) & FM_CKGEN_CORE_SLICE_CTL_CLK_SRC_SEL_B) >> 17U)

#define BM_CKGEN_CORE_SLICE_CTL_CG_EN_B	(0x01U << 16U)

#define FM_CKGEN_CORE_SLICE_CTL_POST_DIV_NUM	(0x3fU << 10U)
#define FV_CKGEN_CORE_SLICE_CTL_POST_DIV_NUM(v) \
	(((v) << 10U) & FM_CKGEN_CORE_SLICE_CTL_POST_DIV_NUM)
#define GFV_CKGEN_CORE_SLICE_CTL_POST_DIV_NUM(v) \
	(((v) & FM_CKGEN_CORE_SLICE_CTL_POST_DIV_NUM) >> 10U)

#define BM_CKGEN_CORE_SLICE_CTL_A_B_SEL	(0x01U << 9U)

#define FM_CKGEN_CORE_SLICE_CTL_CLK_SRC_SEL_A	(0x7U << 1U)
#define FV_CKGEN_CORE_SLICE_CTL_CLK_SRC_SEL_A(v) \
	(((v) << 1U) & FM_CKGEN_CORE_SLICE_CTL_CLK_SRC_SEL_A)
#define GFV_CKGEN_CORE_SLICE_CTL_CLK_SRC_SEL_A(v) \
	(((v) & FM_CKGEN_CORE_SLICE_CTL_CLK_SRC_SEL_A) >> 1U)

#define BM_CKGEN_CORE_SLICE_CTL_CG_EN_A	(0x01U << 0U)

#define CKGEN_LP_GATING_EN_OFF(n)	(0x400U + 4U*(n))

#define BM_CKGEN_LP_GATING_EN_CKGEN_GATING_LOCK	(0x01U << 31U)

#define BM_CKGEN_LP_GATING_EN_SW_GATING_DIS	(0x01U << 1U)

#define BM_CKGEN_LP_GATING_EN_SW_GATING_EN	(0x01U << 0U)

#define CKGEN_UUU_SLICE_OFF(n)	(0x600U + 4U*(n))

#define BM_CKGEN_UUU_SLICE_UUU_DBG_GATING_EN	(0x01U << 31U)

#define FM_CKGEN_UUU_SLICE_DBG_DIV_NUM	(0xfU << 27U)
#define FV_CKGEN_UUU_SLICE_DBG_DIV_NUM(v) \
	(((v) << 27U) & FM_CKGEN_UUU_SLICE_DBG_DIV_NUM)
#define GFV_CKGEN_UUU_SLICE_DBG_DIV_NUM(v) \
	(((v) & FM_CKGEN_UUU_SLICE_DBG_DIV_NUM) >> 27U)

#define BM_CKGEN_UUU_SLICE_UUU_GATING_ACK	(0x01U << 20U)

#define FM_CKGEN_UUU_SLICE_UUU_SEL	(0xfU << 16U)
#define FV_CKGEN_UUU_SLICE_UUU_SEL(v) \
	(((v) << 16U) & FM_CKGEN_UUU_SLICE_UUU_SEL)
#define GFV_CKGEN_UUU_SLICE_UUU_SEL(v) \
	(((v) & FM_CKGEN_UUU_SLICE_UUU_SEL) >> 16U)

#define FM_CKGEN_UUU_SLICE_M_DIV_NUM	(0xfU << 12U)
#define FV_CKGEN_UUU_SLICE_M_DIV_NUM(v) \
	(((v) << 12U) & FM_CKGEN_UUU_SLICE_M_DIV_NUM)
#define GFV_CKGEN_UUU_SLICE_M_DIV_NUM(v) \
	(((v) & FM_CKGEN_UUU_SLICE_M_DIV_NUM) >> 12U)

#define FM_CKGEN_UUU_SLICE_N_DIV_NUM	(0xfU << 8U)
#define FV_CKGEN_UUU_SLICE_N_DIV_NUM(v) \
	(((v) << 8U) & FM_CKGEN_UUU_SLICE_N_DIV_NUM)
#define GFV_CKGEN_UUU_SLICE_N_DIV_NUM(v) \
	(((v) & FM_CKGEN_UUU_SLICE_N_DIV_NUM) >> 8U)

#define FM_CKGEN_UUU_SLICE_P_DIV_NUM	(0xfU << 4U)
#define FV_CKGEN_UUU_SLICE_P_DIV_NUM(v) \
	(((v) << 4U) & FM_CKGEN_UUU_SLICE_P_DIV_NUM)
#define GFV_CKGEN_UUU_SLICE_P_DIV_NUM(v) \
	(((v) & FM_CKGEN_UUU_SLICE_P_DIV_NUM) >> 4U)

#define FM_CKGEN_UUU_SLICE_Q_DIV_NUM	(0xfU << 0U)
#define FV_CKGEN_UUU_SLICE_Q_DIV_NUM(v) \
	(((v) << 0U) & FM_CKGEN_UUU_SLICE_Q_DIV_NUM)
#define GFV_CKGEN_UUU_SLICE_Q_DIV_NUM(v) \
	(((v) & FM_CKGEN_UUU_SLICE_Q_DIV_NUM) >> 0U)

#define CKGEN_IP_SLICE_DBG_CTL_OFF	0x700U

#define FM_CKGEN_IP_SLICE_DBG_CTL_IP_SLICE_DBG_SEL	(0xffffU << 0U)
#define FV_CKGEN_IP_SLICE_DBG_CTL_IP_SLICE_DBG_SEL(v) \
	(((v) << 0U) & FM_CKGEN_IP_SLICE_DBG_CTL_IP_SLICE_DBG_SEL)
#define GFV_CKGEN_IP_SLICE_DBG_CTL_IP_SLICE_DBG_SEL(v) \
	(((v) & FM_CKGEN_IP_SLICE_DBG_CTL_IP_SLICE_DBG_SEL) >> 0U)

#define CKGEN_BUS_SLICE_DBG_CTL_OFF	0x704U

#define FM_CKGEN_BUS_SLICE_DBG_CTL_BUS_SLICE_DBG_SEL	(0xffffU << 0U)
#define FV_CKGEN_BUS_SLICE_DBG_CTL_BUS_SLICE_DBG_SEL(v) \
	(((v) << 0U) & FM_CKGEN_BUS_SLICE_DBG_CTL_BUS_SLICE_DBG_SEL)
#define GFV_CKGEN_BUS_SLICE_DBG_CTL_BUS_SLICE_DBG_SEL(v) \
	(((v) & FM_CKGEN_BUS_SLICE_DBG_CTL_BUS_SLICE_DBG_SEL) >> 0U)

#define CKGEN_CORE_SLICE_DBG_CTL_OFF	0x708U

#define FM_CKGEN_CORE_SLICE_DBG_CTL_CORE_SLICE_DBG_SEL	(0xffffU << 0U)
#define FV_CKGEN_CORE_SLICE_DBG_CTL_CORE_SLICE_DBG_SEL(v) \
	(((v) << 0U) & FM_CKGEN_CORE_SLICE_DBG_CTL_CORE_SLICE_DBG_SEL)
#define GFV_CKGEN_CORE_SLICE_DBG_CTL_CORE_SLICE_DBG_SEL(v) \
	(((v) & FM_CKGEN_CORE_SLICE_DBG_CTL_CORE_SLICE_DBG_SEL) >> 0U)

#define CKGEN_DBG_CTL_OFF	0x70cU

#define BM_CKGEN_DBG_CTL_DBG_CLK_DIS	(0x01U << 31U)

#define FM_CKGEN_DBG_CTL_DBG_SEL	(0x3U << 29U)
#define FV_CKGEN_DBG_CTL_DBG_SEL(v) \
	(((v) << 29U) & FM_CKGEN_DBG_CTL_DBG_SEL)
#define GFV_CKGEN_DBG_CTL_DBG_SEL(v) \
	(((v) & FM_CKGEN_DBG_CTL_DBG_SEL) >> 29U)

#define FM_CKGEN_DBG_CTL_DBG_DIV_NUM	(0xffffU << 0U)
#define FV_CKGEN_DBG_CTL_DBG_DIV_NUM(v) \
	(((v) << 0U) & FM_CKGEN_DBG_CTL_DBG_DIV_NUM)
#define GFV_CKGEN_DBG_CTL_DBG_DIV_NUM(v) \
	(((v) & FM_CKGEN_DBG_CTL_DBG_DIV_NUM) >> 0U)

#define CKGEN_IP_SLICE_MON_CTL_OFF	0x720U

#define FM_CKGEN_IP_SLICE_MON_CTL_IP_SLICE_MON_SEL	(0xffffU << 0U)
#define FV_CKGEN_IP_SLICE_MON_CTL_IP_SLICE_MON_SEL(v) \
	(((v) << 0U) & FM_CKGEN_IP_SLICE_MON_CTL_IP_SLICE_MON_SEL)
#define GFV_CKGEN_IP_SLICE_MON_CTL_IP_SLICE_MON_SEL(v) \
	(((v) & FM_CKGEN_IP_SLICE_MON_CTL_IP_SLICE_MON_SEL) >> 0U)

#define CKGEN_BUS_SLICE_MON_CTL_OFF	0x724U

#define FM_CKGEN_BUS_SLICE_MON_CTL_BUS_SLICE_MON_SEL	(0xffffU << 0U)
#define FV_CKGEN_BUS_SLICE_MON_CTL_BUS_SLICE_MON_SEL(v) \
	(((v) << 0U) & FM_CKGEN_BUS_SLICE_MON_CTL_BUS_SLICE_MON_SEL)
#define GFV_CKGEN_BUS_SLICE_MON_CTL_BUS_SLICE_MON_SEL(v) \
	(((v) & FM_CKGEN_BUS_SLICE_MON_CTL_BUS_SLICE_MON_SEL) >> 0U)

#define CKGEN_CORE_SLICE_MON_CTL_OFF	0x728U

#define FM_CKGEN_CORE_SLICE_MON_CTL_CORE_SLICE_MON_SEL	(0xffffU << 0U)
#define FV_CKGEN_CORE_SLICE_MON_CTL_CORE_SLICE_MON_SEL(v) \
	(((v) << 0U) & FM_CKGEN_CORE_SLICE_MON_CTL_CORE_SLICE_MON_SEL)
#define GFV_CKGEN_CORE_SLICE_MON_CTL_CORE_SLICE_MON_SEL(v) \
	(((v) & FM_CKGEN_CORE_SLICE_MON_CTL_CORE_SLICE_MON_SEL) >> 0U)

#define CKGEN_MON_CTL_OFF	0x72cU

#define BM_CKGEN_MON_CTL_MON_CLK_DIS	(0x01U << 31U)

#define FM_CKGEN_MON_CTL_MON_SEL	(0x3U << 29U)
#define FV_CKGEN_MON_CTL_MON_SEL(v) \
	(((v) << 29U) & FM_CKGEN_MON_CTL_MON_SEL)
#define GFV_CKGEN_MON_CTL_MON_SEL(v) \
	(((v) & FM_CKGEN_MON_CTL_MON_SEL) >> 29U)

#define BM_CKGEN_MON_CTL_MON_VAL_UPD_EN	(0x01U << 28U)

#define BM_CKGEN_MON_CTL_MON_DIV_BUSY	(0x01U << 16U)

#define FM_CKGEN_MON_CTL_MON_DIV_NUM	(0xffffU << 0U)
#define FV_CKGEN_MON_CTL_MON_DIV_NUM(v) \
	(((v) << 0U) & FM_CKGEN_MON_CTL_MON_DIV_NUM)
#define GFV_CKGEN_MON_CTL_MON_DIV_NUM(v) \
	(((v) & FM_CKGEN_MON_CTL_MON_DIV_NUM) >> 0U)

#define CKGEN_MON_MAX_FREQ_OFF	0x730U

#define FM_CKGEN_MON_MAX_FREQ_MON_MAX_FREQ	(0xffffU << 0U)
#define FV_CKGEN_MON_MAX_FREQ_MON_MAX_FREQ(v) \
	(((v) << 0U) & FM_CKGEN_MON_MAX_FREQ_MON_MAX_FREQ)
#define GFV_CKGEN_MON_MAX_FREQ_MON_MAX_FREQ(v) \
	(((v) & FM_CKGEN_MON_MAX_FREQ_MON_MAX_FREQ) >> 0U)

#define CKGEN_MON_AVE_FREQ_OFF	0x734U

#define FM_CKGEN_MON_AVE_FREQ_MON_AVE_FREQ	(0xffffU << 0U)
#define FV_CKGEN_MON_AVE_FREQ_MON_AVE_FREQ(v) \
	(((v) << 0U) & FM_CKGEN_MON_AVE_FREQ_MON_AVE_FREQ)
#define GFV_CKGEN_MON_AVE_FREQ_MON_AVE_FREQ(v) \
	(((v) & FM_CKGEN_MON_AVE_FREQ_MON_AVE_FREQ) >> 0U)

#define CKGEN_MON_MIN_FREQ_OFF	0x738U

#define FM_CKGEN_MON_MIN_FREQ_MON_MIN_FREQ	(0xffffU << 0U)
#define FV_CKGEN_MON_MIN_FREQ_MON_MIN_FREQ(v) \
	(((v) << 0U) & FM_CKGEN_MON_MIN_FREQ_MON_MIN_FREQ)
#define GFV_CKGEN_MON_MIN_FREQ_MON_MIN_FREQ(v) \
	(((v) & FM_CKGEN_MON_MIN_FREQ_MON_MIN_FREQ) >> 0U)

#define CKGEN_MON_MAX_DUTY_OFF	0x73cU

#define FM_CKGEN_MON_MAX_DUTY_MON_MAX_PERIOD	(0xffffU << 16U)
#define FV_CKGEN_MON_MAX_DUTY_MON_MAX_PERIOD(v) \
	(((v) << 16U) & FM_CKGEN_MON_MAX_DUTY_MON_MAX_PERIOD)
#define GFV_CKGEN_MON_MAX_DUTY_MON_MAX_PERIOD(v) \
	(((v) & FM_CKGEN_MON_MAX_DUTY_MON_MAX_PERIOD) >> 16U)

#define FM_CKGEN_MON_MAX_DUTY_MON_MAX_HIGH	(0xffffU << 0U)
#define FV_CKGEN_MON_MAX_DUTY_MON_MAX_HIGH(v) \
	(((v) << 0U) & FM_CKGEN_MON_MAX_DUTY_MON_MAX_HIGH)
#define GFV_CKGEN_MON_MAX_DUTY_MON_MAX_HIGH(v) \
	(((v) & FM_CKGEN_MON_MAX_DUTY_MON_MAX_HIGH) >> 0U)

#define CKGEN_MON_MIN_DUTY_OFF	0x740U

#define FM_CKGEN_MON_MIN_DUTY_MON_MIN_PERIOD	(0xffffU << 16U)
#define FV_CKGEN_MON_MIN_DUTY_MON_MIN_PERIOD(v) \
	(((v) << 16U) & FM_CKGEN_MON_MIN_DUTY_MON_MIN_PERIOD)
#define GFV_CKGEN_MON_MIN_DUTY_MON_MIN_PERIOD(v) \
	(((v) & FM_CKGEN_MON_MIN_DUTY_MON_MIN_PERIOD) >> 16U)

#define FM_CKGEN_MON_MIN_DUTY_MON_MIN_HIGH	(0xffffU << 0U)
#define FV_CKGEN_MON_MIN_DUTY_MON_MIN_HIGH(v) \
	(((v) << 0U) & FM_CKGEN_MON_MIN_DUTY_MON_MIN_HIGH)
#define GFV_CKGEN_MON_MIN_DUTY_MON_MIN_HIGH(v) \
	(((v) & FM_CKGEN_MON_MIN_DUTY_MON_MIN_HIGH) >> 0U)

#endif  /* __CKGEN_REG_H__ */
