setil 0 std_logic_vector(to_unsigned(1,DW/2)) 
add 1 0 3
bne std_logic_vector(to_signed(-2,DW/2)) 
jmp std_logic_vector(to_unsigned(0,DW/2))
nop
