# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Instruction_Memory_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Matheus/Desktop/processor_mips_8bits/Instruction_Memory/Instruction_Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:11 on Mar 16,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Matheus/Desktop/processor_mips_8bits/Instruction_Memory/Instruction_Memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture Behavioral of Instruction_Memory
# End time: 16:19:11 on Mar 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Matheus/Desktop/processor_mips_8bits/Instruction_Memory/Instruction_Memory_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:11 on Mar 16,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Matheus/Desktop/processor_mips_8bits/Instruction_Memory/Instruction_Memory_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory_tb
# -- Compiling architecture Behavioral of Instruction_Memory_tb
# End time: 16:19:11 on Mar 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  Instruction_Memory_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" Instruction_Memory_tb 
# Start time: 16:19:11 on Mar 16,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_memory_tb(behavioral)
# Loading work.instruction_memory(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 30 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /instruction_memory_tb/UUT
# ** Fatal: (vsim-3734) Index value 16 is out of range 0 to 15.
#    Time: 40 ns  Iteration: 1  Process: /instruction_memory_tb/UUT/line__19 File: C:/Users/Matheus/Desktop/processor_mips_8bits/Instruction_Memory/Instruction_Memory.vhd
# Fatal error in Architecture Behavioral at C:/Users/Matheus/Desktop/processor_mips_8bits/Instruction_Memory/Instruction_Memory.vhd line 19
# 
# HDL call sequence:
# Stopped at C:/Users/Matheus/Desktop/processor_mips_8bits/Instruction_Memory/Instruction_Memory.vhd 19 Architecture Behavioral
# 
# End time: 16:19:24 on Mar 16,2025, Elapsed time: 0:00:13
# Errors: 2, Warnings: 1
