// Seed: 4155466916
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    output supply0 id_2,
    output wor id_3,
    output tri id_4,
    output supply1 id_5,
    input tri0 id_6,
    input uwire id_7,
    output tri0 id_8,
    input tri0 id_9,
    output uwire id_10,
    input wire id_11
);
  uwire id_13, id_14 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input wire id_2,
    input supply1 id_3,
    output tri id_4,
    input supply1 id_5
);
  wire id_7;
  module_0(
      id_0, id_5, id_4, id_0, id_4, id_0, id_1, id_1, id_0, id_5, id_0, id_2
  );
  wor id_8 = 1'b0;
endmodule
