INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/synth/func/xsim/inmultireBooth_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FDN'
INFO: [VRFC 10-3107] analyzing entity 'SRRN'
INFO: [VRFC 10-3107] analyzing entity 'SRRN_0'
INFO: [VRFC 10-3107] analyzing entity 'UC'
INFO: [VRFC 10-3107] analyzing entity 'displ7seg'
INFO: [VRFC 10-3107] analyzing entity 'xil_defaultlib_FD'
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth'
INFO: [VRFC 10-3107] analyzing entity 'inmultireBoothPlaca'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/ADDN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADDN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/FD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/FDN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FDN'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'fdn' [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/FDN.vhd:35]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/SRRN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SRRN'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'srrn' [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/SRRN.vhd:35]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/UC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UC'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'uc' [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/UC.vhd:36]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBooth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'inmultirebooth' [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBooth.vhd:34]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
