Drill report for yash_panel.kicad_pcb
Created on Wed Apr 20 21:21:03 2022

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'yash_panel.drl' contains
    plated through holes:
    =============================================================
    T1  3.200mm  0.1260"  (4 holes)  (with 4 slots)
    T2  5.000mm  0.1969"  (1 hole)
    T3  7.000mm  0.2756"  (3 holes)
    T4  10.000mm  0.3937"  (4 holes)

    Total plated holes count 12


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
