var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[28.5359, 19.1432, 11.2885, 26.0656, 10.5263], "total":[43478, 51277, 318, 36], "name":"Kernel System", "max_resources":[227120, 454240, 1220, 342], "children":[{"name":"Board interface", "type":"resource", "data":[24256, 20822, 143, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}, {"name":"Global interconnect", "type":"resource", "data":[487, 2159, 10, 0], "details":[{"type":"text", "text":"Global interconnect for 4 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"sa", "compute_units":1, "type":"function", "total_percent":[13.7978, 8.24894, 6.22931, 13.5246, 10.5263], "total_kernel_resources":[18735, 28296, 165, 36], "details":[{"type":"text", "text":"Number of compute units: 1"}], "children":[{"name":"Function overhead", "type":"resource", "data":[1574, 1505, 0, 0], "details":[{"type":"text", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'i\' (king-kernel.cl:24)", "type":"resource", "data":[7, 36, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":24}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}]}, {"name":"Private Variable: \\n - \'i\' (king-kernel.cl:29)", "type":"resource", "data":[24, 101, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":29}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}]}, {"name":"Private Variable: \\n - \'i\' (king-kernel.cl:31)", "type":"resource", "data":[24, 101, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":31}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}]}, {"name":"Private Variable: \\n - \'i\' (king-kernel.cl:33)", "type":"resource", "data":[24, 101, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":33}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}]}, {"name":"Private Variable: \\n - \'i\' (king-kernel.cl:99)", "type":"resource", "data":[24, 101, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":99}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}]}, {"name":"Private Variable: \\n - \'n\' (king-kernel.cl:53)", "type":"resource", "data":[7, 36, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":53}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}]}, {"name":"Private Variable: \\n - \'s\' (king-kernel.cl:49)", "type":"resource", "data":[7, 36, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":49}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}]}, {"name":"Private Variable: \\n - \'t\' (king-kernel.cl:47)", "type":"resource", "data":[7, 36, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":47}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}]}, {"name":"king-kernel.cl:17 (lrandom)", "type":"resource", "data":[0, 0, 2, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":17}]], "details":[{"type":"table", "Private memory":"Optimal", "Requested size":"2000 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":"Requested size 2000 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}]}, {"name":"king-kernel.cl:18 (localJ)", "type":"resource", "data":[0, 0, 26, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":18}]], "details":[{"type":"table", "Private memory":"Optimal", "Requested size":"32768 bytes", "Implemented size":"32768 bytes", "Number of banks":"1", "Bank width":"512 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 32768 bytes, implemented size 32768 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}]}, {"name":"king-kernel.cl:19 (lh)", "type":"resource", "data":[0, 0, 4, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":19}]], "details":[{"type":"table", "Private memory":"Optimal", "Requested size":"4096 bytes", "Implemented size":"4096 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"1024 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 4096 bytes, implemented size 4096 bytes, stall-free, 2 reads and 1 write. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}]}, {"name":"king-kernel.cl:20 (lspin)", "type":"resource", "data":[65, 2560, 36, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":20}]], "details":[{"type":"table", "Private memory":"Good but replicated", "Requested size":"4096 bytes", "Implemented size":"36864 bytes", "Number of banks":"1", "Bank width":"64 bits", "Bank depth":"512 words", "Total replication":"9", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 4096 bytes, implemented size 36864 bytes, replicated 9 times total, stall-free, 20 reads and 3 writes. "}, {"type":"text", "text":"Replicated 9 times to efficiently support multiple accesses. To reduce this replication factor, reduce number of read and write accesses."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}]}, {"name":"sa.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 2, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 2, 0, 0]}]}]}, {"name":"sa.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[72, 136, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[72, 136, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[55, 84, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0]}, {"name":"king-kernel.cl:24", "type":"resource", "data":[38.6667, 68, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":24}]]}, {"name":"king-kernel.cl:26", "type":"resource", "data":[15.3333, 16, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":26}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[252, 132, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"king-kernel.cl:24", "type":"resource", "data":[52.6667, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":24}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"9-bit Integer Add", "type":"resource", "count":2, "data":[6.66667, 0, 0, 0]}, {"name":"And", "type":"resource", "count":6, "data":[0.666667, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":6, "data":[1.33333, 0, 0, 0]}, {"name":"Or", "type":"resource", "count":3, "data":[11, 0, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:26", "type":"resource", "data":[4.33333, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":26}]], "children":[{"name":"9-bit Integer Add", "type":"resource", "count":1, "data":[3.33333, 0, 0, 0]}, {"name":"And", "type":"resource", "count":3, "data":[0.333333, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":3, "data":[0.666667, 0, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:27", "type":"resource", "data":[1506, 7946, 37, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":27}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1438, 7898, 37, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":2, "data":[68, 48, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on king-kernel.cl:18."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"sa.B10", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[166, 118, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[166, 118, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[72, 149, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0]}, {"name":"king-kernel.cl:100", "type":"resource", "data":[15.3333, 16, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":100}]]}, {"name":"king-kernel.cl:99", "type":"resource", "data":[55.6667, 133, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":99}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[325, 111, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"king-kernel.cl:99", "type":"resource", "data":[53.3333, 0.666667, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":99}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"9-bit Integer Add", "type":"resource", "count":2, "data":[6.66667, 0, 0, 0]}, {"name":"And", "type":"resource", "count":6, "data":[1.33333, 0.666667, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":6, "data":[1.33333, 0, 0, 0]}, {"name":"Or", "type":"resource", "count":3, "data":[11, 0, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:100", "type":"resource", "data":[436.667, 2406.33, 16, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":100}]], "children":[{"name":"9-bit Integer Add", "type":"resource", "count":1, "data":[3.33333, 0, 0, 0]}, {"name":"And", "type":"resource", "count":3, "data":[0.666667, 0.333333, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":3, "data":[0.666667, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[84, 146, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on king-kernel.cl:20."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[348, 2260, 16, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"sa.B11", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[3, 8, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 8, 0, 0]}]}]}, {"name":"sa.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[85, 166, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[85, 166, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[71, 148, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0]}, {"name":"king-kernel.cl:29", "type":"resource", "data":[55, 132.333, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":29}]]}, {"name":"king-kernel.cl:30", "type":"resource", "data":[15, 15.6667, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":30}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[264, 92, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"king-kernel.cl:29", "type":"resource", "data":[43, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":29}]], "children":[{"name":"11-bit Integer Add", "type":"resource", "count":2, "data":[8, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"And", "type":"resource", "count":6, "data":[0.666667, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":6, "data":[1.33333, 0, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:30", "type":"resource", "data":[357, 355, 13, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":30}]], "children":[{"name":"11-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0]}, {"name":"And", "type":"resource", "count":3, "data":[0.333333, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":3, "data":[0.666667, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[318, 331, 13, 0], "details":[{"type":"text", "text":"Load uses a Prefetching LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on king-kernel.cl:20."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"sa.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[85, 166, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[85, 166, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[71, 148, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0]}, {"name":"king-kernel.cl:31", "type":"resource", "data":[55, 132.333, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":31}]]}, {"name":"king-kernel.cl:32", "type":"resource", "data":[15, 15.6667, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":32}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[264, 92, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"king-kernel.cl:31", "type":"resource", "data":[43, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":31}]], "children":[{"name":"11-bit Integer Add", "type":"resource", "count":2, "data":[8, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"And", "type":"resource", "count":6, "data":[0.666667, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":6, "data":[1.33333, 0, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:32", "type":"resource", "data":[357, 355, 13, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":32}]], "children":[{"name":"11-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0]}, {"name":"And", "type":"resource", "count":3, "data":[0.333333, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":3, "data":[0.666667, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[318, 331, 13, 0], "details":[{"type":"text", "text":"Load uses a Prefetching LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on king-kernel.cl:19."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"sa.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[85, 166, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[85, 166, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[71, 147, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0]}, {"name":"king-kernel.cl:33", "type":"resource", "data":[55, 131.667, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":33}]]}, {"name":"king-kernel.cl:34", "type":"resource", "data":[15, 15.3333, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":34}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[264, 92, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"king-kernel.cl:33", "type":"resource", "data":[42.3333, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":33}]], "children":[{"name":"10-bit Integer Add", "type":"resource", "count":2, "data":[7.33333, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"And", "type":"resource", "count":6, "data":[0.666667, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":6, "data":[1.33333, 0, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:34", "type":"resource", "data":[356.667, 355, 13, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":34}]], "children":[{"name":"10-bit Integer Add", "type":"resource", "count":1, "data":[3.66667, 0, 0, 0]}, {"name":"And", "type":"resource", "count":3, "data":[0.333333, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":3, "data":[0.666667, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[318, 331, 13, 0], "details":[{"type":"text", "text":"Load uses a Prefetching LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on king-kernel.cl:17."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"sa.B5", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[123, 97, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0]}, {"name":"king-kernel.cl:47", "type":"resource", "data":[22, 57, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":47}]]}, {"name":"king-kernel.cl:61", "type":"resource", "data":[10, 4, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":61}]]}, {"name":"king-kernel.cl:65", "type":"resource", "data":[10, 4, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":65}]]}, {"name":"king-kernel.cl:69", "type":"resource", "data":[10, 4, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":69}]]}, {"name":"king-kernel.cl:73", "type":"resource", "data":[10, 4, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":73}]]}, {"name":"king-kernel.cl:77", "type":"resource", "data":[10, 4, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":77}]]}, {"name":"king-kernel.cl:81", "type":"resource", "data":[10, 4, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":81}]]}, {"name":"king-kernel.cl:85", "type":"resource", "data":[10, 4, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":85}]]}, {"name":"king-kernel.cl:89", "type":"resource", "data":[10, 4, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":89}]]}, {"name":"king-kernel.cl:91", "type":"resource", "data":[10, 4, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":91}]]}, {"name":"king-kernel.cl:94", "type":"resource", "data":[10, 4, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":94}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[103, 50, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"king-kernel.cl:47", "type":"resource", "data":[44, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":47}]], "children":[{"name":"10-bit Integer Add", "type":"resource", "count":2, "data":[11, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"sa.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[98, 148, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[98, 148, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[346, 367, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0]}, {"name":"king-kernel.cl:47", "type":"resource", "data":[43, 117, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":47}]]}, {"name":"king-kernel.cl:49", "type":"resource", "data":[22, 50, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":49}]]}, {"name":"king-kernel.cl:61", "type":"resource", "data":[28, 20, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":61}]]}, {"name":"king-kernel.cl:65", "type":"resource", "data":[28, 20, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":65}]]}, {"name":"king-kernel.cl:69", "type":"resource", "data":[28, 20, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":69}]]}, {"name":"king-kernel.cl:73", "type":"resource", "data":[28, 20, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":73}]]}, {"name":"king-kernel.cl:77", "type":"resource", "data":[28, 20, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":77}]]}, {"name":"king-kernel.cl:81", "type":"resource", "data":[28, 20, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":81}]]}, {"name":"king-kernel.cl:85", "type":"resource", "data":[28, 20, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":85}]]}, {"name":"king-kernel.cl:89", "type":"resource", "data":[28, 20, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":89}]]}, {"name":"king-kernel.cl:91", "type":"resource", "data":[28, 20, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":91}]]}, {"name":"king-kernel.cl:94", "type":"resource", "data":[28, 20, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":94}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[324, 108, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"king-kernel.cl:49", "type":"resource", "data":[37, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":49}]], "children":[{"name":"3-bit Integer Add", "type":"resource", "count":2, "data":[4, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:50", "type":"resource", "data":[2, 2, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":50}]], "children":[{"name":"On-chip Read-Only Memory Lookup", "type":"resource", "count":1, "data":[2, 2, 0, 0], "details":[{"type":"text", "text":"Read from 128 bit ROM. A copy of the ROM is created for each access."}]}], "replace_name":"true"}]}]}, {"name":"sa.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3350, 5485, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3350, 5485, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[436, 496, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0]}, {"name":"king-kernel.cl:47", "type":"resource", "data":[43, 117, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":47}]]}, {"name":"king-kernel.cl:49", "type":"resource", "data":[18, 16, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":49}]]}, {"name":"king-kernel.cl:50", "type":"resource", "data":[8, 36, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":50}]]}, {"name":"king-kernel.cl:53", "type":"resource", "data":[22, 55, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":53}]]}, {"name":"king-kernel.cl:61", "type":"resource", "data":[32, 20, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":61}]]}, {"name":"king-kernel.cl:65", "type":"resource", "data":[34, 26, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":65}]]}, {"name":"king-kernel.cl:69", "type":"resource", "data":[36, 32, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":69}]]}, {"name":"king-kernel.cl:73", "type":"resource", "data":[35, 29, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":73}]]}, {"name":"king-kernel.cl:77", "type":"resource", "data":[35, 29, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":77}]]}, {"name":"king-kernel.cl:81", "type":"resource", "data":[34, 26, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":81}]]}, {"name":"king-kernel.cl:85", "type":"resource", "data":[34, 26, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":85}]]}, {"name":"king-kernel.cl:89", "type":"resource", "data":[34, 26, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":89}]]}, {"name":"king-kernel.cl:91", "type":"resource", "data":[34, 26, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":91}]]}, {"name":"king-kernel.cl:94", "type":"resource", "data":[36, 32, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":94}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[27, 96, 5, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"king-kernel.cl:48", "type":"resource", "data":[26, 41, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":48}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on king-kernel.cl:17."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"king-kernel.cl:53", "type":"resource", "data":[42, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":53}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":2, "data":[9, 0, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:56", "type":"resource", "data":[132, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":56}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[132, 0, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:59", "type":"resource", "data":[132, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":59}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[132, 0, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:61", "type":"resource", "data":[508.656, 220.322, 0, 4], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":61}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[65.0833, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[132, 0, 0, 4]}, {"name":"And", "type":"resource", "count":8, "data":[44, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":6, "data":[114, 5, 0, 0]}, {"name":"Load", "type":"resource", "count":4, "data":[86.5, 148.25, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on king-kernel.cl:18."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}, {"type":"text", "text":"Stall-free read from memory declared on king-kernel.cl:20."}]}, {"name":"Or", "type":"resource", "count":40, "data":[3.07222, 3.07222, 0, 0]}, {"name":"Select", "type":"resource", "count":2, "data":[64, 64, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:65", "type":"resource", "data":[394.656, 215.322, 0, 4], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":65}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[65.0833, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[132, 0, 0, 4]}, {"name":"And", "type":"resource", "count":2, "data":[22, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[22, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":4, "data":[86.5, 148.25, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on king-kernel.cl:18."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}, {"type":"text", "text":"Stall-free read from memory declared on king-kernel.cl:20."}]}, {"name":"Or", "type":"resource", "count":36, "data":[3.07222, 3.07222, 0, 0]}, {"name":"Select", "type":"resource", "count":2, "data":[64, 64, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:67", "type":"resource", "data":[66, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":67}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:69", "type":"resource", "data":[503.656, 216.322, 0, 4], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":69}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":10, "data":[131.083, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[132, 0, 0, 4]}, {"name":"And", "type":"resource", "count":8, "data":[44, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":4, "data":[44, 2, 0, 0]}, {"name":"Load", "type":"resource", "count":4, "data":[86.5, 148.25, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on king-kernel.cl:18."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}, {"type":"text", "text":"Stall-free read from memory declared on king-kernel.cl:20."}]}, {"name":"Or", "type":"resource", "count":34, "data":[2.07222, 2.07222, 0, 0]}, {"name":"Select", "type":"resource", "count":2, "data":[64, 64, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:71", "type":"resource", "data":[66, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":71}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:73", "type":"resource", "data":[392.989, 214.656, 0, 4], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":73}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[65.0833, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[132, 0, 0, 4]}, {"name":"And", "type":"resource", "count":2, "data":[22, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[22, 1, 0, 0]}, {"name":"Load", "type":"resource", "count":4, "data":[86.5, 148.25, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on king-kernel.cl:18."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}, {"type":"text", "text":"Stall-free read from memory declared on king-kernel.cl:20."}]}, {"name":"Or", "type":"resource", "count":28, "data":[1.40556, 1.40556, 0, 0]}, {"name":"Select", "type":"resource", "count":2, "data":[64, 64, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:77", "type":"resource", "data":[392.989, 214.656, 0, 4], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":77}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[65.0833, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[132, 0, 0, 4]}, {"name":"And", "type":"resource", "count":2, "data":[22, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[22, 1, 0, 0]}, {"name":"Load", "type":"resource", "count":4, "data":[86.5, 148.25, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on king-kernel.cl:18."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}, {"type":"text", "text":"Stall-free read from memory declared on king-kernel.cl:20."}]}, {"name":"Or", "type":"resource", "count":24, "data":[1.40556, 1.40556, 0, 0]}, {"name":"Select", "type":"resource", "count":2, "data":[64, 64, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:79", "type":"resource", "data":[132, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":79}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[132, 0, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:81", "type":"resource", "data":[462.589, 215.256, 0, 4], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":81}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[65.0833, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[132, 0, 0, 4]}, {"name":"And", "type":"resource", "count":6, "data":[22, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":4, "data":[92, 2, 0, 0]}, {"name":"Load", "type":"resource", "count":4, "data":[86.5, 148.25, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on king-kernel.cl:18."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}, {"type":"text", "text":"Stall-free read from memory declared on king-kernel.cl:20."}]}, {"name":"Or", "type":"resource", "count":22, "data":[1.00556, 1.00556, 0, 0]}, {"name":"Select", "type":"resource", "count":2, "data":[64, 64, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:85", "type":"resource", "data":[392.256, 213.922, 0, 4], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":85}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[65.0833, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[132, 0, 0, 4]}, {"name":"And", "type":"resource", "count":2, "data":[22, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[22, 1, 0, 0]}, {"name":"Load", "type":"resource", "count":4, "data":[86.5, 148.25, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on king-kernel.cl:18."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}, {"type":"text", "text":"Stall-free read from memory declared on king-kernel.cl:20."}]}, {"name":"Or", "type":"resource", "count":16, "data":[0.672222, 0.672222, 0, 0]}, {"name":"Select", "type":"resource", "count":2, "data":[64, 64, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:87", "type":"resource", "data":[66, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":87}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:89", "type":"resource", "data":[392.256, 212.922, 0, 4], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":89}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[65.0833, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[132, 0, 0, 4]}, {"name":"And", "type":"resource", "count":2, "data":[22, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[22, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":4, "data":[86.5, 148.25, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on king-kernel.cl:18."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}, {"type":"text", "text":"Stall-free read from memory declared on king-kernel.cl:20."}]}, {"name":"Or", "type":"resource", "count":14, "data":[0.672222, 0.672222, 0, 0]}, {"name":"Select", "type":"resource", "count":2, "data":[64, 64, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:90", "type":"resource", "data":[59.3333, 82, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":90}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[7.33333, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[52, 82, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on king-kernel.cl:19."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"king-kernel.cl:91", "type":"resource", "data":[228.422, 82.4222, 0, 4], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":91}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[132, 0, 0, 4]}, {"name":"And", "type":"resource", "count":2, "data":[22, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[22, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[52, 82, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on king-kernel.cl:20."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Or", "type":"resource", "count":8, "data":[0.422222, 0.422222, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:93", "type":"resource", "data":[1096, 722, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":93}]], "children":[{"name":"Floating-point Compare", "type":"resource", "count":2, "data":[192, 14, 0, 0]}, {"name":"Integer to Floating-point Conversion", "type":"resource", "count":2, "data":[904, 708, 0, 0]}], "replace_name":"true"}, {"name":"king-kernel.cl:94", "type":"resource", "data":[134.2, 48.2, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":94}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":2, "data":[66, 0, 0, 0]}, {"name":"Or", "type":"resource", "count":7, "data":[0.2, 0.2, 0, 0]}, {"name":"Store", "type":"resource", "count":2, "data":[68, 48, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on king-kernel.cl:20."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"sa.B8", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[500, 380, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"king-kernel.cl:61", "type":"resource", "data":[50, 38, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":61}]]}, {"name":"king-kernel.cl:65", "type":"resource", "data":[50, 38, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":65}]]}, {"name":"king-kernel.cl:69", "type":"resource", "data":[50, 38, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":69}]]}, {"name":"king-kernel.cl:73", "type":"resource", "data":[50, 38, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":73}]]}, {"name":"king-kernel.cl:77", "type":"resource", "data":[50, 38, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":77}]]}, {"name":"king-kernel.cl:81", "type":"resource", "data":[50, 38, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":81}]]}, {"name":"king-kernel.cl:85", "type":"resource", "data":[50, 38, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":85}]]}, {"name":"king-kernel.cl:89", "type":"resource", "data":[50, 38, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":89}]]}, {"name":"king-kernel.cl:91", "type":"resource", "data":[50, 38, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":91}]]}, {"name":"king-kernel.cl:94", "type":"resource", "data":[50, 38, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":94}]]}]}]}, {"name":"sa.B9", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[500, 380, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"king-kernel.cl:61", "type":"resource", "data":[50, 38, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":61}]]}, {"name":"king-kernel.cl:65", "type":"resource", "data":[50, 38, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":65}]]}, {"name":"king-kernel.cl:69", "type":"resource", "data":[50, 38, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":69}]]}, {"name":"king-kernel.cl:73", "type":"resource", "data":[50, 38, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":73}]]}, {"name":"king-kernel.cl:77", "type":"resource", "data":[50, 38, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":77}]]}, {"name":"king-kernel.cl:81", "type":"resource", "data":[50, 38, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":81}]]}, {"name":"king-kernel.cl:85", "type":"resource", "data":[50, 38, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":85}]]}, {"name":"king-kernel.cl:89", "type":"resource", "data":[50, 38, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":89}]]}, {"name":"king-kernel.cl:91", "type":"resource", "data":[50, 38, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":91}]]}, {"name":"king-kernel.cl:94", "type":"resource", "data":[50, 38, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":94}]]}]}]}]}]}';
var area_srcJSON='{"max_resources":[227120,454240,1220,342],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[24256,20822,143,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[487,2159,10,0],"details":[{"text":"Global interconnect for 4 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"sa","total_kernel_resources":[18735,28296,165,36],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":17}]],"type":"function","total_percent":[13.7978,8.24894,6.22931,13.5246,10.5263],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[4076,3179,5,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"Private Variable: \\n - \'i\' (king-kernel.cl:24)","type":"resource","data":[7,36,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \\n - \'i\' (king-kernel.cl:29)","type":"resource","data":[24,101,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \\n - \'i\' (king-kernel.cl:31)","type":"resource","data":[24,101,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \\n - \'i\' (king-kernel.cl:33)","type":"resource","data":[24,101,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \\n - \'i\' (king-kernel.cl:99)","type":"resource","data":[24,101,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \\n - \'n\' (king-kernel.cl:53)","type":"resource","data":[7,36,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \\n - \'s\' (king-kernel.cl:49)","type":"resource","data":[7,36,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \\n - \'t\' (king-kernel.cl:47)","type":"resource","data":[7,36,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"king-kernel.cl:17 (lrandom)","type":"resource","data":[0,0,2,0],"details":[{"Private memory":"Optimal","Total replication":1,"Number of banks":1,"Bank depth":"512 words","Additional information":"Requested size 2000 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","Implemented size":"2048 bytes","Bank width":"32 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"2000 bytes"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}]},{"name":"king-kernel.cl:18 (localJ)","type":"resource","data":[0,0,26,0],"details":[{"Private memory":"Optimal","Total replication":1,"Number of banks":1,"Bank depth":"512 words","Additional information":[{"text":"Requested size 32768 bytes, implemented size 32768 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Implemented size":"32768 bytes","Bank width":"512 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"32768 bytes"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}]},{"name":"king-kernel.cl:19 (lh)","type":"resource","data":[0,0,4,0],"details":[{"Private memory":"Optimal","Total replication":1,"Number of banks":1,"Bank depth":"1024 words","Additional information":[{"text":"Requested size 4096 bytes, implemented size 4096 bytes, stall-free, 2 reads and 1 write. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Implemented size":"4096 bytes","Bank width":"32 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"4096 bytes"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}]},{"name":"king-kernel.cl:20 (lspin)","type":"resource","data":[65,2560,36,0],"details":[{"Private memory":"Good but replicated","Total replication":9,"Number of banks":1,"Bank depth":"512 words","Additional information":[{"text":"Requested size 4096 bytes, implemented size 36864 bytes, replicated 9 times total, stall-free, 20 reads and 3 writes. ","type":"text"},{"text":"Replicated 9 times to efficiently support multiple accesses. To reduce this replication factor, reduce number of read and write accesses.","type":"text"}],"Implemented size":"36864 bytes","Bank width":"64 bits","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"4096 bytes","Clock":"Running memory at 2x clock to support more concurrent ports","type":"table"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}]},{"name":"No Source Line","children":[{"count":7,"name":"State","data":[3941,6385,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"}],"type":"resource","data":[3941,6385,0,0]},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":24}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:24","children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":24}]],"type":"resource"},{"count":2,"name":"9-bit Integer Add","data":[6.66667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":24}]],"type":"resource"},{"count":6,"name":"And","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":24}]],"type":"resource"},{"count":6,"name":"Integer Compare","data":[1.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":24}]],"type":"resource"},{"count":3,"name":"Or","data":[11,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":24}]],"type":"resource"}],"data":[52.6667,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":26}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:26","children":[{"count":1,"name":"9-bit Integer Add","data":[3.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":26}]],"type":"resource"},{"count":3,"name":"And","data":[0.333333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":26}]],"type":"resource"},{"count":3,"name":"Integer Compare","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":26}]],"type":"resource"}],"data":[4.33333,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":27}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:27","children":[{"count":1,"name":"Load","data":[1438,7898,37,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":27}]],"type":"resource"},{"count":2,"name":"Store","data":[68,48,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":27}]],"type":"resource"}],"data":[1506,7946,37,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":99}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:99","children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":99}]],"type":"resource"},{"count":2,"name":"9-bit Integer Add","data":[6.66667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":99}]],"type":"resource"},{"count":6,"name":"And","data":[1.33333,0.666667,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":99}]],"type":"resource"},{"count":6,"name":"Integer Compare","data":[1.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":99}]],"type":"resource"},{"count":3,"name":"Or","data":[11,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":99}]],"type":"resource"}],"data":[53.3333,0.666667,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":100}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:100","children":[{"count":1,"name":"9-bit Integer Add","data":[3.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":100}]],"type":"resource"},{"count":3,"name":"And","data":[0.666667,0.333333,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":100}]],"type":"resource"},{"count":3,"name":"Integer Compare","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":100}]],"type":"resource"},{"count":2,"name":"Load","data":[84,146,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":100}]],"type":"resource"},{"count":1,"name":"Store","data":[348,2260,16,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":100}]],"type":"resource"}],"data":[436.667,2406.33,16,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":29}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:29","children":[{"count":2,"name":"11-bit Integer Add","data":[8,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":29}]],"type":"resource"},{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":29}]],"type":"resource"},{"count":6,"name":"And","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":29}]],"type":"resource"},{"count":6,"name":"Integer Compare","data":[1.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":29}]],"type":"resource"}],"data":[43,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":30}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:30","children":[{"count":1,"name":"11-bit Integer Add","data":[4,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":30}]],"type":"resource"},{"count":3,"name":"And","data":[0.333333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":30}]],"type":"resource"},{"count":3,"name":"Integer Compare","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":30}]],"type":"resource"},{"count":1,"name":"Load","data":[318,331,13,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":30}]],"type":"resource"},{"count":1,"name":"Store","data":[34,24,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":30}]],"type":"resource"}],"data":[357,355,13,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":31}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:31","children":[{"count":2,"name":"11-bit Integer Add","data":[8,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":31}]],"type":"resource"},{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":31}]],"type":"resource"},{"count":6,"name":"And","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":31}]],"type":"resource"},{"count":6,"name":"Integer Compare","data":[1.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":31}]],"type":"resource"}],"data":[43,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":32}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:32","children":[{"count":1,"name":"11-bit Integer Add","data":[4,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":32}]],"type":"resource"},{"count":3,"name":"And","data":[0.333333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":32}]],"type":"resource"},{"count":3,"name":"Integer Compare","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":32}]],"type":"resource"},{"count":1,"name":"Load","data":[318,331,13,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":32}]],"type":"resource"},{"count":1,"name":"Store","data":[34,24,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":32}]],"type":"resource"}],"data":[357,355,13,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":33}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:33","children":[{"count":2,"name":"10-bit Integer Add","data":[7.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":33}]],"type":"resource"},{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":33}]],"type":"resource"},{"count":6,"name":"And","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":33}]],"type":"resource"},{"count":6,"name":"Integer Compare","data":[1.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":33}]],"type":"resource"}],"data":[42.3333,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":34}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:34","children":[{"count":1,"name":"10-bit Integer Add","data":[3.66667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":34}]],"type":"resource"},{"count":3,"name":"And","data":[0.333333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":34}]],"type":"resource"},{"count":3,"name":"Integer Compare","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":34}]],"type":"resource"},{"count":1,"name":"Load","data":[318,331,13,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":34}]],"type":"resource"},{"count":1,"name":"Store","data":[34,24,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":34}]],"type":"resource"}],"data":[356.667,355,13,0],"type":"resource"},{"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:47","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":47}]],"replace_name":"true","type":"resource","data":[44,0,0,0],"children":[{"count":2,"name":"10-bit Integer Add","data":[11,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":47}]],"type":"resource"},{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":47}]],"type":"resource"}]},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":49}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:49","children":[{"count":2,"name":"3-bit Integer Add","data":[4,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":49}]],"type":"resource"},{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":49}]],"type":"resource"}],"data":[37,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":50}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:50","children":[{"count":1,"name":"On-chip Read-Only Memory Lookup","data":[2,2,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":50}]],"type":"resource"}],"data":[2,2,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":48}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:48","children":[{"count":1,"name":"Load","data":[26,41,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":48}]],"type":"resource"}],"data":[26,41,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":53}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:53","children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":53}]],"type":"resource"},{"count":2,"name":"8-bit Integer Add","data":[9,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":53}]],"type":"resource"}],"data":[42,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":56}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:56","children":[{"count":4,"name":"32-bit Integer Add","data":[132,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":56}]],"type":"resource"}],"data":[132,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":59}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:59","children":[{"count":4,"name":"32-bit Integer Add","data":[132,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":59}]],"type":"resource"}],"data":[132,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":61}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:61","children":[{"count":8,"name":"32-bit Integer Add","data":[65.0833,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":61}]],"type":"resource"},{"count":2,"name":"32-bit Integer Multiply","data":[132,0,0,4],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":61}]],"type":"resource"},{"count":8,"name":"And","data":[44,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":61}]],"type":"resource"},{"count":6,"name":"Integer Compare","data":[114,5,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":61}]],"type":"resource"},{"count":4,"name":"Load","data":[86.5,148.25,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":61}]],"type":"resource"},{"count":40,"name":"Or","data":[3.07222,3.07222,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":61}]],"type":"resource"},{"count":2,"name":"Select","data":[64,64,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":61}]],"type":"resource"}],"data":[508.656,220.322,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":65}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:65","children":[{"count":8,"name":"32-bit Integer Add","data":[65.0833,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":65}]],"type":"resource"},{"count":2,"name":"32-bit Integer Multiply","data":[132,0,0,4],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":65}]],"type":"resource"},{"count":2,"name":"And","data":[22,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":65}]],"type":"resource"},{"count":2,"name":"Integer Compare","data":[22,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":65}]],"type":"resource"},{"count":4,"name":"Load","data":[86.5,148.25,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":65}]],"type":"resource"},{"count":36,"name":"Or","data":[3.07222,3.07222,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":65}]],"type":"resource"},{"count":2,"name":"Select","data":[64,64,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":65}]],"type":"resource"}],"data":[394.656,215.322,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":67}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:67","children":[{"count":2,"name":"32-bit Integer Add","data":[66,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":67}]],"type":"resource"}],"data":[66,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":69}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:69","children":[{"count":10,"name":"32-bit Integer Add","data":[131.083,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":69}]],"type":"resource"},{"count":2,"name":"32-bit Integer Multiply","data":[132,0,0,4],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":69}]],"type":"resource"},{"count":8,"name":"And","data":[44,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":69}]],"type":"resource"},{"count":4,"name":"Integer Compare","data":[44,2,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":69}]],"type":"resource"},{"count":4,"name":"Load","data":[86.5,148.25,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":69}]],"type":"resource"},{"count":34,"name":"Or","data":[2.07222,2.07222,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":69}]],"type":"resource"},{"count":2,"name":"Select","data":[64,64,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":69}]],"type":"resource"}],"data":[503.656,216.322,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":71}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:71","children":[{"count":2,"name":"32-bit Integer Add","data":[66,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":71}]],"type":"resource"}],"data":[66,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":73}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:73","children":[{"count":8,"name":"32-bit Integer Add","data":[65.0833,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":73}]],"type":"resource"},{"count":2,"name":"32-bit Integer Multiply","data":[132,0,0,4],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":73}]],"type":"resource"},{"count":2,"name":"And","data":[22,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":73}]],"type":"resource"},{"count":2,"name":"Integer Compare","data":[22,1,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":73}]],"type":"resource"},{"count":4,"name":"Load","data":[86.5,148.25,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":73}]],"type":"resource"},{"count":28,"name":"Or","data":[1.40556,1.40556,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":73}]],"type":"resource"},{"count":2,"name":"Select","data":[64,64,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":73}]],"type":"resource"}],"data":[392.989,214.656,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":77}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:77","children":[{"count":8,"name":"32-bit Integer Add","data":[65.0833,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":77}]],"type":"resource"},{"count":2,"name":"32-bit Integer Multiply","data":[132,0,0,4],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":77}]],"type":"resource"},{"count":2,"name":"And","data":[22,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":77}]],"type":"resource"},{"count":2,"name":"Integer Compare","data":[22,1,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":77}]],"type":"resource"},{"count":4,"name":"Load","data":[86.5,148.25,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":77}]],"type":"resource"},{"count":24,"name":"Or","data":[1.40556,1.40556,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":77}]],"type":"resource"},{"count":2,"name":"Select","data":[64,64,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":77}]],"type":"resource"}],"data":[392.989,214.656,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":79}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:79","children":[{"count":4,"name":"32-bit Integer Add","data":[132,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":79}]],"type":"resource"}],"data":[132,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":81}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:81","children":[{"count":8,"name":"32-bit Integer Add","data":[65.0833,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":81}]],"type":"resource"},{"count":2,"name":"32-bit Integer Multiply","data":[132,0,0,4],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":81}]],"type":"resource"},{"count":6,"name":"And","data":[22,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":81}]],"type":"resource"},{"count":4,"name":"Integer Compare","data":[92,2,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":81}]],"type":"resource"},{"count":4,"name":"Load","data":[86.5,148.25,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":81}]],"type":"resource"},{"count":22,"name":"Or","data":[1.00556,1.00556,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":81}]],"type":"resource"},{"count":2,"name":"Select","data":[64,64,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":81}]],"type":"resource"}],"data":[462.589,215.256,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":85}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:85","children":[{"count":8,"name":"32-bit Integer Add","data":[65.0833,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":85}]],"type":"resource"},{"count":2,"name":"32-bit Integer Multiply","data":[132,0,0,4],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":85}]],"type":"resource"},{"count":2,"name":"And","data":[22,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":85}]],"type":"resource"},{"count":2,"name":"Integer Compare","data":[22,1,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":85}]],"type":"resource"},{"count":4,"name":"Load","data":[86.5,148.25,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":85}]],"type":"resource"},{"count":16,"name":"Or","data":[0.672222,0.672222,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":85}]],"type":"resource"},{"count":2,"name":"Select","data":[64,64,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":85}]],"type":"resource"}],"data":[392.256,213.922,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":87}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:87","children":[{"count":2,"name":"32-bit Integer Add","data":[66,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":87}]],"type":"resource"}],"data":[66,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":89}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:89","children":[{"count":8,"name":"32-bit Integer Add","data":[65.0833,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":89}]],"type":"resource"},{"count":2,"name":"32-bit Integer Multiply","data":[132,0,0,4],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":89}]],"type":"resource"},{"count":2,"name":"And","data":[22,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":89}]],"type":"resource"},{"count":2,"name":"Integer Compare","data":[22,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":89}]],"type":"resource"},{"count":4,"name":"Load","data":[86.5,148.25,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":89}]],"type":"resource"},{"count":14,"name":"Or","data":[0.672222,0.672222,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":89}]],"type":"resource"},{"count":2,"name":"Select","data":[64,64,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":89}]],"type":"resource"}],"data":[392.256,212.922,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":90}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:90","children":[{"count":2,"name":"32-bit Integer Add","data":[7.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":90}]],"type":"resource"},{"count":2,"name":"Load","data":[52,82,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":90}]],"type":"resource"}],"data":[59.3333,82,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":91}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:91","children":[{"count":2,"name":"32-bit Integer Multiply","data":[132,0,0,4],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":91}]],"type":"resource"},{"count":2,"name":"And","data":[22,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":91}]],"type":"resource"},{"count":2,"name":"Integer Compare","data":[22,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":91}]],"type":"resource"},{"count":2,"name":"Load","data":[52,82,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":91}]],"type":"resource"},{"count":8,"name":"Or","data":[0.422222,0.422222,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":91}]],"type":"resource"}],"data":[228.422,82.4222,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":93}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:93","children":[{"count":2,"name":"Floating-point Compare","data":[192,14,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":93}]],"type":"resource"},{"count":2,"name":"Integer to Floating-point Conversion","data":[904,708,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":93}]],"type":"resource"}],"data":[1096,722,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":94}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:94","children":[{"count":2,"name":"32-bit Integer Subtract","data":[66,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":94}]],"type":"resource"},{"count":7,"name":"Or","data":[0.2,0.2,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":94}]],"type":"resource"},{"count":2,"name":"Store","data":[68,48,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":94}]],"type":"resource"}],"data":[134.2,48.2,0,0],"type":"resource"}],"data":[18735.00293,28295.996867,165,36],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[43478.00293,51276.996867,318,36],"total_percent":[28.5359,19.1432,11.2885,26.0656,10.5263],"total":[43478,51277,318,36],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"sa", "children":[{"type":"bb", "id":3, "name":"sa.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"sa.B1", "children":[{"type":"inst", "id":15, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":27}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Loads from":"couplings", "Start Cycle":"6", "Latency":"246", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":16, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":27}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"localJ", "Start Cycle":"253", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":27}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"localJ", "Start Cycle":"253", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":52, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"53"}]}, {"type":"inst", "id":53, "name":"loop end", "details":[{"type":"table", "Start Cycle":"257", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"257", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":5, "name":"sa.B2", "children":[{"type":"inst", "id":18, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":30}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Prefetching", "Stall-free":"No", "Loads from":"SPIN_IN", "Start Cycle":"6", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":30}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"lspin", "Start Cycle":"9", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":54, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"55"}]}, {"type":"inst", "id":55, "name":"loop end", "details":[{"type":"table", "Start Cycle":"10", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":6, "name":"sa.B3", "children":[{"type":"inst", "id":20, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":32}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Prefetching", "Stall-free":"No", "Loads from":"fields", "Start Cycle":"6", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":32}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"lh", "Start Cycle":"9", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":56, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"57"}]}, {"type":"inst", "id":57, "name":"loop end", "details":[{"type":"table", "Start Cycle":"10", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":7, "name":"sa.B4", "children":[{"type":"inst", "id":22, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":34}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Prefetching", "Stall-free":"No", "Loads from":"randomLog", "Start Cycle":"6", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":34}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"lrandom", "Start Cycle":"9", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":58, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"59"}]}, {"type":"inst", "id":59, "name":"loop end", "details":[{"type":"table", "Start Cycle":"10", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":8, "name":"sa.B5", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"12"}]}, {"type":"bb", "id":9, "name":"sa.B6", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"11"}]}, {"type":"bb", "id":10, "name":"sa.B7", "children":[{"type":"inst", "id":24, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":48}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lrandom", "Start Cycle":"2", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":61}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":26, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":61}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"localJ", "Start Cycle":"7", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":65}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":28, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":69}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":29, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":73}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":30, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":77}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":81}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":32, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":85}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":33, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":89}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":34, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":90}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lh", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":35, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":91}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"15", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":36, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":94}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"lspin", "Start Cycle":"38", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":37, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":61}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":38, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":61}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"localJ", "Start Cycle":"7", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":39, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":65}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":40, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":69}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":41, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":73}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":42, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":77}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":43, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":81}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":44, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":85}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":45, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":89}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":46, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":90}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lh", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":47, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":91}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"15", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":48, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":94}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"lspin", "Start Cycle":"38", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":60, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"61"}]}, {"type":"inst", "id":61, "name":"loop end", "details":[{"type":"table", "Start Cycle":"42", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"42", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":11, "name":"sa.B8", "details":[{"type":"table", "Latency":"1", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":12, "name":"sa.B9", "details":[{"type":"table", "Latency":"1", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":13, "name":"sa.B10", "children":[{"type":"inst", "id":49, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":100}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":50, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":100}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":51, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":100}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Stores to":"SPIN_OUT", "Start Cycle":"10", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":62, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"63"}]}, {"type":"inst", "id":63, "name":"loop end", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":14, "name":"sa.B11", "details":[{"type":"table", "Latency":"0"}]}, {"type":"memtype", "id":64, "name":"Local Memory", "children":[{"type":"memsys", "id":65, "name":"localJ", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":18}]], "details":[{"type":"table", "Requested size":"32768 bytes", "Implemented size":"32768 bytes", "Number of banks":"1", "Bank width":"512 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":71, "name":"lspin", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":20}]], "details":[{"type":"table", "Requested size":"4096 bytes", "Implemented size":"36864 bytes", "Number of banks":"1", "Bank width":"64 bits", "Bank depth":"512 words", "Total replication":"9", "Additional Information":[{"type":"text", "text":"Replicated 9 times to efficiently support multiple accesses"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":96, "name":"lh", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":19}]], "details":[{"type":"table", "Requested size":"4096 bytes", "Implemented size":"4096 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"1024 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":101, "name":"lrandom", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":17}]], "details":[{"type":"table", "Requested size":"2000 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":105, "name":"DDR", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":16, "to":65}, {"from":65, "to":26}, {"from":65, "to":38}, {"from":17, "to":65}, {"from":71, "to":25}, {"from":71, "to":49}, {"from":71, "to":27}, {"from":71, "to":28}, {"from":71, "to":29}, {"from":71, "to":30}, {"from":71, "to":31}, {"from":71, "to":32}, {"from":71, "to":33}, {"from":71, "to":35}, {"from":71, "to":37}, {"from":71, "to":39}, {"from":71, "to":40}, {"from":71, "to":41}, {"from":71, "to":42}, {"from":71, "to":43}, {"from":71, "to":44}, {"from":71, "to":45}, {"from":71, "to":47}, {"from":48, "to":71}, {"from":71, "to":50}, {"from":36, "to":71}, {"from":19, "to":71}, {"from":96, "to":34}, {"from":21, "to":96}, {"from":96, "to":46}, {"from":101, "to":24}, {"from":23, "to":101}, {"from":53, "to":52}, {"from":3, "to":52}, {"from":15, "to":53}, {"from":16, "to":53}, {"from":17, "to":53}, {"from":55, "to":54}, {"from":53, "to":54}, {"from":18, "to":55}, {"from":19, "to":55}, {"from":57, "to":56}, {"from":55, "to":56}, {"from":20, "to":57}, {"from":21, "to":57}, {"from":59, "to":58}, {"from":57, "to":58}, {"from":22, "to":59}, {"from":23, "to":59}, {"from":12, "to":8}, {"from":59, "to":8}, {"from":11, "to":9}, {"from":8, "to":9}, {"from":61, "to":60}, {"from":9, "to":60}, {"from":36, "to":61}, {"from":48, "to":61}, {"from":61, "to":11}, {"from":11, "to":12}, {"from":63, "to":62}, {"from":12, "to":62}, {"from":49, "to":63}, {"from":50, "to":63}, {"from":51, "to":63}, {"from":63, "to":14}, {"from":52, "to":15}, {"from":15, "to":16}, {"from":15, "to":17}, {"from":54, "to":18}, {"from":18, "to":19}, {"from":56, "to":20}, {"from":20, "to":21}, {"from":58, "to":22}, {"from":22, "to":23}, {"from":60, "to":24}, {"from":60, "to":25}, {"from":60, "to":26}, {"from":60, "to":27}, {"from":60, "to":28}, {"from":60, "to":29}, {"from":60, "to":30}, {"from":60, "to":31}, {"from":60, "to":32}, {"from":60, "to":33}, {"from":60, "to":34}, {"from":60, "to":35}, {"from":24, "to":36}, {"from":35, "to":36}, {"from":34, "to":36}, {"from":25, "to":36}, {"from":26, "to":36}, {"from":27, "to":36}, {"from":28, "to":36}, {"from":29, "to":36}, {"from":30, "to":36}, {"from":31, "to":36}, {"from":32, "to":36}, {"from":33, "to":36}, {"from":60, "to":37}, {"from":60, "to":38}, {"from":60, "to":39}, {"from":60, "to":40}, {"from":60, "to":41}, {"from":60, "to":42}, {"from":60, "to":43}, {"from":60, "to":44}, {"from":60, "to":45}, {"from":60, "to":46}, {"from":60, "to":47}, {"from":24, "to":48}, {"from":47, "to":48}, {"from":46, "to":48}, {"from":37, "to":48}, {"from":38, "to":48}, {"from":39, "to":48}, {"from":40, "to":48}, {"from":41, "to":48}, {"from":42, "to":48}, {"from":43, "to":48}, {"from":44, "to":48}, {"from":45, "to":48}, {"from":62, "to":49}, {"from":62, "to":50}, {"from":49, "to":51}, {"from":50, "to":51}, {"from":105, "to":15}, {"from":51, "to":105}, {"from":105, "to":22}, {"from":105, "to":20}, {"from":105, "to":18}]}';
var lmvJSON='{"nodes":[{"type":"kernel", "id":2, "name":"sa", "children":[{"type":"inst", "id":16, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":27}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"localJ", "Start Cycle":"253", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":27}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"localJ", "Start Cycle":"253", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":30}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"lspin", "Start Cycle":"9", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":32}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"lh", "Start Cycle":"9", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":34}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"lrandom", "Start Cycle":"9", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":24, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":48}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lrandom", "Start Cycle":"2", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":61}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":26, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":61}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"localJ", "Start Cycle":"7", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":65}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":28, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":69}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":29, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":73}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":30, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":77}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":81}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":32, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":85}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":33, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":89}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":34, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":90}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lh", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":35, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":91}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"15", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":36, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":94}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"lspin", "Start Cycle":"38", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":37, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":61}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":38, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":61}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"localJ", "Start Cycle":"7", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":39, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":65}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":40, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":69}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":41, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":73}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":42, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":77}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":43, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":81}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":44, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":85}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":45, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":89}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":46, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":90}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lh", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":47, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":91}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"15", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":48, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":94}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"lspin", "Start Cycle":"38", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":49, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":100}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":50, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":100}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"memtype", "id":64, "name":"Local Memory", "children":[{"type":"memsys", "id":65, "name":"localJ", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":18}]], "children":[{"type":"bank", "id":66, "name":"Bank 0", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":18}]], "children":[{"type":"port", "id":67, "name":"RW"}, {"type":"port", "id":69, "name":"RW"}], "details":[{"type":"table", "Total number of ports per bank":"2", "Number of read ports per bank":"0", "Number of write ports per bank":"0", "Number of shared ports per bank":"2", "Total replication":"1"}]}], "details":[{"type":"table", "Requested size":"32768 bytes", "Implemented size":"32768 bytes", "Number of banks":"1", "Bank width":"512 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":71, "name":"lspin", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":20}]], "children":[{"type":"bank", "id":72, "name":"Bank 0", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":20}]], "children":[{"type":"port", "id":73, "name":"R"}, {"type":"port", "id":75, "name":"R"}, {"type":"port", "id":76, "name":"R"}, {"type":"port", "id":77, "name":"R"}, {"type":"port", "id":78, "name":"R"}, {"type":"port", "id":79, "name":"R"}, {"type":"port", "id":80, "name":"R"}, {"type":"port", "id":81, "name":"R"}, {"type":"port", "id":82, "name":"R"}, {"type":"port", "id":83, "name":"R"}, {"type":"port", "id":84, "name":"R"}, {"type":"port", "id":85, "name":"R"}, {"type":"port", "id":86, "name":"R"}, {"type":"port", "id":87, "name":"R"}, {"type":"port", "id":88, "name":"R"}, {"type":"port", "id":89, "name":"R"}, {"type":"port", "id":90, "name":"R"}, {"type":"port", "id":91, "name":"R"}, {"type":"port", "id":92, "name":"RW"}, {"type":"port", "id":94, "name":"W"}], "details":[{"type":"table", "Total number of ports per bank":"20", "Number of read ports per bank":"18", "Number of write ports per bank":"1", "Number of shared ports per bank":"1", "Total replication":"9"}]}], "details":[{"type":"table", "Requested size":"4096 bytes", "Implemented size":"36864 bytes", "Number of banks":"1", "Bank width":"64 bits", "Bank depth":"512 words", "Total replication":"9", "Additional Information":[{"type":"text", "text":"Replicated 9 times to efficiently support multiple accesses"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":96, "name":"lh", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":19}]], "children":[{"type":"bank", "id":97, "name":"Bank 0", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":19}]], "children":[{"type":"port", "id":98, "name":"RW"}, {"type":"port", "id":100, "name":"R"}], "details":[{"type":"table", "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"0", "Number of shared ports per bank":"1", "Total replication":"1"}]}], "details":[{"type":"table", "Requested size":"4096 bytes", "Implemented size":"4096 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"1024 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":101, "name":"lrandom", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":17}]], "children":[{"type":"bank", "id":102, "name":"Bank 0", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":17}]], "children":[{"type":"port", "id":103, "name":"R"}, {"type":"port", "id":104, "name":"W"}], "details":[{"type":"table", "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"1"}]}], "details":[{"type":"table", "Requested size":"2000 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}, {"type":"arb", "id":68, "name":"SHARE", "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}]}, {"type":"arb", "id":70, "name":"SHARE", "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}]}, {"type":"arb", "id":74, "name":"SHARE", "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}]}, {"type":"arb", "id":93, "name":"SHARE", "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}]}, {"type":"arb", "id":95, "name":"SHARE", "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}]}, {"type":"arb", "id":99, "name":"SHARE", "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}]}]}], "links":[{"from":16, "to":68}, {"from":68, "to":26}, {"from":68, "to":67}, {"from":67, "to":68}, {"from":70, "to":38}, {"from":17, "to":70}, {"from":70, "to":69}, {"from":69, "to":70}, {"from":74, "to":25}, {"from":74, "to":49}, {"from":73, "to":74}, {"from":75, "to":27}, {"from":76, "to":28}, {"from":77, "to":29}, {"from":78, "to":30}, {"from":79, "to":31}, {"from":80, "to":32}, {"from":81, "to":33}, {"from":82, "to":35}, {"from":83, "to":37}, {"from":84, "to":39}, {"from":85, "to":40}, {"from":86, "to":41}, {"from":87, "to":42}, {"from":88, "to":43}, {"from":89, "to":44}, {"from":90, "to":45}, {"from":91, "to":47}, {"from":48, "to":93}, {"from":93, "to":50}, {"from":93, "to":92}, {"from":92, "to":93}, {"from":36, "to":95}, {"from":19, "to":95}, {"from":95, "to":94}, {"from":99, "to":34}, {"from":21, "to":99}, {"from":99, "to":98}, {"from":98, "to":99}, {"from":100, "to":46}, {"from":103, "to":24}, {"from":23, "to":104}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: sa", "data":["", "", ""], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":16}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"4X Partially unrolled sa.B1", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":24}], [{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":24}], [{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":26}]], "details":[{"type":"brief", "text":"II is an approximation."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "links":[{"view":"Verification statistics"}], "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"27"}]}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":26}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"sa.B2", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":29}], [{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":29}], [{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":30}]], "details":[{"type":"brief", "text":"II is an approximation."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "links":[{"view":"Verification statistics"}], "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"30"}]}]}], "children":[]}, {"name":"sa.B3", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":31}], [{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":31}], [{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":32}]], "details":[{"type":"brief", "text":"II is an approximation."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "links":[{"view":"Verification statistics"}], "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"32"}]}]}], "children":[]}, {"name":"sa.B4", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":33}], [{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":33}], [{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":34}]], "details":[{"type":"brief", "text":"II is an approximation."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "links":[{"view":"Verification statistics"}], "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"34"}]}]}], "children":[]}, {"name":"sa.B5", "data":["Yes", ">=1", "n/a"], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":47}], [{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":47}]], "details":[{"type":"text", "text":"Iteration executed serially across sa.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"61"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"61"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"61"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"61"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"65"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"65"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"65"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"65"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"69"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"69"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"69"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"69"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"73"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"73"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"73"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"73"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"77"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"77"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"77"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"77"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"81"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"81"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"81"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"81"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"85"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"85"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"85"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"85"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"89"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"89"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"89"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"89"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"91"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"91"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"91"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"91"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"61"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"65"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"73"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"77"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"81"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"85"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"89"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"91"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"61"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"65"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"73"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"77"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"81"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"85"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"89"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"91"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"sa.B6", "data":["Yes", ">=1", "n/a"], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":49}], [{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":49}]], "details":[{"type":"text", "text":"Iteration executed serially across sa.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"61"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"61"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"61"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"61"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"65"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"65"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"65"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"65"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"69"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"69"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"69"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"69"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"73"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"73"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"73"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"73"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"77"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"77"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"77"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"77"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"81"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"81"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"81"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"81"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"85"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"85"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"85"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"85"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"89"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"89"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"89"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"89"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"91"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"91"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"91"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"91"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"61"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"65"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"73"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"77"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"81"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"85"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"89"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"91"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"text", "text":"Iteration executed serially across sa.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"61"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"65"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"73"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"77"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"81"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"85"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"89"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"91"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"94"}]}]}, {"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"2X Partially unrolled sa.B7", "data":["Yes", "1", "n/a"], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":53}], [{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":53}]], "children":[]}]}]}, {"name":"4X Partially unrolled sa.B10", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":99}], [{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":99}], [{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":100}]], "details":[{"type":"brief", "text":"II is an approximation."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "links":[{"view":"Verification statistics"}], "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":"100"}]}]}], "children":[]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"sa", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":16}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs "], "children":[{"name":"sa", "data":[18735, 28296, 165, 36], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "line":16}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[487, 2159, 10, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[24256, 20822, 143, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[43478, 51277, 318, 36], "data_percent":[19.1432, 11.2885, 26.0656, 10.5263]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[227120, 454240, 1220, 342]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"name":"Project Name","data":["king_kernel"],"classes":["info-table"]},{"name":"Target Family, Device, Board","data":["Cyclone V, 5CGTFD9D5F27C7, osk:c5gt"]},{"name":"AOC Version","data":["18.1.0 Build 625"]},{"name":"Quartus Version","data":["18.1.0 Build 625"]},{"name":"Command","data":["aoc king-kernel.cl -o king-kernel.aocx -board=c5gt -report -v -profile"]},{"name":"Reports Generated At", "data":["Mon Mar 23 01:26:02 2020"]}]}';
var warningsJSON='{"rows":[]}';
var fileJSON=[{"path":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "name":"king-kernel.cl", "has_active_debug_locs":true, "absName":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl", "content":"#define N 1024\012#define N_4 256\012#define EDGE 32\012#define EDGE_SHIFT 5\012#define EDGE_2 16\012#define EDGE_SHIFT_2 4\012#define BITMASK 0x1f\012#define BITMASK_2 0xf\012#define SWEEP 500\012\012__kernel void sa(__global int *restrict couplings,\012				  __global int *restrict fields,\012				  __global float *restrict randomLog,\012				  __global int *restrict SPIN_IN, \012				  __global int *restrict SPIN_OUT)\012{\012	__private float lrandom[SWEEP];\012	__private int localJ[N][8];\012	__private int lh[N];\012	__private int lspin[N];\012\012	// copy global memory data to the internal memory;\012	#pragma unroll 4\012	for (int i = 0; i < N; i++)\012		#pragma unroll\012		for (int j = 0; j < 8; j++) {\012			localJ[i][j] = couplings[8*i+j];\012		}\012	for (int i = 0; i < N; i++)\012		lspin[i] = SPIN_IN[i];\012	for (int i = 0; i < N; i++)\012		lh[i] = fields[i];\012	for (int i = 0; i < SWEEP; i++)\012		lrandom[i] = randomLog[i];\012\012/*\012   	0  1  2  3  4  5  6  7     \012   	8  9 10 11 12 13 14 15   \012   16 17 18 19 20 21 22 23     s0  s1  s2\012   24 25 26 27 28 29 30 31     s3   h  s4\012   32 33 34 35 36 37 38 39     s5  s6  s7\012   40 41 42 43 44 45 46 47\012   48 49 50 51 52 53 54 55\012   56 57 58 59 60 61 62 63\012 */\012	int firstUnit[4] = {0, 1, EDGE, EDGE+1};\012	for (int t = 0; t < SWEEP; t++) {\012		float currentR = lrandom[t];\012		for (int s = 0; s < 4; s++) {\012			int currentUnit = firstUnit[s];\012			#pragma ivdep array(lspin)\012			#pragma unroll 2\012			for (int n = 0; n < N_4; n++) {\012				int row = n>>(EDGE_SHIFT_2);\012				int col = n&(BITMASK_2);\012				int currentSpin = (currentUnit + ((row<<1)<<EDGE_SHIFT) + (col<<1));\012				int diff = 0;\012				\012				int edge = currentSpin-EDGE-1;\012				int s0 = ((currentSpin&BITMASK) == 0 || currentSpin < EDGE) ? \012							0 : lspin[edge]*localJ[currentSpin][0];  \012				\012				edge = currentSpin-EDGE;\012				int s1 = (currentSpin < EDGE) ? \012							0 : lspin[edge]*localJ[currentSpin][1];\012				\012				edge = currentSpin-EDGE+1;\012				int s2 = (((currentSpin+1)&BITMASK) == 0 || currentSpin < EDGE) ? \012							0 : lspin[edge]*localJ[currentSpin][2];\012				\012				edge = currentSpin-1;\012				int s3 = (currentSpin&BITMASK) == 0 ? \012							0 : lspin[edge]*localJ[currentSpin][3];\012\012				edge = currentSpin+1;\012				int s4 = ((currentSpin+1)&BITMASK) == 0 ? \012							0 : lspin[edge]*localJ[currentSpin][4];\012\012				edge = currentSpin+EDGE-1;\012				int s5 = ((currentSpin&BITMASK) == 0 || currentSpin >= EDGE*(EDGE-1)) ? \012							0 : lspin[edge]*localJ[currentSpin][5];\012\012				edge = currentSpin+EDGE;\012				int s6 = (currentSpin >= EDGE*(EDGE-1)) ? \012							0 : lspin[edge]*localJ[currentSpin][6];\012\012				edge = currentSpin+EDGE+1;\012				int s7 = (((currentSpin+1)&BITMASK) == 0 || currentSpin >= EDGE*(EDGE-1)) ? \012							0 : lspin[edge]*localJ[currentSpin][7];\012				diff = s0 + s1 + s2 + s3 + s4 + s5 + s6 + s7 + lh[currentSpin];\012				diff *= lspin[currentSpin];\012				\012				if (diff < currentR)\012					lspin[currentSpin] *= -1;\012			}\012		}\012	}\012	#pragma unroll 4\012	for (int i = 0; i < N; i++)\012		SPIN_OUT[i] = lspin[i];\012}\012"}];