;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-70
	MOV -7, <-20
	DJN -1, @-20
	JMN @-2, -869
	MOV @127, 0
	MOV @127, 0
	JMP @72, #201
	JMP @72, #201
	JMN <117, 105
	MOV @127, 0
	SUB 7, <-426
	SUB 7, <-426
	JMZ 12, #12
	JMP <127, 106
	SUB @127, 106
	JMP @72, #200
	MOV -7, <-420
	SUB -207, <-120
	MOV -7, <-20
	ADD #12, @4
	JMZ 12, #12
	JMZ 12, #12
	JMZ 12, #12
	SUB @127, 106
	ADD 270, 60
	ADD 270, 60
	MOV @117, 105
	ADD #12, @4
	CMP -7, @-426
	JMP -7, #-426
	JMP -7, #-426
	ADD 270, 60
	MOV -7, <-420
	SLT 121, 40
	JMZ 12, #12
	SUB #12, @200
	ADD 210, 30
	JMP 30, 42
	SUB @121, 103
	SUB 304, <-420
	SUB @127, 106
	SUB @127, 106
	ADD 240, 0
	SUB @127, 106
	DAT #270, #0
	MOV -1, <-70
	SPL 0, <402
	CMP -207, <-120
