{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638321736993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638321736993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 22:22:16 2021 " "Processing started: Tue Nov 30 22:22:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638321736993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638321736993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Somador -c Somador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Somador -c Somador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638321736994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638321738528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638321738528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador.v 1 1 " "Found 1 design units, including 1 entities, in source file acumulador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Acumulador " "Found entity 1: Acumulador" {  } { { "Acumulador.v" "" { Text "E:/ENGG56/Somador/Acumulador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638321744684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638321744684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "E:/ENGG56/Somador/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638321744687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638321744687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "E:/ENGG56/Somador/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638321744688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638321744688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadordiagrama.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somadordiagrama.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorDiagrama " "Found entity 1: SomadorDiagrama" {  } { { "SomadorDiagrama.bdf" "" { Schematic "E:/ENGG56/Somador/SomadorDiagrama.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638321744688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638321744688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-SYN " "Found design unit 1: mem-SYN" {  } { { "Mem.vhd" "" { Text "E:/ENGG56/Somador/Mem.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638321745082 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem " "Found entity 1: Mem" {  } { { "Mem.vhd" "" { Text "E:/ENGG56/Somador/Mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638321745082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638321745082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SomadorDiagrama " "Elaborating entity \"SomadorDiagrama\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638321745126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP TOP:inst " "Elaborating entity \"TOP\" for hierarchy \"TOP:inst\"" {  } { { "SomadorDiagrama.bdf" "inst" { Schematic "E:/ENGG56/Somador/SomadorDiagrama.bdf" { { 120 928 1128 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638321745128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Acumulador TOP:inst\|Acumulador:acc " "Elaborating entity \"Acumulador\" for hierarchy \"TOP:inst\|Acumulador:acc\"" {  } { { "TOP.v" "acc" { Text "E:/ENGG56/Somador/TOP.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638321745128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM TOP:inst\|FSM:fsm " "Elaborating entity \"FSM\" for hierarchy \"TOP:inst\|FSM:fsm\"" {  } { { "TOP.v" "fsm" { Text "E:/ENGG56/Somador/TOP.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638321745129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FSM.v(80) " "Verilog HDL assignment warning at FSM.v(80): truncated value with size 32 to match size of target (5)" {  } { { "FSM.v" "" { Text "E:/ENGG56/Somador/FSM.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638321745130 "|SomadorDiagrama|TOP:inst|FSM:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem Mem:inst2 " "Elaborating entity \"Mem\" for hierarchy \"Mem:inst2\"" {  } { { "SomadorDiagrama.bdf" "inst2" { Schematic "E:/ENGG56/Somador/SomadorDiagrama.bdf" { { 184 1256 1472 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638321745146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mem:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Mem:inst2\|altsyncram:altsyncram_component\"" {  } { { "Mem.vhd" "altsyncram_component" { Text "E:/ENGG56/Somador/Mem.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638321745183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mem:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Mem:inst2\|altsyncram:altsyncram_component\"" {  } { { "Mem.vhd" "" { Text "E:/ENGG56/Somador/Mem.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638321745194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mem:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"Mem:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM.mif " "Parameter \"init_file\" = \"RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638321745195 ""}  } { { "Mem.vhd" "" { Text "E:/ENGG56/Somador/Mem.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638321745195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6kr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6kr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6kr3 " "Found entity 1: altsyncram_6kr3" {  } { { "db/altsyncram_6kr3.tdf" "" { Text "E:/ENGG56/Somador/db/altsyncram_6kr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638321745241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638321745241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6kr3 Mem:inst2\|altsyncram:altsyncram_component\|altsyncram_6kr3:auto_generated " "Elaborating entity \"altsyncram_6kr3\" for hierarchy \"Mem:inst2\|altsyncram:altsyncram_component\|altsyncram_6kr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programas/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638321745241 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638321745808 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638321746089 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638321746230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638321746230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638321746262 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638321746262 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638321746262 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1638321746262 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638321746262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638321746297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 22:22:26 2021 " "Processing ended: Tue Nov 30 22:22:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638321746297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638321746297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638321746297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638321746297 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1638321747605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638321747606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 22:22:27 2021 " "Processing started: Tue Nov 30 22:22:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638321747606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1638321747606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Somador -c Somador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Somador -c Somador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1638321747606 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1638321747705 ""}
{ "Info" "0" "" "Project  = Somador" {  } {  } 0 0 "Project  = Somador" 0 0 "Fitter" 0 0 1638321747705 ""}
{ "Info" "0" "" "Revision = Somador" {  } {  } 0 0 "Revision = Somador" 0 0 "Fitter" 0 0 1638321747705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1638321747745 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1638321747745 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Somador EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Somador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1638321747751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638321747793 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638321747793 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1638321748074 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1638321748077 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638321748158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638321748158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638321748158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638321748158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638321748158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638321748158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638321748158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638321748158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638321748158 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1638321748158 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/programas/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/ENGG56/Somador/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638321748160 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/programas/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/ENGG56/Somador/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638321748160 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/programas/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/ENGG56/Somador/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638321748160 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/programas/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/ENGG56/Somador/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638321748160 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/programas/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/ENGG56/Somador/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638321748160 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1638321748160 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1638321748161 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1638321748183 ""}
{ "Info" "ISTA_SDC_FOUND" "Somador.out.sdc " "Reading SDC File: 'Somador.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1638321748923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 42 clk port " "Ignored filter at Somador.out.sdc(42): clk could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Somador.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at Somador.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748925 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748925 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 61 clk clock " "Ignored filter at Somador.out.sdc(61): clk could not be matched with a clock" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Somador.out.sdc 61 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at Somador.out.sdc(61): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748925 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Somador.out.sdc 61 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at Somador.out.sdc(61): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Somador.out.sdc 62 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at Somador.out.sdc(62): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748925 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Somador.out.sdc 62 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at Somador.out.sdc(62): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Somador.out.sdc 63 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at Somador.out.sdc(63): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748925 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Somador.out.sdc 63 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at Somador.out.sdc(63): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Somador.out.sdc 64 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at Somador.out.sdc(64): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748926 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Somador.out.sdc 64 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at Somador.out.sdc(64): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 71 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{clk\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{clk\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748926 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(71): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748926 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 72 datain\[0\] port " "Ignored filter at Somador.out.sdc(72): datain\[0\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 72 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[0\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748926 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(72): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748926 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 73 datain\[1\] port " "Ignored filter at Somador.out.sdc(73): datain\[1\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 73 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[1\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748926 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(73): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748926 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 74 datain\[2\] port " "Ignored filter at Somador.out.sdc(74): datain\[2\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 74 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[2\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748927 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(74): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 75 datain\[3\] port " "Ignored filter at Somador.out.sdc(75): datain\[3\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 75 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[3\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748927 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(75): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 76 datain\[4\] port " "Ignored filter at Somador.out.sdc(76): datain\[4\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 76 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[4\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748927 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(76): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 77 datain\[5\] port " "Ignored filter at Somador.out.sdc(77): datain\[5\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[5\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[5\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748927 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(77): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748928 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 78 datain\[6\] port " "Ignored filter at Somador.out.sdc(78): datain\[6\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[6\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[6\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748928 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(78): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748928 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 79 datain\[7\] port " "Ignored filter at Somador.out.sdc(79): datain\[7\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 79 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[7\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[7\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748928 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(79): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748928 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 80 datain\[8\] port " "Ignored filter at Somador.out.sdc(80): datain\[8\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 80 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[8\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[8\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748928 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(80): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748928 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 81 datain\[9\] port " "Ignored filter at Somador.out.sdc(81): datain\[9\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 81 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[9\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[9\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748929 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(81): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748929 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 82 datain\[10\] port " "Ignored filter at Somador.out.sdc(82): datain\[10\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 82 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[10\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[10\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748929 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(82): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748929 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 83 datain\[11\] port " "Ignored filter at Somador.out.sdc(83): datain\[11\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 83 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[11\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[11\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748929 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(83): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748929 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 84 datain\[12\] port " "Ignored filter at Somador.out.sdc(84): datain\[12\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 84 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[12\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[12\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748929 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(84): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748930 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 85 datain\[13\] port " "Ignored filter at Somador.out.sdc(85): datain\[13\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 85 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[13\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[13\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748930 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(85): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748930 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 86 datain\[14\] port " "Ignored filter at Somador.out.sdc(86): datain\[14\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 86 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[14\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[14\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748930 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(86): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748930 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 87 datain\[15\] port " "Ignored filter at Somador.out.sdc(87): datain\[15\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 87 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[15\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[15\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748930 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(87): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748930 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 88 reset port " "Ignored filter at Somador.out.sdc(88): reset could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 88 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{reset\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{reset\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748931 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(88): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 95 address\[0\] port " "Ignored filter at Somador.out.sdc(95): address\[0\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 95 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(95): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{address\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{address\[0\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748931 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 95 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(95): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 96 address\[1\] port " "Ignored filter at Somador.out.sdc(96): address\[1\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 96 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{address\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{address\[1\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748931 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 96 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(96): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 97 address\[2\] port " "Ignored filter at Somador.out.sdc(97): address\[2\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 97 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{address\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{address\[2\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748931 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 97 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(97): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 98 address\[3\] port " "Ignored filter at Somador.out.sdc(98): address\[3\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 98 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{address\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{address\[3\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748932 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 98 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(98): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 99 address\[4\] port " "Ignored filter at Somador.out.sdc(99): address\[4\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 99 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{address\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{address\[4\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748932 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 99 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(99): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 100 dataout\[0\] port " "Ignored filter at Somador.out.sdc(100): dataout\[0\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 100 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(100): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[0\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748932 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 100 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(100): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 101 dataout\[1\] port " "Ignored filter at Somador.out.sdc(101): dataout\[1\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 101 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[1\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748933 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 101 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(101): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 102 dataout\[2\] port " "Ignored filter at Somador.out.sdc(102): dataout\[2\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[2\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748933 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 102 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(102): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 103 dataout\[3\] port " "Ignored filter at Somador.out.sdc(103): dataout\[3\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 103 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(103): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[3\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748933 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 103 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(103): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 104 dataout\[4\] port " "Ignored filter at Somador.out.sdc(104): dataout\[4\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 104 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(104): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[4\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748933 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 104 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(104): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748934 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 105 dataout\[5\] port " "Ignored filter at Somador.out.sdc(105): dataout\[5\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748934 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 105 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(105): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[5\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748934 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748934 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 105 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(105): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748934 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 106 dataout\[6\] port " "Ignored filter at Somador.out.sdc(106): dataout\[6\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748934 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 106 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(106): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[6\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748934 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748934 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 106 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(106): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748934 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 107 dataout\[7\] port " "Ignored filter at Somador.out.sdc(107): dataout\[7\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748934 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 107 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(107): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[7\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748934 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748934 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 107 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(107): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748934 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 108 dataout\[8\] port " "Ignored filter at Somador.out.sdc(108): dataout\[8\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 108 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(108): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[8\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748935 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 108 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(108): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748935 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 109 dataout\[9\] port " "Ignored filter at Somador.out.sdc(109): dataout\[9\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 109 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(109): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[9\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748935 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 109 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(109): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748935 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 110 dataout\[10\] port " "Ignored filter at Somador.out.sdc(110): dataout\[10\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 110 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(110): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[10\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748935 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 110 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(110): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748935 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 111 dataout\[11\] port " "Ignored filter at Somador.out.sdc(111): dataout\[11\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 111 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 111 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(111): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[11\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748936 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 111 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(111): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 112 dataout\[12\] port " "Ignored filter at Somador.out.sdc(112): dataout\[12\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 112 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(112): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[12\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748936 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 112 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(112): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 113 dataout\[13\] port " "Ignored filter at Somador.out.sdc(113): dataout\[13\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 113 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 113 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(113): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[13\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748936 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 113 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(113): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 114 dataout\[14\] port " "Ignored filter at Somador.out.sdc(114): dataout\[14\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 114 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(114): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[14\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748936 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 114 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(114): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 115 dataout\[15\] port " "Ignored filter at Somador.out.sdc(115): dataout\[15\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 115 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[15\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748937 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 115 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(115): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748937 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 116 rden port " "Ignored filter at Somador.out.sdc(116): rden could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 116 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(116): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{rden\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{rden\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748937 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 116 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(116): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748937 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 117 ready port " "Ignored filter at Somador.out.sdc(117): ready could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 117 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(117): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ready\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ready\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748937 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 117 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(117): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748937 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 118 wren port " "Ignored filter at Somador.out.sdc(118): wren could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638321748937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 118 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(118): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{wren\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{wren\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321748938 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748938 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 118 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(118): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638321748938 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1638321748939 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1638321748941 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1638321748941 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1638321748942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638321748954 ""}  } { { "SomadorDiagrama.bdf" "" { Schematic "E:/ENGG56/Somador/SomadorDiagrama.bdf" { { 144 640 808 160 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "E:/ENGG56/Somador/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638321748954 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1638321749158 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638321749158 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638321749158 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638321749159 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1638321749160 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638321749160 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1638321749160 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638321749160 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1638321749160 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1638321749161 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1638321749161 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1638321749161 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 I/O Output Buffer " "Packed 1 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1638321749161 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "1 " "Created 1 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1638321749161 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638321749161 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NETCLK_25 " "Node \"NETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638321749206 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1638321749206 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638321749222 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1638321749224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1638321750768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638321750870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1638321750903 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1638321755738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638321755738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1638321755915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X92_Y61 X103_Y73 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X92_Y61 to location X103_Y73" {  } { { "loc" "" { Generic "E:/ENGG56/Somador/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X92_Y61 to location X103_Y73"} { { 12 { 0 ""} 92 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1638321758466 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1638321758466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1638321759027 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1638321759027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638321759029 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1638321759127 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638321759133 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638321759317 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638321759317 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638321759478 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638321759772 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1638321760011 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/programas/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "SomadorDiagrama.bdf" "" { Schematic "E:/ENGG56/Somador/SomadorDiagrama.bdf" { { 144 640 808 160 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "E:/ENGG56/Somador/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638321760015 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1638321760015 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ENGG56/Somador/output_files/Somador.fit.smsg " "Generated suppressed messages file E:/ENGG56/Somador/output_files/Somador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1638321760095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 650 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 650 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6316 " "Peak virtual memory: 6316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638321760440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 22:22:40 2021 " "Processing ended: Tue Nov 30 22:22:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638321760440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638321760440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638321760440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1638321760440 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1638321761618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638321761618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 22:22:41 2021 " "Processing started: Tue Nov 30 22:22:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638321761618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1638321761618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Somador -c Somador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Somador -c Somador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1638321761618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1638321761888 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1638321764114 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1638321764186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638321764426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 22:22:44 2021 " "Processing ended: Tue Nov 30 22:22:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638321764426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638321764426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638321764426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1638321764426 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1638321765129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1638321765814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638321765814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 22:22:45 2021 " "Processing started: Tue Nov 30 22:22:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638321765814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1638321765814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Somador -c Somador " "Command: quartus_sta Somador -c Somador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1638321765815 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1638321765914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1638321766030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1638321766030 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638321766069 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638321766069 ""}
{ "Info" "ISTA_SDC_FOUND" "Somador.out.sdc " "Reading SDC File: 'Somador.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1638321766422 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 42 clk port " "Ignored filter at Somador.out.sdc(42): clk could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Somador.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at Somador.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766423 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 61 clk clock " "Ignored filter at Somador.out.sdc(61): clk could not be matched with a clock" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Somador.out.sdc 61 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at Somador.out.sdc(61): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766423 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Somador.out.sdc 61 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at Somador.out.sdc(61): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Somador.out.sdc 62 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at Somador.out.sdc(62): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766423 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Somador.out.sdc 62 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at Somador.out.sdc(62): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Somador.out.sdc 63 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at Somador.out.sdc(63): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766424 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Somador.out.sdc 63 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at Somador.out.sdc(63): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Somador.out.sdc 64 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at Somador.out.sdc(64): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766424 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Somador.out.sdc 64 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at Somador.out.sdc(64): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 71 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{clk\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{clk\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766424 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(71): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766424 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 72 datain\[0\] port " "Ignored filter at Somador.out.sdc(72): datain\[0\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 72 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[0\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766424 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(72): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766424 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 73 datain\[1\] port " "Ignored filter at Somador.out.sdc(73): datain\[1\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 73 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[1\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766425 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(73): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766425 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 74 datain\[2\] port " "Ignored filter at Somador.out.sdc(74): datain\[2\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 74 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[2\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766425 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(74): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766425 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 75 datain\[3\] port " "Ignored filter at Somador.out.sdc(75): datain\[3\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 75 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[3\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766425 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(75): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766425 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 76 datain\[4\] port " "Ignored filter at Somador.out.sdc(76): datain\[4\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 76 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[4\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766425 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(76): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766425 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 77 datain\[5\] port " "Ignored filter at Somador.out.sdc(77): datain\[5\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[5\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[5\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766426 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(77): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 78 datain\[6\] port " "Ignored filter at Somador.out.sdc(78): datain\[6\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[6\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[6\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766426 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(78): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 79 datain\[7\] port " "Ignored filter at Somador.out.sdc(79): datain\[7\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 79 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[7\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[7\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766426 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(79): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 80 datain\[8\] port " "Ignored filter at Somador.out.sdc(80): datain\[8\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 80 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[8\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[8\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766426 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(80): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766427 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 81 datain\[9\] port " "Ignored filter at Somador.out.sdc(81): datain\[9\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 81 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[9\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[9\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766427 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(81): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766427 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 82 datain\[10\] port " "Ignored filter at Somador.out.sdc(82): datain\[10\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 82 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[10\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[10\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766427 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(82): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766427 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 83 datain\[11\] port " "Ignored filter at Somador.out.sdc(83): datain\[11\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 83 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[11\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[11\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766427 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(83): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766427 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 84 datain\[12\] port " "Ignored filter at Somador.out.sdc(84): datain\[12\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 84 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[12\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[12\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766427 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(84): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766428 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 85 datain\[13\] port " "Ignored filter at Somador.out.sdc(85): datain\[13\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 85 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[13\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[13\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766428 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(85): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766428 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 86 datain\[14\] port " "Ignored filter at Somador.out.sdc(86): datain\[14\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 86 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[14\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[14\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766428 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(86): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766428 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 87 datain\[15\] port " "Ignored filter at Somador.out.sdc(87): datain\[15\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 87 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[15\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{datain\[15\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766428 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(87): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766428 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 88 reset port " "Ignored filter at Somador.out.sdc(88): reset could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 88 Argument <targets> is an empty collection " "Ignored set_input_delay at Somador.out.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{reset\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{reset\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766429 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Somador.out.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at Somador.out.sdc(88): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766429 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 95 address\[0\] port " "Ignored filter at Somador.out.sdc(95): address\[0\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 95 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(95): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{address\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{address\[0\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766429 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 95 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(95): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766429 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 96 address\[1\] port " "Ignored filter at Somador.out.sdc(96): address\[1\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 96 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{address\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{address\[1\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766429 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 96 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(96): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766429 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 97 address\[2\] port " "Ignored filter at Somador.out.sdc(97): address\[2\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 97 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{address\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{address\[2\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766429 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 97 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(97): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766429 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 98 address\[3\] port " "Ignored filter at Somador.out.sdc(98): address\[3\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 98 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{address\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{address\[3\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766430 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 98 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(98): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766430 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 99 address\[4\] port " "Ignored filter at Somador.out.sdc(99): address\[4\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 99 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{address\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{address\[4\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766430 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 99 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(99): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766430 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 100 dataout\[0\] port " "Ignored filter at Somador.out.sdc(100): dataout\[0\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 100 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(100): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[0\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766430 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 100 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(100): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766430 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 101 dataout\[1\] port " "Ignored filter at Somador.out.sdc(101): dataout\[1\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 101 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[1\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766431 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 101 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(101): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 102 dataout\[2\] port " "Ignored filter at Somador.out.sdc(102): dataout\[2\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[2\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766431 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 102 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(102): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 103 dataout\[3\] port " "Ignored filter at Somador.out.sdc(103): dataout\[3\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 103 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(103): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[3\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766431 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 103 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(103): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 104 dataout\[4\] port " "Ignored filter at Somador.out.sdc(104): dataout\[4\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 104 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(104): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[4\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766431 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 104 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(104): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 105 dataout\[5\] port " "Ignored filter at Somador.out.sdc(105): dataout\[5\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 105 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(105): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[5\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766432 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 105 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(105): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 106 dataout\[6\] port " "Ignored filter at Somador.out.sdc(106): dataout\[6\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 106 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(106): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[6\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766432 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 106 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(106): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 107 dataout\[7\] port " "Ignored filter at Somador.out.sdc(107): dataout\[7\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 107 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(107): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[7\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766432 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 107 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(107): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 108 dataout\[8\] port " "Ignored filter at Somador.out.sdc(108): dataout\[8\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 108 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(108): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[8\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766432 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 108 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(108): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 109 dataout\[9\] port " "Ignored filter at Somador.out.sdc(109): dataout\[9\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 109 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(109): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[9\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766433 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 109 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(109): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 110 dataout\[10\] port " "Ignored filter at Somador.out.sdc(110): dataout\[10\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 110 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(110): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[10\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766433 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 110 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(110): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 111 dataout\[11\] port " "Ignored filter at Somador.out.sdc(111): dataout\[11\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 111 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 111 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(111): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[11\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766433 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 111 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(111): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 112 dataout\[12\] port " "Ignored filter at Somador.out.sdc(112): dataout\[12\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 112 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(112): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[12\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766434 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 112 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(112): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766434 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 113 dataout\[13\] port " "Ignored filter at Somador.out.sdc(113): dataout\[13\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 113 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 113 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(113): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[13\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766434 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 113 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(113): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766434 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 114 dataout\[14\] port " "Ignored filter at Somador.out.sdc(114): dataout\[14\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 114 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(114): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[14\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766434 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 114 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(114): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766434 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 115 dataout\[15\] port " "Ignored filter at Somador.out.sdc(115): dataout\[15\] could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 115 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{dataout\[15\]\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766434 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 115 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(115): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766434 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 116 rden port " "Ignored filter at Somador.out.sdc(116): rden could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766435 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 116 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(116): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{rden\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{rden\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766435 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766435 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 116 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(116): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766435 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 117 ready port " "Ignored filter at Somador.out.sdc(117): ready could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766435 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 117 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(117): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ready\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ready\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766435 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766435 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 117 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(117): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766435 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Somador.out.sdc 118 wren port " "Ignored filter at Somador.out.sdc(118): wren could not be matched with a port" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766435 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 118 Argument <targets> is an empty collection " "Ignored set_output_delay at Somador.out.sdc(118): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{wren\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{wren\}\]" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638321766435 ""}  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766435 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Somador.out.sdc 118 Argument -clock is an empty collection " "Ignored set_output_delay at Somador.out.sdc(118): Argument -clock is an empty collection" {  } { { "E:/ENGG56/Somador/Somador.out.sdc" "" { Text "E:/ENGG56/Somador/Somador.out.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638321766435 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1638321766437 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638321766437 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638321766437 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1638321766438 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638321766438 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1638321766438 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1638321766446 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1638321766457 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638321766457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.204 " "Worst-case setup slack is -2.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.204            -124.564 CLOCK_50  " "   -2.204            -124.564 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638321766458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 CLOCK_50  " "    0.403               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638321766460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.878 " "Worst-case recovery slack is -0.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.878             -14.048 CLOCK_50  " "   -0.878             -14.048 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638321766461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.369 " "Worst-case removal slack is 1.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.369               0.000 CLOCK_50  " "    1.369               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638321766463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -151.950 CLOCK_50  " "   -3.000            -151.950 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638321766464 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638321766482 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1638321766499 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1638321766697 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638321766719 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1638321766723 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638321766723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.907 " "Worst-case setup slack is -1.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.907            -106.812 CLOCK_50  " "   -1.907            -106.812 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638321766725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 CLOCK_50  " "    0.355               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638321766727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.742 " "Worst-case recovery slack is -0.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742             -11.872 CLOCK_50  " "   -0.742             -11.872 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638321766729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.291 " "Worst-case removal slack is 1.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.291               0.000 CLOCK_50  " "    1.291               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638321766731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -151.070 CLOCK_50  " "   -3.000            -151.070 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638321766733 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638321766752 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638321766808 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1638321766809 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638321766809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.878 " "Worst-case setup slack is -0.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.878             -38.204 CLOCK_50  " "   -0.878             -38.204 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638321766811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.107 " "Worst-case hold slack is 0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 CLOCK_50  " "    0.107               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638321766814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.693 " "Worst-case recovery slack is -0.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.693             -11.088 CLOCK_50  " "   -0.693             -11.088 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638321766817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.380 " "Worst-case removal slack is 1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.380               0.000 CLOCK_50  " "    1.380               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638321766820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -127.075 CLOCK_50  " "   -3.000            -127.075 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638321766822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638321766822 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638321767125 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638321767125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 140 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4940 " "Peak virtual memory: 4940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638321767171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 22:22:47 2021 " "Processing ended: Tue Nov 30 22:22:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638321767171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638321767171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638321767171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638321767171 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1638321768311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638321768311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 22:22:48 2021 " "Processing started: Tue Nov 30 22:22:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638321768311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1638321768311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Somador -c Somador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Somador -c Somador" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1638321768311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1638321768908 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Somador.vo E:/ENGG56/Somador/simulation/modelsim/ simulation " "Generated file Somador.vo in folder \"E:/ENGG56/Somador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638321768951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638321768973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 22:22:48 2021 " "Processing ended: Tue Nov 30 22:22:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638321768973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638321768973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638321768973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1638321768973 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 794 s " "Quartus Prime Full Compilation was successful. 0 errors, 794 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1638321769577 ""}
