// Seed: 1504443395
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_4;
  wire ["" : 1] id_8, id_9;
endmodule
module module_1 (
    input wire id_0
    , id_15,
    input tri1 id_1,
    output supply1 id_2,
    input tri id_3,
    input tri id_4,
    input supply0 id_5[1 : -1],
    input wire id_6,
    output supply1 id_7,
    input tri1 id_8,
    input tri id_9,
    input wand id_10,
    input supply0 id_11,
    output wand id_12,
    output wor id_13
);
  wire id_16;
  ;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15
  );
  assign id_12 = id_11;
  logic id_17;
  ;
  assign id_7 = -1'b0;
endmodule
