
swont_ide.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009368  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001cc  080094f8  080094f8  000194f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080096c4  080096c4  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  080096c4  080096c4  000196c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080096cc  080096cc  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080096cc  080096cc  000196cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080096d0  080096d0  000196d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  080096d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000132fc  20000088  0800975c  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20013384  0800975c  00023384  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016841  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036e1  00000000  00000000  000368f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001360  00000000  00000000  00039fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011c8  00000000  00000000  0003b340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000263f4  00000000  00000000  0003c508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c395  00000000  00000000  000628fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d0855  00000000  00000000  0007ec91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014f4e6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005758  00000000  00000000  0014f538  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080094e0 	.word	0x080094e0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	080094e0 	.word	0x080094e0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <API_read_bitmap_SD>:
	}
	return 0;//returns error
}

int API_read_bitmap_SD(char *nr, uint16_t x_lup, uint16_t y_lup)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	f5ad 6d97 	sub.w	sp, sp, #1208	; 0x4b8
 800057a:	af00      	add	r7, sp, #0
 800057c:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8000580:	f2a3 43b4 	subw	r3, r3, #1204	; 0x4b4
 8000584:	6018      	str	r0, [r3, #0]
 8000586:	4608      	mov	r0, r1
 8000588:	4611      	mov	r1, r2
 800058a:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 800058e:	f2a3 43b6 	subw	r3, r3, #1206	; 0x4b6
 8000592:	4602      	mov	r2, r0
 8000594:	801a      	strh	r2, [r3, #0]
 8000596:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 800059a:	f5a3 6397 	sub.w	r3, r3, #1208	; 0x4b8
 800059e:	460a      	mov	r2, r1
 80005a0:	801a      	strh	r2, [r3, #0]

	// Fatfs variables
	FATFS FatFs;
    FIL fil; 		//File handle
    FRESULT fres; 	//Result after operations
    UINT SizeofBuffer = 30;
 80005a2:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 80005a6:	f5a3 6391 	sub.w	r3, r3, #1160	; 0x488
 80005aa:	221e      	movs	r2, #30
 80005ac:	601a      	str	r2, [r3, #0]

    //Reading buffer
    uint k = 0; // kijken welk variable we zijn
 80005ae:	2300      	movs	r3, #0
 80005b0:	f8c7 34b4 	str.w	r3, [r7, #1204]	; 0x4b4

    //Position vga
    uint16_t xp,yp,xp2,yp2;

    xp2 = 0;
 80005b4:	2300      	movs	r3, #0
 80005b6:	f8a7 34ae 	strh.w	r3, [r7, #1198]	; 0x4ae
    yp2 = 0;
 80005ba:	2300      	movs	r3, #0
 80005bc:	f8a7 34ac 	strh.w	r3, [r7, #1196]	; 0x4ac

    //Information from file system
    unsigned int Height,Width;

    //Creating decimal shift register
	unsigned int ColourFile = 0;
 80005c0:	2300      	movs	r3, #0
 80005c2:	f8c7 34a0 	str.w	r3, [r7, #1184]	; 0x4a0
	unsigned int DecimalshiftBuff = 0;
 80005c6:	2300      	movs	r3, #0
 80005c8:	f8c7 3498 	str.w	r3, [r7, #1176]	; 0x498

	unsigned char i;

	char readBuf[30];

	TCHAR File[] = "00.txt";
 80005cc:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 80005d0:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 80005d4:	4a91      	ldr	r2, [pc, #580]	; (800081c <API_read_bitmap_SD+0x2a8>)
 80005d6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005da:	6018      	str	r0, [r3, #0]
 80005dc:	3304      	adds	r3, #4
 80005de:	8019      	strh	r1, [r3, #0]
 80005e0:	3302      	adds	r3, #2
 80005e2:	0c0a      	lsrs	r2, r1, #16
 80005e4:	701a      	strb	r2, [r3, #0]

	File[0] = nr[0];		// checked
 80005e6:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 80005ea:	f2a3 43b4 	subw	r3, r3, #1204	; 0x4b4
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	781a      	ldrb	r2, [r3, #0]
 80005f2:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 80005f6:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 80005fa:	701a      	strb	r2, [r3, #0]
	File[1] = nr[1];
 80005fc:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8000600:	f2a3 43b4 	subw	r3, r3, #1204	; 0x4b4
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	785a      	ldrb	r2, [r3, #1]
 8000608:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 800060c:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 8000610:	705a      	strb	r2, [r3, #1]

	xp = x_lup;
 8000612:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8000616:	f2a3 43b6 	subw	r3, r3, #1206	; 0x4b6
 800061a:	881b      	ldrh	r3, [r3, #0]
 800061c:	f8a7 34b2 	strh.w	r3, [r7, #1202]	; 0x4b2
	yp = y_lup;
 8000620:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8000624:	f5a3 6397 	sub.w	r3, r3, #1208	; 0x4b8
 8000628:	881b      	ldrh	r3, [r3, #0]
 800062a:	f8a7 34b0 	strh.w	r3, [r7, #1200]	; 0x4b0


    fres = f_mount(&FatFs, "", 1); //1=mount now
 800062e:	f507 7319 	add.w	r3, r7, #612	; 0x264
 8000632:	2201      	movs	r2, #1
 8000634:	497a      	ldr	r1, [pc, #488]	; (8000820 <API_read_bitmap_SD+0x2ac>)
 8000636:	4618      	mov	r0, r3
 8000638:	f007 fad4 	bl	8007be4 <f_mount>
 800063c:	4603      	mov	r3, r0
 800063e:	f887 3497 	strb.w	r3, [r7, #1175]	; 0x497
    if (fres != FR_OK) {
 8000642:	f897 3497 	ldrb.w	r3, [r7, #1175]	; 0x497
 8000646:	2b00      	cmp	r3, #0
 8000648:	d006      	beq.n	8000658 <API_read_bitmap_SD+0xe4>
   	printf("f_mount error (%i)\r\n", fres);
 800064a:	f897 3497 	ldrb.w	r3, [r7, #1175]	; 0x497
 800064e:	4619      	mov	r1, r3
 8000650:	4874      	ldr	r0, [pc, #464]	; (8000824 <API_read_bitmap_SD+0x2b0>)
 8000652:	f007 ff41 	bl	80084d8 <iprintf>
   	while(1);
 8000656:	e7fe      	b.n	8000656 <API_read_bitmap_SD+0xe2>
    }

	fres = f_open(&fil, File, FA_READ);
 8000658:	f107 0108 	add.w	r1, r7, #8
 800065c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000660:	2201      	movs	r2, #1
 8000662:	4618      	mov	r0, r3
 8000664:	f007 fb04 	bl	8007c70 <f_open>
 8000668:	4603      	mov	r3, r0
 800066a:	f887 3497 	strb.w	r3, [r7, #1175]	; 0x497
	if (fres != FR_OK) {
 800066e:	f897 3497 	ldrb.w	r3, [r7, #1175]	; 0x497
 8000672:	2b00      	cmp	r3, #0
 8000674:	f000 80b9 	beq.w	80007ea <API_read_bitmap_SD+0x276>
	printf("f_open error (%i)\r\n",fres);
 8000678:	f897 3497 	ldrb.w	r3, [r7, #1175]	; 0x497
 800067c:	4619      	mov	r1, r3
 800067e:	486a      	ldr	r0, [pc, #424]	; (8000828 <API_read_bitmap_SD+0x2b4>)
 8000680:	f007 ff2a 	bl	80084d8 <iprintf>
	while(1);
 8000684:	e7fe      	b.n	8000684 <API_read_bitmap_SD+0x110>
	}


	while (SizeofBuffer == 30)
	{
		f_read(&fil,(void*)readBuf, 30, &SizeofBuffer);
 8000686:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800068a:	f107 0110 	add.w	r1, r7, #16
 800068e:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000692:	221e      	movs	r2, #30
 8000694:	f007 fcaa 	bl	8007fec <f_read>
		for (i=0; i<SizeofBuffer; i++)
 8000698:	2300      	movs	r3, #0
 800069a:	f887 349f 	strb.w	r3, [r7, #1183]	; 0x49f
 800069e:	e09a      	b.n	80007d6 <API_read_bitmap_SD+0x262>
		{

			if (readBuf[i] != 32)
 80006a0:	f897 349f 	ldrb.w	r3, [r7, #1183]	; 0x49f
 80006a4:	f507 6297 	add.w	r2, r7, #1208	; 0x4b8
 80006a8:	f5a2 6295 	sub.w	r2, r2, #1192	; 0x4a8
 80006ac:	5cd3      	ldrb	r3, [r2, r3]
 80006ae:	2b20      	cmp	r3, #32
 80006b0:	d019      	beq.n	80006e6 <API_read_bitmap_SD+0x172>
			{
				DecimalshiftBuff = readBuf[i]-'0';
 80006b2:	f897 349f 	ldrb.w	r3, [r7, #1183]	; 0x49f
 80006b6:	f507 6297 	add.w	r2, r7, #1208	; 0x4b8
 80006ba:	f5a2 6295 	sub.w	r2, r2, #1192	; 0x4a8
 80006be:	5cd3      	ldrb	r3, [r2, r3]
 80006c0:	3b30      	subs	r3, #48	; 0x30
 80006c2:	f8c7 3498 	str.w	r3, [r7, #1176]	; 0x498
				ColourFile *= 10;
 80006c6:	f8d7 24a0 	ldr.w	r2, [r7, #1184]	; 0x4a0
 80006ca:	4613      	mov	r3, r2
 80006cc:	009b      	lsls	r3, r3, #2
 80006ce:	4413      	add	r3, r2
 80006d0:	005b      	lsls	r3, r3, #1
 80006d2:	f8c7 34a0 	str.w	r3, [r7, #1184]	; 0x4a0
				ColourFile += DecimalshiftBuff;
 80006d6:	f8d7 24a0 	ldr.w	r2, [r7, #1184]	; 0x4a0
 80006da:	f8d7 3498 	ldr.w	r3, [r7, #1176]	; 0x498
 80006de:	4413      	add	r3, r2
 80006e0:	f8c7 34a0 	str.w	r3, [r7, #1184]	; 0x4a0
 80006e4:	e072      	b.n	80007cc <API_read_bitmap_SD+0x258>
			}

			else if(readBuf[i] == 32)
 80006e6:	f897 349f 	ldrb.w	r3, [r7, #1183]	; 0x49f
 80006ea:	f507 6297 	add.w	r2, r7, #1208	; 0x4b8
 80006ee:	f5a2 6295 	sub.w	r2, r2, #1192	; 0x4a8
 80006f2:	5cd3      	ldrb	r3, [r2, r3]
 80006f4:	2b20      	cmp	r3, #32
 80006f6:	d169      	bne.n	80007cc <API_read_bitmap_SD+0x258>
			{
				if (k > 1)
 80006f8:	f8d7 34b4 	ldr.w	r3, [r7, #1204]	; 0x4b4
 80006fc:	2b01      	cmp	r3, #1
 80006fe:	d94c      	bls.n	800079a <API_read_bitmap_SD+0x226>
				{
					if (xp < VGA_DISPLAY_X && yp < VGA_DISPLAY_Y)
 8000700:	f8b7 34b2 	ldrh.w	r3, [r7, #1202]	; 0x4b2
 8000704:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000708:	d212      	bcs.n	8000730 <API_read_bitmap_SD+0x1bc>
 800070a:	f8b7 34b0 	ldrh.w	r3, [r7, #1200]	; 0x4b0
 800070e:	2bef      	cmp	r3, #239	; 0xef
 8000710:	d80e      	bhi.n	8000730 <API_read_bitmap_SD+0x1bc>
					{
						VGA_RAM1[(yp * (VGA_DISPLAY_X + 1)) + xp] = ColourFile;
 8000712:	f8b7 24b0 	ldrh.w	r2, [r7, #1200]	; 0x4b0
 8000716:	4613      	mov	r3, r2
 8000718:	009b      	lsls	r3, r3, #2
 800071a:	4413      	add	r3, r2
 800071c:	019b      	lsls	r3, r3, #6
 800071e:	441a      	add	r2, r3
 8000720:	f8b7 34b2 	ldrh.w	r3, [r7, #1202]	; 0x4b2
 8000724:	4413      	add	r3, r2
 8000726:	f8d7 24a0 	ldr.w	r2, [r7, #1184]	; 0x4a0
 800072a:	b2d1      	uxtb	r1, r2
 800072c:	4a3f      	ldr	r2, [pc, #252]	; (800082c <API_read_bitmap_SD+0x2b8>)
 800072e:	54d1      	strb	r1, [r2, r3]
					}

					UB_VGA_SetPixel(xp, yp, ColourFile);
 8000730:	f8d7 34a0 	ldr.w	r3, [r7, #1184]	; 0x4a0
 8000734:	b2da      	uxtb	r2, r3
 8000736:	f8b7 14b0 	ldrh.w	r1, [r7, #1200]	; 0x4b0
 800073a:	f8b7 34b2 	ldrh.w	r3, [r7, #1202]	; 0x4b2
 800073e:	4618      	mov	r0, r3
 8000740:	f000 ff04 	bl	800154c <UB_VGA_SetPixel>
					xp++;
 8000744:	f8b7 34b2 	ldrh.w	r3, [r7, #1202]	; 0x4b2
 8000748:	3301      	adds	r3, #1
 800074a:	f8a7 34b2 	strh.w	r3, [r7, #1202]	; 0x4b2
					xp2++;
 800074e:	f8b7 34ae 	ldrh.w	r3, [r7, #1198]	; 0x4ae
 8000752:	3301      	adds	r3, #1
 8000754:	f8a7 34ae 	strh.w	r3, [r7, #1198]	; 0x4ae
					if (xp2 >= Width)
 8000758:	f8b7 34ae 	ldrh.w	r3, [r7, #1198]	; 0x4ae
 800075c:	f8d7 24a4 	ldr.w	r2, [r7, #1188]	; 0x4a4
 8000760:	429a      	cmp	r2, r3
 8000762:	d813      	bhi.n	800078c <API_read_bitmap_SD+0x218>
					{
						yp++;
 8000764:	f8b7 34b0 	ldrh.w	r3, [r7, #1200]	; 0x4b0
 8000768:	3301      	adds	r3, #1
 800076a:	f8a7 34b0 	strh.w	r3, [r7, #1200]	; 0x4b0
						yp2++;
 800076e:	f8b7 34ac 	ldrh.w	r3, [r7, #1196]	; 0x4ac
 8000772:	3301      	adds	r3, #1
 8000774:	f8a7 34ac 	strh.w	r3, [r7, #1196]	; 0x4ac
						xp = x_lup;
 8000778:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 800077c:	f2a3 43b6 	subw	r3, r3, #1206	; 0x4b6
 8000780:	881b      	ldrh	r3, [r3, #0]
 8000782:	f8a7 34b2 	strh.w	r3, [r7, #1202]	; 0x4b2
						xp2 = 0;
 8000786:	2300      	movs	r3, #0
 8000788:	f8a7 34ae 	strh.w	r3, [r7, #1198]	; 0x4ae
					}
					if (yp2 == Height)
 800078c:	f8b7 34ac 	ldrh.w	r3, [r7, #1196]	; 0x4ac
 8000790:	f8d7 24a8 	ldr.w	r2, [r7, #1192]	; 0x4a8
 8000794:	429a      	cmp	r2, r3
 8000796:	d111      	bne.n	80007bc <API_read_bitmap_SD+0x248>
					{
						break;
 8000798:	e027      	b.n	80007ea <API_read_bitmap_SD+0x276>
					}
				}
				else if (k == 0) // Hoogte van de bit map
 800079a:	f8d7 34b4 	ldr.w	r3, [r7, #1204]	; 0x4b4
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d104      	bne.n	80007ac <API_read_bitmap_SD+0x238>
				{
					Height = ColourFile;
 80007a2:	f8d7 34a0 	ldr.w	r3, [r7, #1184]	; 0x4a0
 80007a6:	f8c7 34a8 	str.w	r3, [r7, #1192]	; 0x4a8
 80007aa:	e007      	b.n	80007bc <API_read_bitmap_SD+0x248>
				}
				else if (k == 1)
 80007ac:	f8d7 34b4 	ldr.w	r3, [r7, #1204]	; 0x4b4
 80007b0:	2b01      	cmp	r3, #1
 80007b2:	d103      	bne.n	80007bc <API_read_bitmap_SD+0x248>
				{
					Width = ColourFile;
 80007b4:	f8d7 34a0 	ldr.w	r3, [r7, #1184]	; 0x4a0
 80007b8:	f8c7 34a4 	str.w	r3, [r7, #1188]	; 0x4a4
				}

				k++;
 80007bc:	f8d7 34b4 	ldr.w	r3, [r7, #1204]	; 0x4b4
 80007c0:	3301      	adds	r3, #1
 80007c2:	f8c7 34b4 	str.w	r3, [r7, #1204]	; 0x4b4
				ColourFile = 0;
 80007c6:	2300      	movs	r3, #0
 80007c8:	f8c7 34a0 	str.w	r3, [r7, #1184]	; 0x4a0
		for (i=0; i<SizeofBuffer; i++)
 80007cc:	f897 349f 	ldrb.w	r3, [r7, #1183]	; 0x49f
 80007d0:	3301      	adds	r3, #1
 80007d2:	f887 349f 	strb.w	r3, [r7, #1183]	; 0x49f
 80007d6:	f897 249f 	ldrb.w	r2, [r7, #1183]	; 0x49f
 80007da:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 80007de:	f5a3 6391 	sub.w	r3, r3, #1160	; 0x488
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	429a      	cmp	r2, r3
 80007e6:	f4ff af5b 	bcc.w	80006a0 <API_read_bitmap_SD+0x12c>
	while (SizeofBuffer == 30)
 80007ea:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 80007ee:	f5a3 6391 	sub.w	r3, r3, #1160	; 0x488
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	2b1e      	cmp	r3, #30
 80007f6:	f43f af46 	beq.w	8000686 <API_read_bitmap_SD+0x112>
			}

		}
	}

	f_close(&fil);
 80007fa:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80007fe:	4618      	mov	r0, r3
 8000800:	f007 fdb1 	bl	8008366 <f_close>

    f_mount(NULL, "", 0);
 8000804:	2200      	movs	r2, #0
 8000806:	4906      	ldr	r1, [pc, #24]	; (8000820 <API_read_bitmap_SD+0x2ac>)
 8000808:	2000      	movs	r0, #0
 800080a:	f007 f9eb 	bl	8007be4 <f_mount>

	return 0;
 800080e:	2300      	movs	r3, #0
}
 8000810:	4618      	mov	r0, r3
 8000812:	f507 6797 	add.w	r7, r7, #1208	; 0x4b8
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	0800953c 	.word	0x0800953c
 8000820:	0800950c 	.word	0x0800950c
 8000824:	08009510 	.word	0x08009510
 8000828:	08009528 	.word	0x08009528
 800082c:	2000062c 	.word	0x2000062c

08000830 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	607b      	str	r3, [r7, #4]
 800083a:	4b0c      	ldr	r3, [pc, #48]	; (800086c <MX_DMA_Init+0x3c>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	4a0b      	ldr	r2, [pc, #44]	; (800086c <MX_DMA_Init+0x3c>)
 8000840:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000844:	6313      	str	r3, [r2, #48]	; 0x30
 8000846:	4b09      	ldr	r3, [pc, #36]	; (800086c <MX_DMA_Init+0x3c>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800084e:	607b      	str	r3, [r7, #4]
 8000850:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 8000852:	2200      	movs	r2, #0
 8000854:	2100      	movs	r1, #0
 8000856:	2044      	movs	r0, #68	; 0x44
 8000858:	f000 ffed 	bl	8001836 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 800085c:	2044      	movs	r0, #68	; 0x44
 800085e:	f001 f806 	bl	800186e <HAL_NVIC_EnableIRQ>

}
 8000862:	bf00      	nop
 8000864:	3708      	adds	r7, #8
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	40023800 	.word	0x40023800

08000870 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b08a      	sub	sp, #40	; 0x28
 8000874:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000876:	f107 0314 	add.w	r3, r7, #20
 800087a:	2200      	movs	r2, #0
 800087c:	601a      	str	r2, [r3, #0]
 800087e:	605a      	str	r2, [r3, #4]
 8000880:	609a      	str	r2, [r3, #8]
 8000882:	60da      	str	r2, [r3, #12]
 8000884:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000886:	2300      	movs	r3, #0
 8000888:	613b      	str	r3, [r7, #16]
 800088a:	4b3b      	ldr	r3, [pc, #236]	; (8000978 <MX_GPIO_Init+0x108>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088e:	4a3a      	ldr	r2, [pc, #232]	; (8000978 <MX_GPIO_Init+0x108>)
 8000890:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000894:	6313      	str	r3, [r2, #48]	; 0x30
 8000896:	4b38      	ldr	r3, [pc, #224]	; (8000978 <MX_GPIO_Init+0x108>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800089e:	613b      	str	r3, [r7, #16]
 80008a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a2:	2300      	movs	r3, #0
 80008a4:	60fb      	str	r3, [r7, #12]
 80008a6:	4b34      	ldr	r3, [pc, #208]	; (8000978 <MX_GPIO_Init+0x108>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008aa:	4a33      	ldr	r2, [pc, #204]	; (8000978 <MX_GPIO_Init+0x108>)
 80008ac:	f043 0301 	orr.w	r3, r3, #1
 80008b0:	6313      	str	r3, [r2, #48]	; 0x30
 80008b2:	4b31      	ldr	r3, [pc, #196]	; (8000978 <MX_GPIO_Init+0x108>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b6:	f003 0301 	and.w	r3, r3, #1
 80008ba:	60fb      	str	r3, [r7, #12]
 80008bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008be:	2300      	movs	r3, #0
 80008c0:	60bb      	str	r3, [r7, #8]
 80008c2:	4b2d      	ldr	r3, [pc, #180]	; (8000978 <MX_GPIO_Init+0x108>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c6:	4a2c      	ldr	r2, [pc, #176]	; (8000978 <MX_GPIO_Init+0x108>)
 80008c8:	f043 0310 	orr.w	r3, r3, #16
 80008cc:	6313      	str	r3, [r2, #48]	; 0x30
 80008ce:	4b2a      	ldr	r3, [pc, #168]	; (8000978 <MX_GPIO_Init+0x108>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d2:	f003 0310 	and.w	r3, r3, #16
 80008d6:	60bb      	str	r3, [r7, #8]
 80008d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008da:	2300      	movs	r3, #0
 80008dc:	607b      	str	r3, [r7, #4]
 80008de:	4b26      	ldr	r3, [pc, #152]	; (8000978 <MX_GPIO_Init+0x108>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e2:	4a25      	ldr	r2, [pc, #148]	; (8000978 <MX_GPIO_Init+0x108>)
 80008e4:	f043 0302 	orr.w	r3, r3, #2
 80008e8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ea:	4b23      	ldr	r3, [pc, #140]	; (8000978 <MX_GPIO_Init+0x108>)
 80008ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ee:	f003 0302 	and.w	r3, r3, #2
 80008f2:	607b      	str	r3, [r7, #4]
 80008f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 80008f6:	2200      	movs	r2, #0
 80008f8:	2102      	movs	r1, #2
 80008fa:	4820      	ldr	r0, [pc, #128]	; (800097c <MX_GPIO_Init+0x10c>)
 80008fc:	f001 fd70 	bl	80023e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 8000900:	2200      	movs	r2, #0
 8000902:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 8000906:	481e      	ldr	r0, [pc, #120]	; (8000980 <MX_GPIO_Init+0x110>)
 8000908:	f001 fd6a 	bl	80023e0 <HAL_GPIO_WritePin>
                          |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VGA_VSYNC_GPIO_Port, VGA_VSYNC_Pin, GPIO_PIN_RESET);
 800090c:	2200      	movs	r2, #0
 800090e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000912:	481c      	ldr	r0, [pc, #112]	; (8000984 <MX_GPIO_Init+0x114>)
 8000914:	f001 fd64 	bl	80023e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8000918:	2302      	movs	r3, #2
 800091a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800091c:	2301      	movs	r3, #1
 800091e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000920:	2301      	movs	r3, #1
 8000922:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000924:	2300      	movs	r3, #0
 8000926:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8000928:	f107 0314 	add.w	r3, r7, #20
 800092c:	4619      	mov	r1, r3
 800092e:	4813      	ldr	r0, [pc, #76]	; (800097c <MX_GPIO_Init+0x10c>)
 8000930:	f001 fbba 	bl	80020a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 8000934:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000938:	617b      	str	r3, [r7, #20]
                          |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800093a:	2301      	movs	r3, #1
 800093c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093e:	2300      	movs	r3, #0
 8000940:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000942:	2303      	movs	r3, #3
 8000944:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000946:	f107 0314 	add.w	r3, r7, #20
 800094a:	4619      	mov	r1, r3
 800094c:	480c      	ldr	r0, [pc, #48]	; (8000980 <MX_GPIO_Init+0x110>)
 800094e:	f001 fbab 	bl	80020a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VGA_VSYNC_Pin;
 8000952:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000956:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000958:	2301      	movs	r3, #1
 800095a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095c:	2300      	movs	r3, #0
 800095e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000960:	2303      	movs	r3, #3
 8000962:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VGA_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8000964:	f107 0314 	add.w	r3, r7, #20
 8000968:	4619      	mov	r1, r3
 800096a:	4806      	ldr	r0, [pc, #24]	; (8000984 <MX_GPIO_Init+0x114>)
 800096c:	f001 fb9c 	bl	80020a8 <HAL_GPIO_Init>

}
 8000970:	bf00      	nop
 8000972:	3728      	adds	r7, #40	; 0x28
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	40023800 	.word	0x40023800
 800097c:	40020000 	.word	0x40020000
 8000980:	40021000 	.word	0x40021000
 8000984:	40020400 	.word	0x40020400

08000988 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800098e:	f000 fe05 	bl	800159c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000992:	f000 f867 	bl	8000a64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000996:	f7ff ff6b 	bl	8000870 <MX_GPIO_Init>
  MX_DMA_Init();
 800099a:	f7ff ff49 	bl	8000830 <MX_DMA_Init>
  MX_TIM1_Init();
 800099e:	f000 fb53 	bl	8001048 <MX_TIM1_Init>
  MX_TIM2_Init();
 80009a2:	f000 fba1 	bl	80010e8 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80009a6:	f000 fcb7 	bl	8001318 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 80009aa:	f004 fe8d 	bl	80056c8 <MX_FATFS_Init>
  MX_SPI1_Init();
 80009ae:	f000 f8dd 	bl	8000b6c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  UB_VGA_Screen_Init(); // Init VGA-Screen
 80009b2:	f000 fd55 	bl	8001460 <UB_VGA_Screen_Init>

  UB_VGA_FillScreen(VGA_COL_BLACK);
 80009b6:	2000      	movs	r0, #0
 80009b8:	f000 fda4 	bl	8001504 <UB_VGA_FillScreen>
  UB_VGA_SetPixel(10,10,10);
 80009bc:	220a      	movs	r2, #10
 80009be:	210a      	movs	r1, #10
 80009c0:	200a      	movs	r0, #10
 80009c2:	f000 fdc3 	bl	800154c <UB_VGA_SetPixel>
  UB_VGA_SetPixel(0,0,0x00);
 80009c6:	2200      	movs	r2, #0
 80009c8:	2100      	movs	r1, #0
 80009ca:	2000      	movs	r0, #0
 80009cc:	f000 fdbe 	bl	800154c <UB_VGA_SetPixel>
  UB_VGA_SetPixel(319,0,0x00);
 80009d0:	2200      	movs	r2, #0
 80009d2:	2100      	movs	r1, #0
 80009d4:	f240 103f 	movw	r0, #319	; 0x13f
 80009d8:	f000 fdb8 	bl	800154c <UB_VGA_SetPixel>
  //API_read_bitmap_SD(&input.line_rx_buffer, 0, 0);
  //API_draw_bitmap(0,0,0);



  unsigned int i = 0;
 80009dc:	2300      	movs	r3, #0
 80009de:	607b      	str	r3, [r7, #4]


  for(i = 0; i < LINE_BUFLEN; i++)
 80009e0:	2300      	movs	r3, #0
 80009e2:	607b      	str	r3, [r7, #4]
 80009e4:	e008      	b.n	80009f8 <main+0x70>
	  input.line_rx_buffer[i] = 0;
 80009e6:	4a1b      	ldr	r2, [pc, #108]	; (8000a54 <main+0xcc>)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	4413      	add	r3, r2
 80009ec:	3301      	adds	r3, #1
 80009ee:	2200      	movs	r2, #0
 80009f0:	701a      	strb	r2, [r3, #0]
  for(i = 0; i < LINE_BUFLEN; i++)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	3301      	adds	r3, #1
 80009f6:	607b      	str	r3, [r7, #4]
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80009fe:	d3f2      	bcc.n	80009e6 <main+0x5e>

  // Reset some stuff
  input.byte_buffer_rx[0] = 0;
 8000a00:	4b14      	ldr	r3, [pc, #80]	; (8000a54 <main+0xcc>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	701a      	strb	r2, [r3, #0]
  input.char_counter = 0;
 8000a06:	4b13      	ldr	r3, [pc, #76]	; (8000a54 <main+0xcc>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	f8c3 23f0 	str.w	r2, [r3, #1008]	; 0x3f0
  input.command_execute_flag = FALSE;
 8000a0e:	4b11      	ldr	r3, [pc, #68]	; (8000a54 <main+0xcc>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

  // HAl wants a memory location to store the charachter it receives from the UART
  // We will pass it an array, but we will not use it. We declare our own variable in the interupt handler
  // See stm32f4xx_it.c
  HAL_UART_Receive_IT(&huart2, &input.byte_buffer_rx, LINE_BUFLEN);
 8000a16:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000a1a:	490e      	ldr	r1, [pc, #56]	; (8000a54 <main+0xcc>)
 8000a1c:	480e      	ldr	r0, [pc, #56]	; (8000a58 <main+0xd0>)
 8000a1e:	f003 feb0 	bl	8004782 <HAL_UART_Receive_IT>


  //API_read_bitmap_SD("01", 0, 0);

  int j = 0;
 8000a22:	2300      	movs	r3, #0
 8000a24:	603b      	str	r3, [r7, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if(input.command_execute_flag == TRUE)
 8000a26:	4b0b      	ldr	r3, [pc, #44]	; (8000a54 <main+0xcc>)
 8000a28:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8000a2c:	2bff      	cmp	r3, #255	; 0xff
 8000a2e:	d1fa      	bne.n	8000a26 <main+0x9e>
	  {
		  i = 0;
 8000a30:	2300      	movs	r3, #0
 8000a32:	607b      	str	r3, [r7, #4]
		  API_read_bitmap_SD(&input.line_rx_buffer, 0, 0);
 8000a34:	2200      	movs	r2, #0
 8000a36:	2100      	movs	r1, #0
 8000a38:	4808      	ldr	r0, [pc, #32]	; (8000a5c <main+0xd4>)
 8000a3a:	f7ff fd9b 	bl	8000574 <API_read_bitmap_SD>


		  j = 0;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	603b      	str	r3, [r7, #0]
		  //Debugging = LogicLayer_Parser(&input.line_rx_buffer, LINE_BUFLEN);


		  // Do some stuff
		  printf("yes\n");
 8000a42:	4807      	ldr	r0, [pc, #28]	; (8000a60 <main+0xd8>)
 8000a44:	f007 fdce 	bl	80085e4 <puts>
		  //UB_VGA_FillScreen(colorTest);


		  // When finished reset the flag
		  input.command_execute_flag = FALSE;
 8000a48:	4b02      	ldr	r3, [pc, #8]	; (8000a54 <main+0xcc>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
	  if(input.command_execute_flag == TRUE)
 8000a50:	e7e9      	b.n	8000a26 <main+0x9e>
 8000a52:	bf00      	nop
 8000a54:	200000a4 	.word	0x200000a4
 8000a58:	200005e8 	.word	0x200005e8
 8000a5c:	200000a5 	.word	0x200000a5
 8000a60:	08009544 	.word	0x08009544

08000a64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b094      	sub	sp, #80	; 0x50
 8000a68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a6a:	f107 0320 	add.w	r3, r7, #32
 8000a6e:	2230      	movs	r2, #48	; 0x30
 8000a70:	2100      	movs	r1, #0
 8000a72:	4618      	mov	r0, r3
 8000a74:	f007 fd28 	bl	80084c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a78:	f107 030c 	add.w	r3, r7, #12
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	601a      	str	r2, [r3, #0]
 8000a80:	605a      	str	r2, [r3, #4]
 8000a82:	609a      	str	r2, [r3, #8]
 8000a84:	60da      	str	r2, [r3, #12]
 8000a86:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a88:	2300      	movs	r3, #0
 8000a8a:	60bb      	str	r3, [r7, #8]
 8000a8c:	4b28      	ldr	r3, [pc, #160]	; (8000b30 <SystemClock_Config+0xcc>)
 8000a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a90:	4a27      	ldr	r2, [pc, #156]	; (8000b30 <SystemClock_Config+0xcc>)
 8000a92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a96:	6413      	str	r3, [r2, #64]	; 0x40
 8000a98:	4b25      	ldr	r3, [pc, #148]	; (8000b30 <SystemClock_Config+0xcc>)
 8000a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aa0:	60bb      	str	r3, [r7, #8]
 8000aa2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	607b      	str	r3, [r7, #4]
 8000aa8:	4b22      	ldr	r3, [pc, #136]	; (8000b34 <SystemClock_Config+0xd0>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4a21      	ldr	r2, [pc, #132]	; (8000b34 <SystemClock_Config+0xd0>)
 8000aae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ab2:	6013      	str	r3, [r2, #0]
 8000ab4:	4b1f      	ldr	r3, [pc, #124]	; (8000b34 <SystemClock_Config+0xd0>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000abc:	607b      	str	r3, [r7, #4]
 8000abe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ac4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ac8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aca:	2302      	movs	r3, #2
 8000acc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ace:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000ad2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000ad4:	2304      	movs	r3, #4
 8000ad6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000ad8:	23a8      	movs	r3, #168	; 0xa8
 8000ada:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000adc:	2302      	movs	r3, #2
 8000ade:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000ae0:	2307      	movs	r3, #7
 8000ae2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ae4:	f107 0320 	add.w	r3, r7, #32
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f001 fc93 	bl	8002414 <HAL_RCC_OscConfig>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d001      	beq.n	8000af8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000af4:	f000 f832 	bl	8000b5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000af8:	230f      	movs	r3, #15
 8000afa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000afc:	2302      	movs	r3, #2
 8000afe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b00:	2300      	movs	r3, #0
 8000b02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b04:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000b08:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b0e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000b10:	f107 030c 	add.w	r3, r7, #12
 8000b14:	2105      	movs	r1, #5
 8000b16:	4618      	mov	r0, r3
 8000b18:	f001 fef4 	bl	8002904 <HAL_RCC_ClockConfig>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d001      	beq.n	8000b26 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000b22:	f000 f81b 	bl	8000b5c <Error_Handler>
  }
}
 8000b26:	bf00      	nop
 8000b28:	3750      	adds	r7, #80	; 0x50
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	40023800 	.word	0x40023800
 8000b34:	40007000 	.word	0x40007000

08000b38 <__io_putchar>:
	#define USART_PRINTF int fputc(int ch, FILE *f)		//With other compiler printf calls fputc()
#endif /* __GNUC__ */

//Retargets the C library printf function to the USART
USART_PRINTF
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);	//Write character to UART2
 8000b40:	1d39      	adds	r1, r7, #4
 8000b42:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000b46:	2201      	movs	r2, #1
 8000b48:	4803      	ldr	r0, [pc, #12]	; (8000b58 <__io_putchar+0x20>)
 8000b4a:	f003 fd88 	bl	800465e <HAL_UART_Transmit>
	return ch;												//Return the character
 8000b4e:	687b      	ldr	r3, [r7, #4]
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	3708      	adds	r7, #8
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	200005e8 	.word	0x200005e8

08000b5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000b60:	bf00      	nop
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr
	...

08000b6c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000b70:	4b17      	ldr	r3, [pc, #92]	; (8000bd0 <MX_SPI1_Init+0x64>)
 8000b72:	4a18      	ldr	r2, [pc, #96]	; (8000bd4 <MX_SPI1_Init+0x68>)
 8000b74:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b76:	4b16      	ldr	r3, [pc, #88]	; (8000bd0 <MX_SPI1_Init+0x64>)
 8000b78:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b7c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b7e:	4b14      	ldr	r3, [pc, #80]	; (8000bd0 <MX_SPI1_Init+0x64>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b84:	4b12      	ldr	r3, [pc, #72]	; (8000bd0 <MX_SPI1_Init+0x64>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b8a:	4b11      	ldr	r3, [pc, #68]	; (8000bd0 <MX_SPI1_Init+0x64>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b90:	4b0f      	ldr	r3, [pc, #60]	; (8000bd0 <MX_SPI1_Init+0x64>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b96:	4b0e      	ldr	r3, [pc, #56]	; (8000bd0 <MX_SPI1_Init+0x64>)
 8000b98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b9c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000b9e:	4b0c      	ldr	r3, [pc, #48]	; (8000bd0 <MX_SPI1_Init+0x64>)
 8000ba0:	2238      	movs	r2, #56	; 0x38
 8000ba2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ba4:	4b0a      	ldr	r3, [pc, #40]	; (8000bd0 <MX_SPI1_Init+0x64>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000baa:	4b09      	ldr	r3, [pc, #36]	; (8000bd0 <MX_SPI1_Init+0x64>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bb0:	4b07      	ldr	r3, [pc, #28]	; (8000bd0 <MX_SPI1_Init+0x64>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000bb6:	4b06      	ldr	r3, [pc, #24]	; (8000bd0 <MX_SPI1_Init+0x64>)
 8000bb8:	220a      	movs	r2, #10
 8000bba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000bbc:	4804      	ldr	r0, [pc, #16]	; (8000bd0 <MX_SPI1_Init+0x64>)
 8000bbe:	f002 f8c1 	bl	8002d44 <HAL_SPI_Init>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000bc8:	f7ff ffc8 	bl	8000b5c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000bcc:	bf00      	nop
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	2000049c 	.word	0x2000049c
 8000bd4:	40013000 	.word	0x40013000

08000bd8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b08a      	sub	sp, #40	; 0x28
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be0:	f107 0314 	add.w	r3, r7, #20
 8000be4:	2200      	movs	r2, #0
 8000be6:	601a      	str	r2, [r3, #0]
 8000be8:	605a      	str	r2, [r3, #4]
 8000bea:	609a      	str	r2, [r3, #8]
 8000bec:	60da      	str	r2, [r3, #12]
 8000bee:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a28      	ldr	r2, [pc, #160]	; (8000c98 <HAL_SPI_MspInit+0xc0>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d149      	bne.n	8000c8e <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	613b      	str	r3, [r7, #16]
 8000bfe:	4b27      	ldr	r3, [pc, #156]	; (8000c9c <HAL_SPI_MspInit+0xc4>)
 8000c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c02:	4a26      	ldr	r2, [pc, #152]	; (8000c9c <HAL_SPI_MspInit+0xc4>)
 8000c04:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c08:	6453      	str	r3, [r2, #68]	; 0x44
 8000c0a:	4b24      	ldr	r3, [pc, #144]	; (8000c9c <HAL_SPI_MspInit+0xc4>)
 8000c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c12:	613b      	str	r3, [r7, #16]
 8000c14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c16:	2300      	movs	r3, #0
 8000c18:	60fb      	str	r3, [r7, #12]
 8000c1a:	4b20      	ldr	r3, [pc, #128]	; (8000c9c <HAL_SPI_MspInit+0xc4>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1e:	4a1f      	ldr	r2, [pc, #124]	; (8000c9c <HAL_SPI_MspInit+0xc4>)
 8000c20:	f043 0301 	orr.w	r3, r3, #1
 8000c24:	6313      	str	r3, [r2, #48]	; 0x30
 8000c26:	4b1d      	ldr	r3, [pc, #116]	; (8000c9c <HAL_SPI_MspInit+0xc4>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2a:	f003 0301 	and.w	r3, r3, #1
 8000c2e:	60fb      	str	r3, [r7, #12]
 8000c30:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c32:	2300      	movs	r3, #0
 8000c34:	60bb      	str	r3, [r7, #8]
 8000c36:	4b19      	ldr	r3, [pc, #100]	; (8000c9c <HAL_SPI_MspInit+0xc4>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3a:	4a18      	ldr	r2, [pc, #96]	; (8000c9c <HAL_SPI_MspInit+0xc4>)
 8000c3c:	f043 0302 	orr.w	r3, r3, #2
 8000c40:	6313      	str	r3, [r2, #48]	; 0x30
 8000c42:	4b16      	ldr	r3, [pc, #88]	; (8000c9c <HAL_SPI_MspInit+0xc4>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c46:	f003 0302 	and.w	r3, r3, #2
 8000c4a:	60bb      	str	r3, [r7, #8]
 8000c4c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c4e:	23c0      	movs	r3, #192	; 0xc0
 8000c50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c52:	2302      	movs	r3, #2
 8000c54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c56:	2301      	movs	r3, #1
 8000c58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c5a:	2303      	movs	r3, #3
 8000c5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c5e:	2305      	movs	r3, #5
 8000c60:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c62:	f107 0314 	add.w	r3, r7, #20
 8000c66:	4619      	mov	r1, r3
 8000c68:	480d      	ldr	r0, [pc, #52]	; (8000ca0 <HAL_SPI_MspInit+0xc8>)
 8000c6a:	f001 fa1d 	bl	80020a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c6e:	2308      	movs	r3, #8
 8000c70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c72:	2302      	movs	r3, #2
 8000c74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c76:	2301      	movs	r3, #1
 8000c78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c7e:	2305      	movs	r3, #5
 8000c80:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c82:	f107 0314 	add.w	r3, r7, #20
 8000c86:	4619      	mov	r1, r3
 8000c88:	4806      	ldr	r0, [pc, #24]	; (8000ca4 <HAL_SPI_MspInit+0xcc>)
 8000c8a:	f001 fa0d 	bl	80020a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000c8e:	bf00      	nop
 8000c90:	3728      	adds	r7, #40	; 0x28
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	40013000 	.word	0x40013000
 8000c9c:	40023800 	.word	0x40023800
 8000ca0:	40020000 	.word	0x40020000
 8000ca4:	40020400 	.word	0x40020400

08000ca8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cae:	2300      	movs	r3, #0
 8000cb0:	607b      	str	r3, [r7, #4]
 8000cb2:	4b10      	ldr	r3, [pc, #64]	; (8000cf4 <HAL_MspInit+0x4c>)
 8000cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cb6:	4a0f      	ldr	r2, [pc, #60]	; (8000cf4 <HAL_MspInit+0x4c>)
 8000cb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cbc:	6453      	str	r3, [r2, #68]	; 0x44
 8000cbe:	4b0d      	ldr	r3, [pc, #52]	; (8000cf4 <HAL_MspInit+0x4c>)
 8000cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000cc6:	607b      	str	r3, [r7, #4]
 8000cc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cca:	2300      	movs	r3, #0
 8000ccc:	603b      	str	r3, [r7, #0]
 8000cce:	4b09      	ldr	r3, [pc, #36]	; (8000cf4 <HAL_MspInit+0x4c>)
 8000cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cd2:	4a08      	ldr	r2, [pc, #32]	; (8000cf4 <HAL_MspInit+0x4c>)
 8000cd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cd8:	6413      	str	r3, [r2, #64]	; 0x40
 8000cda:	4b06      	ldr	r3, [pc, #24]	; (8000cf4 <HAL_MspInit+0x4c>)
 8000cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ce2:	603b      	str	r3, [r7, #0]
 8000ce4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ce6:	bf00      	nop
 8000ce8:	370c      	adds	r7, #12
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop
 8000cf4:	40023800 	.word	0x40023800

08000cf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000cfc:	bf00      	nop
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr

08000d06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d06:	b480      	push	{r7}
 8000d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d0a:	e7fe      	b.n	8000d0a <HardFault_Handler+0x4>

08000d0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d10:	e7fe      	b.n	8000d10 <MemManage_Handler+0x4>

08000d12 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d12:	b480      	push	{r7}
 8000d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d16:	e7fe      	b.n	8000d16 <BusFault_Handler+0x4>

08000d18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d1c:	e7fe      	b.n	8000d1c <UsageFault_Handler+0x4>

08000d1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d1e:	b480      	push	{r7}
 8000d20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d22:	bf00      	nop
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr

08000d2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr

08000d3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d3a:	b480      	push	{r7}
 8000d3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d3e:	bf00      	nop
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d4c:	f000 fc78 	bl	8001640 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d50:	bf00      	nop
 8000d52:	bd80      	pop	{r7, pc}

08000d54 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000d58:	4828      	ldr	r0, [pc, #160]	; (8000dfc <TIM2_IRQHandler+0xa8>)
 8000d5a:	f002 fdcf 	bl	80038fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  __HAL_TIM_CLEAR_IT(&htim2, TIM_IT_CC3); // uncomment HAL_TIM_IRQHandler(&htim2); ^^
 8000d5e:	4b27      	ldr	r3, [pc, #156]	; (8000dfc <TIM2_IRQHandler+0xa8>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	f06f 0208 	mvn.w	r2, #8
 8000d66:	611a      	str	r2, [r3, #16]

  VGA.hsync_cnt++;
 8000d68:	4b25      	ldr	r3, [pc, #148]	; (8000e00 <TIM2_IRQHandler+0xac>)
 8000d6a:	881b      	ldrh	r3, [r3, #0]
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	b29a      	uxth	r2, r3
 8000d70:	4b23      	ldr	r3, [pc, #140]	; (8000e00 <TIM2_IRQHandler+0xac>)
 8000d72:	801a      	strh	r2, [r3, #0]
  if (VGA.hsync_cnt >= VGA_VSYNC_PERIODE)
 8000d74:	4b22      	ldr	r3, [pc, #136]	; (8000e00 <TIM2_IRQHandler+0xac>)
 8000d76:	881b      	ldrh	r3, [r3, #0]
 8000d78:	f5b3 7f03 	cmp.w	r3, #524	; 0x20c
 8000d7c:	d905      	bls.n	8000d8a <TIM2_IRQHandler+0x36>
  {
    // -----------
    VGA.hsync_cnt = 0;
 8000d7e:	4b20      	ldr	r3, [pc, #128]	; (8000e00 <TIM2_IRQHandler+0xac>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	801a      	strh	r2, [r3, #0]
    // Adresspointer first dot
    VGA.start_adr = (uint32_t)(&VGA_RAM1[0]);
 8000d84:	4a1f      	ldr	r2, [pc, #124]	; (8000e04 <TIM2_IRQHandler+0xb0>)
 8000d86:	4b1e      	ldr	r3, [pc, #120]	; (8000e00 <TIM2_IRQHandler+0xac>)
 8000d88:	605a      	str	r2, [r3, #4]
  }

  // HSync-Pixel
  GPIOB->BSRR = (VGA.hsync_cnt < VGA_VSYNC_IMP) ? VGA_VSYNC_Pin << 16u: VGA_VSYNC_Pin;
 8000d8a:	4b1d      	ldr	r3, [pc, #116]	; (8000e00 <TIM2_IRQHandler+0xac>)
 8000d8c:	881b      	ldrh	r3, [r3, #0]
 8000d8e:	2b01      	cmp	r3, #1
 8000d90:	d802      	bhi.n	8000d98 <TIM2_IRQHandler+0x44>
 8000d92:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d96:	e001      	b.n	8000d9c <TIM2_IRQHandler+0x48>
 8000d98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d9c:	4a1a      	ldr	r2, [pc, #104]	; (8000e08 <TIM2_IRQHandler+0xb4>)
 8000d9e:	6193      	str	r3, [r2, #24]

  // Test for DMA start
  if((VGA.hsync_cnt >= VGA_VSYNC_BILD_START) && (VGA.hsync_cnt <= VGA_VSYNC_BILD_STOP))
 8000da0:	4b17      	ldr	r3, [pc, #92]	; (8000e00 <TIM2_IRQHandler+0xac>)
 8000da2:	881b      	ldrh	r3, [r3, #0]
 8000da4:	2b23      	cmp	r3, #35	; 0x23
 8000da6:	d927      	bls.n	8000df8 <TIM2_IRQHandler+0xa4>
 8000da8:	4b15      	ldr	r3, [pc, #84]	; (8000e00 <TIM2_IRQHandler+0xac>)
 8000daa:	881b      	ldrh	r3, [r3, #0]
 8000dac:	f240 2202 	movw	r2, #514	; 0x202
 8000db0:	4293      	cmp	r3, r2
 8000db2:	d821      	bhi.n	8000df8 <TIM2_IRQHandler+0xa4>
  {
    // after FP start => DMA Transfer

    // DMA2 init
	  DMA2_Stream5->CR = VGA.dma2_cr_reg;
 8000db4:	4a15      	ldr	r2, [pc, #84]	; (8000e0c <TIM2_IRQHandler+0xb8>)
 8000db6:	4b12      	ldr	r3, [pc, #72]	; (8000e00 <TIM2_IRQHandler+0xac>)
 8000db8:	689b      	ldr	r3, [r3, #8]
 8000dba:	6013      	str	r3, [r2, #0]
    // set adress
    DMA2_Stream5->M0AR = VGA.start_adr;
 8000dbc:	4a13      	ldr	r2, [pc, #76]	; (8000e0c <TIM2_IRQHandler+0xb8>)
 8000dbe:	4b10      	ldr	r3, [pc, #64]	; (8000e00 <TIM2_IRQHandler+0xac>)
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	60d3      	str	r3, [r2, #12]
    // Timer1 start
    TIM1->CR1 |= TIM_CR1_CEN; // __HAL_TIM_ENABLE(&htim1); // too slow?
 8000dc4:	4b12      	ldr	r3, [pc, #72]	; (8000e10 <TIM2_IRQHandler+0xbc>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	4a11      	ldr	r2, [pc, #68]	; (8000e10 <TIM2_IRQHandler+0xbc>)
 8000dca:	f043 0301 	orr.w	r3, r3, #1
 8000dce:	6013      	str	r3, [r2, #0]
    // DMA2 enable
    __HAL_DMA_ENABLE(&hdma_tim1_up);
 8000dd0:	4b10      	ldr	r3, [pc, #64]	; (8000e14 <TIM2_IRQHandler+0xc0>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	4b0f      	ldr	r3, [pc, #60]	; (8000e14 <TIM2_IRQHandler+0xc0>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f042 0201 	orr.w	r2, r2, #1
 8000dde:	601a      	str	r2, [r3, #0]
    // Test Adrespointer for high
    if(VGA.hsync_cnt & 0x01)
 8000de0:	4b07      	ldr	r3, [pc, #28]	; (8000e00 <TIM2_IRQHandler+0xac>)
 8000de2:	881b      	ldrh	r3, [r3, #0]
 8000de4:	f003 0301 	and.w	r3, r3, #1
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d005      	beq.n	8000df8 <TIM2_IRQHandler+0xa4>
      VGA.start_adr += (VGA_DISPLAY_X + 1); // inc after Hsync
 8000dec:	4b04      	ldr	r3, [pc, #16]	; (8000e00 <TIM2_IRQHandler+0xac>)
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	f203 1341 	addw	r3, r3, #321	; 0x141
 8000df4:	4a02      	ldr	r2, [pc, #8]	; (8000e00 <TIM2_IRQHandler+0xac>)
 8000df6:	6053      	str	r3, [r2, #4]
  }
  /* USER CODE END TIM2_IRQn 1 */
}
 8000df8:	bf00      	nop
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	20000540 	.word	0x20000540
 8000e00:	2001331c 	.word	0x2001331c
 8000e04:	2000062c 	.word	0x2000062c
 8000e08:	40020400 	.word	0x40020400
 8000e0c:	40026488 	.word	0x40026488
 8000e10:	40010000 	.word	0x40010000
 8000e14:	20000588 	.word	0x20000588

08000e18 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	// Store the byte we received on the UART
	char uart_char = USART2->DR;
 8000e1e:	4b1a      	ldr	r3, [pc, #104]	; (8000e88 <USART2_IRQHandler+0x70>)
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	71fb      	strb	r3, [r7, #7]

	//Ignore the '\n' character
	if(uart_char != LINE_FEED)
 8000e24:	79fb      	ldrb	r3, [r7, #7]
 8000e26:	2b0a      	cmp	r3, #10
 8000e28:	d026      	beq.n	8000e78 <USART2_IRQHandler+0x60>
	{
		//Check for CR or a dot
		// There was a small bug in the terminal program.
		// By terminating your message with a dot you can ignore the CR (Enter) character
		if((uart_char == CARRIAGE_RETURN) || (uart_char == '.'))
 8000e2a:	79fb      	ldrb	r3, [r7, #7]
 8000e2c:	2b0d      	cmp	r3, #13
 8000e2e:	d002      	beq.n	8000e36 <USART2_IRQHandler+0x1e>
 8000e30:	79fb      	ldrb	r3, [r7, #7]
 8000e32:	2b2e      	cmp	r3, #46	; 0x2e
 8000e34:	d10e      	bne.n	8000e54 <USART2_IRQHandler+0x3c>
		{
			input.command_execute_flag = TRUE;
 8000e36:	4b15      	ldr	r3, [pc, #84]	; (8000e8c <USART2_IRQHandler+0x74>)
 8000e38:	22ff      	movs	r2, #255	; 0xff
 8000e3a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
			// Store the message length for processing
			input.msglen = input.char_counter;
 8000e3e:	4b13      	ldr	r3, [pc, #76]	; (8000e8c <USART2_IRQHandler+0x74>)
 8000e40:	f8d3 33f0 	ldr.w	r3, [r3, #1008]	; 0x3f0
 8000e44:	4a11      	ldr	r2, [pc, #68]	; (8000e8c <USART2_IRQHandler+0x74>)
 8000e46:	f8c2 33ec 	str.w	r3, [r2, #1004]	; 0x3ec
			// Reset the counter for the next line
			input.char_counter = 0;
 8000e4a:	4b10      	ldr	r3, [pc, #64]	; (8000e8c <USART2_IRQHandler+0x74>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	f8c3 23f0 	str.w	r2, [r3, #1008]	; 0x3f0
 8000e52:	e011      	b.n	8000e78 <USART2_IRQHandler+0x60>
			//Gently exit interrupt
		}
		else
		{
			input.command_execute_flag = FALSE;
 8000e54:	4b0d      	ldr	r3, [pc, #52]	; (8000e8c <USART2_IRQHandler+0x74>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
			input.line_rx_buffer[input.char_counter] = uart_char;
 8000e5c:	4b0b      	ldr	r3, [pc, #44]	; (8000e8c <USART2_IRQHandler+0x74>)
 8000e5e:	f8d3 33f0 	ldr.w	r3, [r3, #1008]	; 0x3f0
 8000e62:	4a0a      	ldr	r2, [pc, #40]	; (8000e8c <USART2_IRQHandler+0x74>)
 8000e64:	4413      	add	r3, r2
 8000e66:	79fa      	ldrb	r2, [r7, #7]
 8000e68:	705a      	strb	r2, [r3, #1]
			input.char_counter++;
 8000e6a:	4b08      	ldr	r3, [pc, #32]	; (8000e8c <USART2_IRQHandler+0x74>)
 8000e6c:	f8d3 33f0 	ldr.w	r3, [r3, #1008]	; 0x3f0
 8000e70:	3301      	adds	r3, #1
 8000e72:	4a06      	ldr	r2, [pc, #24]	; (8000e8c <USART2_IRQHandler+0x74>)
 8000e74:	f8c2 33f0 	str.w	r3, [r2, #1008]	; 0x3f0
		}
	}

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e78:	4805      	ldr	r0, [pc, #20]	; (8000e90 <USART2_IRQHandler+0x78>)
 8000e7a:	f003 fcb3 	bl	80047e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e7e:	bf00      	nop
 8000e80:	3708      	adds	r7, #8
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	40004400 	.word	0x40004400
 8000e8c:	200000a4 	.word	0x200000a4
 8000e90:	200005e8 	.word	0x200005e8

08000e94 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

    // Timer1 stop
    __HAL_TIM_DISABLE(&htim1);
 8000e98:	4b10      	ldr	r3, [pc, #64]	; (8000edc <DMA2_Stream5_IRQHandler+0x48>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	6a1a      	ldr	r2, [r3, #32]
 8000e9e:	f241 1311 	movw	r3, #4369	; 0x1111
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d10f      	bne.n	8000ec8 <DMA2_Stream5_IRQHandler+0x34>
 8000ea8:	4b0c      	ldr	r3, [pc, #48]	; (8000edc <DMA2_Stream5_IRQHandler+0x48>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	6a1a      	ldr	r2, [r3, #32]
 8000eae:	f240 4344 	movw	r3, #1092	; 0x444
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d107      	bne.n	8000ec8 <DMA2_Stream5_IRQHandler+0x34>
 8000eb8:	4b08      	ldr	r3, [pc, #32]	; (8000edc <DMA2_Stream5_IRQHandler+0x48>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	681a      	ldr	r2, [r3, #0]
 8000ebe:	4b07      	ldr	r3, [pc, #28]	; (8000edc <DMA2_Stream5_IRQHandler+0x48>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f022 0201 	bic.w	r2, r2, #1
 8000ec6:	601a      	str	r2, [r3, #0]
    // DMA2 disable
    // __HAL_DMA_DISABLE(&hdma_tim1_up); // not needed?
    // switch on black
    GPIOE->BSRR = VGA_GPIO_HINIBBLE << 16u;
 8000ec8:	4b05      	ldr	r3, [pc, #20]	; (8000ee0 <DMA2_Stream5_IRQHandler+0x4c>)
 8000eca:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8000ece:	619a      	str	r2, [r3, #24]

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 8000ed0:	4804      	ldr	r0, [pc, #16]	; (8000ee4 <DMA2_Stream5_IRQHandler+0x50>)
 8000ed2:	f000 fe7f 	bl	8001bd4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8000ed6:	bf00      	nop
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	200004f8 	.word	0x200004f8
 8000ee0:	40021000 	.word	0x40021000
 8000ee4:	20000588 	.word	0x20000588

08000ee8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b086      	sub	sp, #24
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	617b      	str	r3, [r7, #20]
 8000ef8:	e00a      	b.n	8000f10 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000efa:	f3af 8000 	nop.w
 8000efe:	4601      	mov	r1, r0
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	1c5a      	adds	r2, r3, #1
 8000f04:	60ba      	str	r2, [r7, #8]
 8000f06:	b2ca      	uxtb	r2, r1
 8000f08:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	617b      	str	r3, [r7, #20]
 8000f10:	697a      	ldr	r2, [r7, #20]
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	429a      	cmp	r2, r3
 8000f16:	dbf0      	blt.n	8000efa <_read+0x12>
	}

return len;
 8000f18:	687b      	ldr	r3, [r7, #4]
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	3718      	adds	r7, #24
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}

08000f22 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f22:	b580      	push	{r7, lr}
 8000f24:	b086      	sub	sp, #24
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	60f8      	str	r0, [r7, #12]
 8000f2a:	60b9      	str	r1, [r7, #8]
 8000f2c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f2e:	2300      	movs	r3, #0
 8000f30:	617b      	str	r3, [r7, #20]
 8000f32:	e009      	b.n	8000f48 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000f34:	68bb      	ldr	r3, [r7, #8]
 8000f36:	1c5a      	adds	r2, r3, #1
 8000f38:	60ba      	str	r2, [r7, #8]
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f7ff fdfb 	bl	8000b38 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	3301      	adds	r3, #1
 8000f46:	617b      	str	r3, [r7, #20]
 8000f48:	697a      	ldr	r2, [r7, #20]
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	dbf1      	blt.n	8000f34 <_write+0x12>
	}
	return len;
 8000f50:	687b      	ldr	r3, [r7, #4]
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3718      	adds	r7, #24
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}

08000f5a <_close>:

int _close(int file)
{
 8000f5a:	b480      	push	{r7}
 8000f5c:	b083      	sub	sp, #12
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	6078      	str	r0, [r7, #4]
	return -1;
 8000f62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	370c      	adds	r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f72:	b480      	push	{r7}
 8000f74:	b083      	sub	sp, #12
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
 8000f7a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f82:	605a      	str	r2, [r3, #4]
	return 0;
 8000f84:	2300      	movs	r3, #0
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	370c      	adds	r7, #12
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr

08000f92 <_isatty>:

int _isatty(int file)
{
 8000f92:	b480      	push	{r7}
 8000f94:	b083      	sub	sp, #12
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	6078      	str	r0, [r7, #4]
	return 1;
 8000f9a:	2301      	movs	r3, #1
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr

08000fa8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b085      	sub	sp, #20
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	60f8      	str	r0, [r7, #12]
 8000fb0:	60b9      	str	r1, [r7, #8]
 8000fb2:	607a      	str	r2, [r7, #4]
	return 0;
 8000fb4:	2300      	movs	r3, #0
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3714      	adds	r7, #20
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
	...

08000fc4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000fcc:	4b11      	ldr	r3, [pc, #68]	; (8001014 <_sbrk+0x50>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d102      	bne.n	8000fda <_sbrk+0x16>
		heap_end = &end;
 8000fd4:	4b0f      	ldr	r3, [pc, #60]	; (8001014 <_sbrk+0x50>)
 8000fd6:	4a10      	ldr	r2, [pc, #64]	; (8001018 <_sbrk+0x54>)
 8000fd8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000fda:	4b0e      	ldr	r3, [pc, #56]	; (8001014 <_sbrk+0x50>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000fe0:	4b0c      	ldr	r3, [pc, #48]	; (8001014 <_sbrk+0x50>)
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	4413      	add	r3, r2
 8000fe8:	466a      	mov	r2, sp
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d907      	bls.n	8000ffe <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000fee:	f007 fa41 	bl	8008474 <__errno>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	220c      	movs	r2, #12
 8000ff6:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8000ff8:	f04f 33ff 	mov.w	r3, #4294967295
 8000ffc:	e006      	b.n	800100c <_sbrk+0x48>
	}

	heap_end += incr;
 8000ffe:	4b05      	ldr	r3, [pc, #20]	; (8001014 <_sbrk+0x50>)
 8001000:	681a      	ldr	r2, [r3, #0]
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4413      	add	r3, r2
 8001006:	4a03      	ldr	r2, [pc, #12]	; (8001014 <_sbrk+0x50>)
 8001008:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800100a:	68fb      	ldr	r3, [r7, #12]
}
 800100c:	4618      	mov	r0, r3
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	200004f4 	.word	0x200004f4
 8001018:	20013388 	.word	0x20013388

0800101c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001020:	4b08      	ldr	r3, [pc, #32]	; (8001044 <SystemInit+0x28>)
 8001022:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001026:	4a07      	ldr	r2, [pc, #28]	; (8001044 <SystemInit+0x28>)
 8001028:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800102c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001030:	4b04      	ldr	r3, [pc, #16]	; (8001044 <SystemInit+0x28>)
 8001032:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001036:	609a      	str	r2, [r3, #8]
#endif
}
 8001038:	bf00      	nop
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	e000ed00 	.word	0xe000ed00

08001048 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
DMA_HandleTypeDef hdma_tim1_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800104e:	f107 0308 	add.w	r3, r7, #8
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	605a      	str	r2, [r3, #4]
 8001058:	609a      	str	r2, [r3, #8]
 800105a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800105c:	463b      	mov	r3, r7
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001064:	4b1e      	ldr	r3, [pc, #120]	; (80010e0 <MX_TIM1_Init+0x98>)
 8001066:	4a1f      	ldr	r2, [pc, #124]	; (80010e4 <MX_TIM1_Init+0x9c>)
 8001068:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = VGA_TIM1_PRESCALE;
 800106a:	4b1d      	ldr	r3, [pc, #116]	; (80010e0 <MX_TIM1_Init+0x98>)
 800106c:	2200      	movs	r2, #0
 800106e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001070:	4b1b      	ldr	r3, [pc, #108]	; (80010e0 <MX_TIM1_Init+0x98>)
 8001072:	2200      	movs	r2, #0
 8001074:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = VGA_TIM1_PERIODE;
 8001076:	4b1a      	ldr	r3, [pc, #104]	; (80010e0 <MX_TIM1_Init+0x98>)
 8001078:	220b      	movs	r2, #11
 800107a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800107c:	4b18      	ldr	r3, [pc, #96]	; (80010e0 <MX_TIM1_Init+0x98>)
 800107e:	2200      	movs	r2, #0
 8001080:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001082:	4b17      	ldr	r3, [pc, #92]	; (80010e0 <MX_TIM1_Init+0x98>)
 8001084:	2200      	movs	r2, #0
 8001086:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001088:	4b15      	ldr	r3, [pc, #84]	; (80010e0 <MX_TIM1_Init+0x98>)
 800108a:	2200      	movs	r2, #0
 800108c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800108e:	4814      	ldr	r0, [pc, #80]	; (80010e0 <MX_TIM1_Init+0x98>)
 8001090:	f002 f94e 	bl	8003330 <HAL_TIM_Base_Init>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 800109a:	f7ff fd5f 	bl	8000b5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800109e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010a2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80010a4:	f107 0308 	add.w	r3, r7, #8
 80010a8:	4619      	mov	r1, r3
 80010aa:	480d      	ldr	r0, [pc, #52]	; (80010e0 <MX_TIM1_Init+0x98>)
 80010ac:	f002 fdf0 	bl	8003c90 <HAL_TIM_ConfigClockSource>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 80010b6:	f7ff fd51 	bl	8000b5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010ba:	2300      	movs	r3, #0
 80010bc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010be:	2300      	movs	r3, #0
 80010c0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010c2:	463b      	mov	r3, r7
 80010c4:	4619      	mov	r1, r3
 80010c6:	4806      	ldr	r0, [pc, #24]	; (80010e0 <MX_TIM1_Init+0x98>)
 80010c8:	f003 f9ec 	bl	80044a4 <HAL_TIMEx_MasterConfigSynchronization>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80010d2:	f7ff fd43 	bl	8000b5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80010d6:	bf00      	nop
 80010d8:	3718      	adds	r7, #24
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	200004f8 	.word	0x200004f8
 80010e4:	40010000 	.word	0x40010000

080010e8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b08a      	sub	sp, #40	; 0x28
 80010ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010ee:	f107 0320 	add.w	r3, r7, #32
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010f8:	1d3b      	adds	r3, r7, #4
 80010fa:	2200      	movs	r2, #0
 80010fc:	601a      	str	r2, [r3, #0]
 80010fe:	605a      	str	r2, [r3, #4]
 8001100:	609a      	str	r2, [r3, #8]
 8001102:	60da      	str	r2, [r3, #12]
 8001104:	611a      	str	r2, [r3, #16]
 8001106:	615a      	str	r2, [r3, #20]
 8001108:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800110a:	4b2a      	ldr	r3, [pc, #168]	; (80011b4 <MX_TIM2_Init+0xcc>)
 800110c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001110:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = VGA_TIM2_HSYNC_PRESCALE;
 8001112:	4b28      	ldr	r3, [pc, #160]	; (80011b4 <MX_TIM2_Init+0xcc>)
 8001114:	2200      	movs	r2, #0
 8001116:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001118:	4b26      	ldr	r3, [pc, #152]	; (80011b4 <MX_TIM2_Init+0xcc>)
 800111a:	2200      	movs	r2, #0
 800111c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = VGA_TIM2_HSYNC_PERIODE;
 800111e:	4b25      	ldr	r3, [pc, #148]	; (80011b4 <MX_TIM2_Init+0xcc>)
 8001120:	f640 226b 	movw	r2, #2667	; 0xa6b
 8001124:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001126:	4b23      	ldr	r3, [pc, #140]	; (80011b4 <MX_TIM2_Init+0xcc>)
 8001128:	2200      	movs	r2, #0
 800112a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800112c:	4b21      	ldr	r3, [pc, #132]	; (80011b4 <MX_TIM2_Init+0xcc>)
 800112e:	2200      	movs	r2, #0
 8001130:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001132:	4820      	ldr	r0, [pc, #128]	; (80011b4 <MX_TIM2_Init+0xcc>)
 8001134:	f002 f9b4 	bl	80034a0 <HAL_TIM_PWM_Init>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800113e:	f7ff fd0d 	bl	8000b5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001142:	2300      	movs	r3, #0
 8001144:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001146:	2300      	movs	r3, #0
 8001148:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800114a:	f107 0320 	add.w	r3, r7, #32
 800114e:	4619      	mov	r1, r3
 8001150:	4818      	ldr	r0, [pc, #96]	; (80011b4 <MX_TIM2_Init+0xcc>)
 8001152:	f003 f9a7 	bl	80044a4 <HAL_TIMEx_MasterConfigSynchronization>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 800115c:	f7ff fcfe 	bl	8000b5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001160:	2360      	movs	r3, #96	; 0x60
 8001162:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = VGA_TIM2_HTRIGGER_START - VGA_TIM2_DMA_DELAY;
 8001164:	f240 13bb 	movw	r3, #443	; 0x1bb
 8001168:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800116a:	2302      	movs	r3, #2
 800116c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800116e:	2300      	movs	r3, #0
 8001170:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001172:	1d3b      	adds	r3, r7, #4
 8001174:	2208      	movs	r2, #8
 8001176:	4619      	mov	r1, r3
 8001178:	480e      	ldr	r0, [pc, #56]	; (80011b4 <MX_TIM2_Init+0xcc>)
 800117a:	f002 fcc7 	bl	8003b0c <HAL_TIM_PWM_ConfigChannel>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001184:	f7ff fcea 	bl	8000b5c <Error_Handler>
  }
  sConfigOC.Pulse = VGA_TIM2_HSYNC_IMP;
 8001188:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800118c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800118e:	1d3b      	adds	r3, r7, #4
 8001190:	220c      	movs	r2, #12
 8001192:	4619      	mov	r1, r3
 8001194:	4807      	ldr	r0, [pc, #28]	; (80011b4 <MX_TIM2_Init+0xcc>)
 8001196:	f002 fcb9 	bl	8003b0c <HAL_TIM_PWM_ConfigChannel>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 80011a0:	f7ff fcdc 	bl	8000b5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80011a4:	4803      	ldr	r0, [pc, #12]	; (80011b4 <MX_TIM2_Init+0xcc>)
 80011a6:	f000 f87f 	bl	80012a8 <HAL_TIM_MspPostInit>

}
 80011aa:	bf00      	nop
 80011ac:	3728      	adds	r7, #40	; 0x28
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	20000540 	.word	0x20000540

080011b8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a21      	ldr	r2, [pc, #132]	; (800124c <HAL_TIM_Base_MspInit+0x94>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d13c      	bne.n	8001244 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80011ca:	2300      	movs	r3, #0
 80011cc:	60fb      	str	r3, [r7, #12]
 80011ce:	4b20      	ldr	r3, [pc, #128]	; (8001250 <HAL_TIM_Base_MspInit+0x98>)
 80011d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011d2:	4a1f      	ldr	r2, [pc, #124]	; (8001250 <HAL_TIM_Base_MspInit+0x98>)
 80011d4:	f043 0301 	orr.w	r3, r3, #1
 80011d8:	6453      	str	r3, [r2, #68]	; 0x44
 80011da:	4b1d      	ldr	r3, [pc, #116]	; (8001250 <HAL_TIM_Base_MspInit+0x98>)
 80011dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011de:	f003 0301 	and.w	r3, r3, #1
 80011e2:	60fb      	str	r3, [r7, #12]
 80011e4:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA2_Stream5;
 80011e6:	4b1b      	ldr	r3, [pc, #108]	; (8001254 <HAL_TIM_Base_MspInit+0x9c>)
 80011e8:	4a1b      	ldr	r2, [pc, #108]	; (8001258 <HAL_TIM_Base_MspInit+0xa0>)
 80011ea:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Channel = DMA_CHANNEL_6;
 80011ec:	4b19      	ldr	r3, [pc, #100]	; (8001254 <HAL_TIM_Base_MspInit+0x9c>)
 80011ee:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 80011f2:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011f4:	4b17      	ldr	r3, [pc, #92]	; (8001254 <HAL_TIM_Base_MspInit+0x9c>)
 80011f6:	2240      	movs	r2, #64	; 0x40
 80011f8:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80011fa:	4b16      	ldr	r3, [pc, #88]	; (8001254 <HAL_TIM_Base_MspInit+0x9c>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 8001200:	4b14      	ldr	r3, [pc, #80]	; (8001254 <HAL_TIM_Base_MspInit+0x9c>)
 8001202:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001206:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001208:	4b12      	ldr	r3, [pc, #72]	; (8001254 <HAL_TIM_Base_MspInit+0x9c>)
 800120a:	2200      	movs	r2, #0
 800120c:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800120e:	4b11      	ldr	r3, [pc, #68]	; (8001254 <HAL_TIM_Base_MspInit+0x9c>)
 8001210:	2200      	movs	r2, #0
 8001212:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 8001214:	4b0f      	ldr	r3, [pc, #60]	; (8001254 <HAL_TIM_Base_MspInit+0x9c>)
 8001216:	2200      	movs	r2, #0
 8001218:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800121a:	4b0e      	ldr	r3, [pc, #56]	; (8001254 <HAL_TIM_Base_MspInit+0x9c>)
 800121c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001220:	621a      	str	r2, [r3, #32]
    hdma_tim1_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001222:	4b0c      	ldr	r3, [pc, #48]	; (8001254 <HAL_TIM_Base_MspInit+0x9c>)
 8001224:	2200      	movs	r2, #0
 8001226:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 8001228:	480a      	ldr	r0, [pc, #40]	; (8001254 <HAL_TIM_Base_MspInit+0x9c>)
 800122a:	f000 fb3b 	bl	80018a4 <HAL_DMA_Init>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <HAL_TIM_Base_MspInit+0x80>
    {
      Error_Handler();
 8001234:	f7ff fc92 	bl	8000b5c <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	4a06      	ldr	r2, [pc, #24]	; (8001254 <HAL_TIM_Base_MspInit+0x9c>)
 800123c:	621a      	str	r2, [r3, #32]
 800123e:	4a05      	ldr	r2, [pc, #20]	; (8001254 <HAL_TIM_Base_MspInit+0x9c>)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001244:	bf00      	nop
 8001246:	3710      	adds	r7, #16
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	40010000 	.word	0x40010000
 8001250:	40023800 	.word	0x40023800
 8001254:	20000588 	.word	0x20000588
 8001258:	40026488 	.word	0x40026488

0800125c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800126c:	d115      	bne.n	800129a <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800126e:	2300      	movs	r3, #0
 8001270:	60fb      	str	r3, [r7, #12]
 8001272:	4b0c      	ldr	r3, [pc, #48]	; (80012a4 <HAL_TIM_PWM_MspInit+0x48>)
 8001274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001276:	4a0b      	ldr	r2, [pc, #44]	; (80012a4 <HAL_TIM_PWM_MspInit+0x48>)
 8001278:	f043 0301 	orr.w	r3, r3, #1
 800127c:	6413      	str	r3, [r2, #64]	; 0x40
 800127e:	4b09      	ldr	r3, [pc, #36]	; (80012a4 <HAL_TIM_PWM_MspInit+0x48>)
 8001280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001282:	f003 0301 	and.w	r3, r3, #1
 8001286:	60fb      	str	r3, [r7, #12]
 8001288:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800128a:	2200      	movs	r2, #0
 800128c:	2100      	movs	r1, #0
 800128e:	201c      	movs	r0, #28
 8001290:	f000 fad1 	bl	8001836 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001294:	201c      	movs	r0, #28
 8001296:	f000 faea 	bl	800186e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800129a:	bf00      	nop
 800129c:	3710      	adds	r7, #16
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	40023800 	.word	0x40023800

080012a8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b088      	sub	sp, #32
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b0:	f107 030c 	add.w	r3, r7, #12
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	605a      	str	r2, [r3, #4]
 80012ba:	609a      	str	r2, [r3, #8]
 80012bc:	60da      	str	r2, [r3, #12]
 80012be:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012c8:	d11e      	bne.n	8001308 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	60bb      	str	r3, [r7, #8]
 80012ce:	4b10      	ldr	r3, [pc, #64]	; (8001310 <HAL_TIM_MspPostInit+0x68>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d2:	4a0f      	ldr	r2, [pc, #60]	; (8001310 <HAL_TIM_MspPostInit+0x68>)
 80012d4:	f043 0302 	orr.w	r3, r3, #2
 80012d8:	6313      	str	r3, [r2, #48]	; 0x30
 80012da:	4b0d      	ldr	r3, [pc, #52]	; (8001310 <HAL_TIM_MspPostInit+0x68>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	f003 0302 	and.w	r3, r3, #2
 80012e2:	60bb      	str	r3, [r7, #8]
 80012e4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = VGA_HSYNC_Pin;
 80012e6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80012ea:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ec:	2302      	movs	r3, #2
 80012ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f0:	2300      	movs	r3, #0
 80012f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012f4:	2303      	movs	r3, #3
 80012f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80012f8:	2301      	movs	r3, #1
 80012fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VGA_HSYNC_GPIO_Port, &GPIO_InitStruct);
 80012fc:	f107 030c 	add.w	r3, r7, #12
 8001300:	4619      	mov	r1, r3
 8001302:	4804      	ldr	r0, [pc, #16]	; (8001314 <HAL_TIM_MspPostInit+0x6c>)
 8001304:	f000 fed0 	bl	80020a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001308:	bf00      	nop
 800130a:	3720      	adds	r7, #32
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	40023800 	.word	0x40023800
 8001314:	40020400 	.word	0x40020400

08001318 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800131c:	4b11      	ldr	r3, [pc, #68]	; (8001364 <MX_USART2_UART_Init+0x4c>)
 800131e:	4a12      	ldr	r2, [pc, #72]	; (8001368 <MX_USART2_UART_Init+0x50>)
 8001320:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001322:	4b10      	ldr	r3, [pc, #64]	; (8001364 <MX_USART2_UART_Init+0x4c>)
 8001324:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001328:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800132a:	4b0e      	ldr	r3, [pc, #56]	; (8001364 <MX_USART2_UART_Init+0x4c>)
 800132c:	2200      	movs	r2, #0
 800132e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001330:	4b0c      	ldr	r3, [pc, #48]	; (8001364 <MX_USART2_UART_Init+0x4c>)
 8001332:	2200      	movs	r2, #0
 8001334:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001336:	4b0b      	ldr	r3, [pc, #44]	; (8001364 <MX_USART2_UART_Init+0x4c>)
 8001338:	2200      	movs	r2, #0
 800133a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800133c:	4b09      	ldr	r3, [pc, #36]	; (8001364 <MX_USART2_UART_Init+0x4c>)
 800133e:	220c      	movs	r2, #12
 8001340:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001342:	4b08      	ldr	r3, [pc, #32]	; (8001364 <MX_USART2_UART_Init+0x4c>)
 8001344:	2200      	movs	r2, #0
 8001346:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001348:	4b06      	ldr	r3, [pc, #24]	; (8001364 <MX_USART2_UART_Init+0x4c>)
 800134a:	2200      	movs	r2, #0
 800134c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800134e:	4805      	ldr	r0, [pc, #20]	; (8001364 <MX_USART2_UART_Init+0x4c>)
 8001350:	f003 f938 	bl	80045c4 <HAL_UART_Init>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800135a:	f7ff fbff 	bl	8000b5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	200005e8 	.word	0x200005e8
 8001368:	40004400 	.word	0x40004400

0800136c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b08a      	sub	sp, #40	; 0x28
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001374:	f107 0314 	add.w	r3, r7, #20
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]
 800137c:	605a      	str	r2, [r3, #4]
 800137e:	609a      	str	r2, [r3, #8]
 8001380:	60da      	str	r2, [r3, #12]
 8001382:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a1d      	ldr	r2, [pc, #116]	; (8001400 <HAL_UART_MspInit+0x94>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d133      	bne.n	80013f6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800138e:	2300      	movs	r3, #0
 8001390:	613b      	str	r3, [r7, #16]
 8001392:	4b1c      	ldr	r3, [pc, #112]	; (8001404 <HAL_UART_MspInit+0x98>)
 8001394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001396:	4a1b      	ldr	r2, [pc, #108]	; (8001404 <HAL_UART_MspInit+0x98>)
 8001398:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800139c:	6413      	str	r3, [r2, #64]	; 0x40
 800139e:	4b19      	ldr	r3, [pc, #100]	; (8001404 <HAL_UART_MspInit+0x98>)
 80013a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013a6:	613b      	str	r3, [r7, #16]
 80013a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	60fb      	str	r3, [r7, #12]
 80013ae:	4b15      	ldr	r3, [pc, #84]	; (8001404 <HAL_UART_MspInit+0x98>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b2:	4a14      	ldr	r2, [pc, #80]	; (8001404 <HAL_UART_MspInit+0x98>)
 80013b4:	f043 0301 	orr.w	r3, r3, #1
 80013b8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ba:	4b12      	ldr	r3, [pc, #72]	; (8001404 <HAL_UART_MspInit+0x98>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013be:	f003 0301 	and.w	r3, r3, #1
 80013c2:	60fb      	str	r3, [r7, #12]
 80013c4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80013c6:	230c      	movs	r3, #12
 80013c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ca:	2302      	movs	r3, #2
 80013cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ce:	2300      	movs	r3, #0
 80013d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013d2:	2303      	movs	r3, #3
 80013d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013d6:	2307      	movs	r3, #7
 80013d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013da:	f107 0314 	add.w	r3, r7, #20
 80013de:	4619      	mov	r1, r3
 80013e0:	4809      	ldr	r0, [pc, #36]	; (8001408 <HAL_UART_MspInit+0x9c>)
 80013e2:	f000 fe61 	bl	80020a8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80013e6:	2200      	movs	r2, #0
 80013e8:	2100      	movs	r1, #0
 80013ea:	2026      	movs	r0, #38	; 0x26
 80013ec:	f000 fa23 	bl	8001836 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80013f0:	2026      	movs	r0, #38	; 0x26
 80013f2:	f000 fa3c 	bl	800186e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80013f6:	bf00      	nop
 80013f8:	3728      	adds	r7, #40	; 0x28
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	40004400 	.word	0x40004400
 8001404:	40023800 	.word	0x40023800
 8001408:	40020000 	.word	0x40020000

0800140c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800140c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001444 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001410:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001412:	e003      	b.n	800141c <LoopCopyDataInit>

08001414 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001414:	4b0c      	ldr	r3, [pc, #48]	; (8001448 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001416:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001418:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800141a:	3104      	adds	r1, #4

0800141c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800141c:	480b      	ldr	r0, [pc, #44]	; (800144c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800141e:	4b0c      	ldr	r3, [pc, #48]	; (8001450 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001420:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001422:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001424:	d3f6      	bcc.n	8001414 <CopyDataInit>
  ldr  r2, =_sbss
 8001426:	4a0b      	ldr	r2, [pc, #44]	; (8001454 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001428:	e002      	b.n	8001430 <LoopFillZerobss>

0800142a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800142a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800142c:	f842 3b04 	str.w	r3, [r2], #4

08001430 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001430:	4b09      	ldr	r3, [pc, #36]	; (8001458 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001432:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001434:	d3f9      	bcc.n	800142a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001436:	f7ff fdf1 	bl	800101c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800143a:	f007 f821 	bl	8008480 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800143e:	f7ff faa3 	bl	8000988 <main>
  bx  lr    
 8001442:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001444:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001448:	080096d4 	.word	0x080096d4
  ldr  r0, =_sdata
 800144c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001450:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 8001454:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 8001458:	20013384 	.word	0x20013384

0800145c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800145c:	e7fe      	b.n	800145c <ADC_IRQHandler>
	...

08001460 <UB_VGA_Screen_Init>:
VGA_t VGA;
//--------------------------------------------------------------
// Init VGA-Module
//--------------------------------------------------------------
void UB_VGA_Screen_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  VGA.hsync_cnt = 0;
 8001464:	4b1f      	ldr	r3, [pc, #124]	; (80014e4 <UB_VGA_Screen_Init+0x84>)
 8001466:	2200      	movs	r2, #0
 8001468:	801a      	strh	r2, [r3, #0]
  VGA.start_adr = 0;
 800146a:	4b1e      	ldr	r3, [pc, #120]	; (80014e4 <UB_VGA_Screen_Init+0x84>)
 800146c:	2200      	movs	r2, #0
 800146e:	605a      	str	r2, [r3, #4]
  VGA.dma2_cr_reg = 0;
 8001470:	4b1c      	ldr	r3, [pc, #112]	; (80014e4 <UB_VGA_Screen_Init+0x84>)
 8001472:	2200      	movs	r2, #0
 8001474:	609a      	str	r2, [r3, #8]

  GPIOB->BSRR = VGA_VSYNC_Pin;
 8001476:	4b1c      	ldr	r3, [pc, #112]	; (80014e8 <UB_VGA_Screen_Init+0x88>)
 8001478:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800147c:	619a      	str	r2, [r3, #24]

  // TIM2
  HAL_TIM_Base_Start(&htim2);
 800147e:	481b      	ldr	r0, [pc, #108]	; (80014ec <UB_VGA_Screen_Init+0x8c>)
 8001480:	f001 ffa6 	bl	80033d0 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001484:	210c      	movs	r1, #12
 8001486:	4819      	ldr	r0, [pc, #100]	; (80014ec <UB_VGA_Screen_Init+0x8c>)
 8001488:	f002 f85a 	bl	8003540 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_3);
 800148c:	2108      	movs	r1, #8
 800148e:	4817      	ldr	r0, [pc, #92]	; (80014ec <UB_VGA_Screen_Init+0x8c>)
 8001490:	f002 f91e 	bl	80036d0 <HAL_TIM_PWM_Start_IT>

  // TIM1
  __HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 8001494:	4b16      	ldr	r3, [pc, #88]	; (80014f0 <UB_VGA_Screen_Init+0x90>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	68da      	ldr	r2, [r3, #12]
 800149a:	4b15      	ldr	r3, [pc, #84]	; (80014f0 <UB_VGA_Screen_Init+0x90>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80014a2:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(&htim1);
 80014a4:	4b12      	ldr	r3, [pc, #72]	; (80014f0 <UB_VGA_Screen_Init+0x90>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	4b11      	ldr	r3, [pc, #68]	; (80014f0 <UB_VGA_Screen_Init+0x90>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f042 0201 	orr.w	r2, r2, #1
 80014b2:	601a      	str	r2, [r3, #0]
  HAL_DMA_Start_IT(&hdma_tim1_up, (uint32_t)&VGA_RAM1[0], VGA_GPIOE_ODR_ADDRESS, VGA_DISPLAY_X + 1);
 80014b4:	490f      	ldr	r1, [pc, #60]	; (80014f4 <UB_VGA_Screen_Init+0x94>)
 80014b6:	f240 1341 	movw	r3, #321	; 0x141
 80014ba:	4a0f      	ldr	r2, [pc, #60]	; (80014f8 <UB_VGA_Screen_Init+0x98>)
 80014bc:	480f      	ldr	r0, [pc, #60]	; (80014fc <UB_VGA_Screen_Init+0x9c>)
 80014be:	f000 fa9f 	bl	8001a00 <HAL_DMA_Start_IT>

  HAL_DMA_Init(&hdma_tim1_up);
 80014c2:	480e      	ldr	r0, [pc, #56]	; (80014fc <UB_VGA_Screen_Init+0x9c>)
 80014c4:	f000 f9ee 	bl	80018a4 <HAL_DMA_Init>
  __HAL_DMA_ENABLE_IT(&hdma_tim1_up, DMA_IT_TC);
 80014c8:	4b0c      	ldr	r3, [pc, #48]	; (80014fc <UB_VGA_Screen_Init+0x9c>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	4b0b      	ldr	r3, [pc, #44]	; (80014fc <UB_VGA_Screen_Init+0x9c>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f042 0210 	orr.w	r2, r2, #16
 80014d6:	601a      	str	r2, [r3, #0]

  //-----------------------
  // Register swap and safe
  //-----------------------
  // content of CR-Register read and save
  VGA.dma2_cr_reg = DMA2_Stream5->CR;
 80014d8:	4b09      	ldr	r3, [pc, #36]	; (8001500 <UB_VGA_Screen_Init+0xa0>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a01      	ldr	r2, [pc, #4]	; (80014e4 <UB_VGA_Screen_Init+0x84>)
 80014de:	6093      	str	r3, [r2, #8]
}
 80014e0:	bf00      	nop
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	2001331c 	.word	0x2001331c
 80014e8:	40020400 	.word	0x40020400
 80014ec:	20000540 	.word	0x20000540
 80014f0:	200004f8 	.word	0x200004f8
 80014f4:	2000062c 	.word	0x2000062c
 80014f8:	40021015 	.word	0x40021015
 80014fc:	20000588 	.word	0x20000588
 8001500:	40026488 	.word	0x40026488

08001504 <UB_VGA_FillScreen>:

//--------------------------------------------------------------
// fill the DMA RAM buffer with one color
//--------------------------------------------------------------
void UB_VGA_FillScreen(uint8_t color)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	4603      	mov	r3, r0
 800150c:	71fb      	strb	r3, [r7, #7]
  uint16_t xp,yp;

  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 800150e:	2300      	movs	r3, #0
 8001510:	81bb      	strh	r3, [r7, #12]
 8001512:	e012      	b.n	800153a <UB_VGA_FillScreen+0x36>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 8001514:	2300      	movs	r3, #0
 8001516:	81fb      	strh	r3, [r7, #14]
 8001518:	e008      	b.n	800152c <UB_VGA_FillScreen+0x28>
      UB_VGA_SetPixel(xp, yp, color);
 800151a:	79fa      	ldrb	r2, [r7, #7]
 800151c:	89b9      	ldrh	r1, [r7, #12]
 800151e:	89fb      	ldrh	r3, [r7, #14]
 8001520:	4618      	mov	r0, r3
 8001522:	f000 f813 	bl	800154c <UB_VGA_SetPixel>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 8001526:	89fb      	ldrh	r3, [r7, #14]
 8001528:	3301      	adds	r3, #1
 800152a:	81fb      	strh	r3, [r7, #14]
 800152c:	89fb      	ldrh	r3, [r7, #14]
 800152e:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001532:	d3f2      	bcc.n	800151a <UB_VGA_FillScreen+0x16>
  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 8001534:	89bb      	ldrh	r3, [r7, #12]
 8001536:	3301      	adds	r3, #1
 8001538:	81bb      	strh	r3, [r7, #12]
 800153a:	89bb      	ldrh	r3, [r7, #12]
 800153c:	2bef      	cmp	r3, #239	; 0xef
 800153e:	d9e9      	bls.n	8001514 <UB_VGA_FillScreen+0x10>
    }
  }
}
 8001540:	bf00      	nop
 8001542:	bf00      	nop
 8001544:	3710      	adds	r7, #16
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
	...

0800154c <UB_VGA_SetPixel>:
//--------------------------------------------------------------
// put one Pixel on the screen with one color
// Important : the last Pixel+1 from every line must be black (don't know why??)
//--------------------------------------------------------------
void UB_VGA_SetPixel(uint16_t xp, uint16_t yp, uint8_t color)
{
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	80fb      	strh	r3, [r7, #6]
 8001556:	460b      	mov	r3, r1
 8001558:	80bb      	strh	r3, [r7, #4]
 800155a:	4613      	mov	r3, r2
 800155c:	70fb      	strb	r3, [r7, #3]
  if(xp >= VGA_DISPLAY_X)
 800155e:	88fb      	ldrh	r3, [r7, #6]
 8001560:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001564:	d301      	bcc.n	800156a <UB_VGA_SetPixel+0x1e>
    xp = 0;
 8001566:	2300      	movs	r3, #0
 8001568:	80fb      	strh	r3, [r7, #6]
  if(yp >= VGA_DISPLAY_Y)
 800156a:	88bb      	ldrh	r3, [r7, #4]
 800156c:	2bef      	cmp	r3, #239	; 0xef
 800156e:	d901      	bls.n	8001574 <UB_VGA_SetPixel+0x28>
    yp = 0;
 8001570:	2300      	movs	r3, #0
 8001572:	80bb      	strh	r3, [r7, #4]

  // Write pixel to ram
  VGA_RAM1[(yp * (VGA_DISPLAY_X + 1)) + xp] = color;
 8001574:	88ba      	ldrh	r2, [r7, #4]
 8001576:	4613      	mov	r3, r2
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	4413      	add	r3, r2
 800157c:	019b      	lsls	r3, r3, #6
 800157e:	441a      	add	r2, r3
 8001580:	88fb      	ldrh	r3, [r7, #6]
 8001582:	4413      	add	r3, r2
 8001584:	4904      	ldr	r1, [pc, #16]	; (8001598 <UB_VGA_SetPixel+0x4c>)
 8001586:	78fa      	ldrb	r2, [r7, #3]
 8001588:	54ca      	strb	r2, [r1, r3]
}
 800158a:	bf00      	nop
 800158c:	370c      	adds	r7, #12
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	2000062c 	.word	0x2000062c

0800159c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015a0:	4b0e      	ldr	r3, [pc, #56]	; (80015dc <HAL_Init+0x40>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a0d      	ldr	r2, [pc, #52]	; (80015dc <HAL_Init+0x40>)
 80015a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015ac:	4b0b      	ldr	r3, [pc, #44]	; (80015dc <HAL_Init+0x40>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a0a      	ldr	r2, [pc, #40]	; (80015dc <HAL_Init+0x40>)
 80015b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015b8:	4b08      	ldr	r3, [pc, #32]	; (80015dc <HAL_Init+0x40>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a07      	ldr	r2, [pc, #28]	; (80015dc <HAL_Init+0x40>)
 80015be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015c4:	2003      	movs	r0, #3
 80015c6:	f000 f92b 	bl	8001820 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015ca:	2000      	movs	r0, #0
 80015cc:	f000 f808 	bl	80015e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015d0:	f7ff fb6a 	bl	8000ca8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015d4:	2300      	movs	r3, #0
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	40023c00 	.word	0x40023c00

080015e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015e8:	4b12      	ldr	r3, [pc, #72]	; (8001634 <HAL_InitTick+0x54>)
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	4b12      	ldr	r3, [pc, #72]	; (8001638 <HAL_InitTick+0x58>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	4619      	mov	r1, r3
 80015f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80015fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80015fe:	4618      	mov	r0, r3
 8001600:	f000 f943 	bl	800188a <HAL_SYSTICK_Config>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	e00e      	b.n	800162c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2b0f      	cmp	r3, #15
 8001612:	d80a      	bhi.n	800162a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001614:	2200      	movs	r2, #0
 8001616:	6879      	ldr	r1, [r7, #4]
 8001618:	f04f 30ff 	mov.w	r0, #4294967295
 800161c:	f000 f90b 	bl	8001836 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001620:	4a06      	ldr	r2, [pc, #24]	; (800163c <HAL_InitTick+0x5c>)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001626:	2300      	movs	r3, #0
 8001628:	e000      	b.n	800162c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
}
 800162c:	4618      	mov	r0, r3
 800162e:	3708      	adds	r7, #8
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	20000000 	.word	0x20000000
 8001638:	20000008 	.word	0x20000008
 800163c:	20000004 	.word	0x20000004

08001640 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001644:	4b06      	ldr	r3, [pc, #24]	; (8001660 <HAL_IncTick+0x20>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	461a      	mov	r2, r3
 800164a:	4b06      	ldr	r3, [pc, #24]	; (8001664 <HAL_IncTick+0x24>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4413      	add	r3, r2
 8001650:	4a04      	ldr	r2, [pc, #16]	; (8001664 <HAL_IncTick+0x24>)
 8001652:	6013      	str	r3, [r2, #0]
}
 8001654:	bf00      	nop
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	20000008 	.word	0x20000008
 8001664:	20013328 	.word	0x20013328

08001668 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  return uwTick;
 800166c:	4b03      	ldr	r3, [pc, #12]	; (800167c <HAL_GetTick+0x14>)
 800166e:	681b      	ldr	r3, [r3, #0]
}
 8001670:	4618      	mov	r0, r3
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	20013328 	.word	0x20013328

08001680 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001680:	b480      	push	{r7}
 8001682:	b085      	sub	sp, #20
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	f003 0307 	and.w	r3, r3, #7
 800168e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001690:	4b0c      	ldr	r3, [pc, #48]	; (80016c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001696:	68ba      	ldr	r2, [r7, #8]
 8001698:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800169c:	4013      	ands	r3, r2
 800169e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016b2:	4a04      	ldr	r2, [pc, #16]	; (80016c4 <__NVIC_SetPriorityGrouping+0x44>)
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	60d3      	str	r3, [r2, #12]
}
 80016b8:	bf00      	nop
 80016ba:	3714      	adds	r7, #20
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	e000ed00 	.word	0xe000ed00

080016c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016cc:	4b04      	ldr	r3, [pc, #16]	; (80016e0 <__NVIC_GetPriorityGrouping+0x18>)
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	0a1b      	lsrs	r3, r3, #8
 80016d2:	f003 0307 	and.w	r3, r3, #7
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr
 80016e0:	e000ed00 	.word	0xe000ed00

080016e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	4603      	mov	r3, r0
 80016ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	db0b      	blt.n	800170e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016f6:	79fb      	ldrb	r3, [r7, #7]
 80016f8:	f003 021f 	and.w	r2, r3, #31
 80016fc:	4907      	ldr	r1, [pc, #28]	; (800171c <__NVIC_EnableIRQ+0x38>)
 80016fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001702:	095b      	lsrs	r3, r3, #5
 8001704:	2001      	movs	r0, #1
 8001706:	fa00 f202 	lsl.w	r2, r0, r2
 800170a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800170e:	bf00      	nop
 8001710:	370c      	adds	r7, #12
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	e000e100 	.word	0xe000e100

08001720 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	4603      	mov	r3, r0
 8001728:	6039      	str	r1, [r7, #0]
 800172a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800172c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001730:	2b00      	cmp	r3, #0
 8001732:	db0a      	blt.n	800174a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	b2da      	uxtb	r2, r3
 8001738:	490c      	ldr	r1, [pc, #48]	; (800176c <__NVIC_SetPriority+0x4c>)
 800173a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800173e:	0112      	lsls	r2, r2, #4
 8001740:	b2d2      	uxtb	r2, r2
 8001742:	440b      	add	r3, r1
 8001744:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001748:	e00a      	b.n	8001760 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	b2da      	uxtb	r2, r3
 800174e:	4908      	ldr	r1, [pc, #32]	; (8001770 <__NVIC_SetPriority+0x50>)
 8001750:	79fb      	ldrb	r3, [r7, #7]
 8001752:	f003 030f 	and.w	r3, r3, #15
 8001756:	3b04      	subs	r3, #4
 8001758:	0112      	lsls	r2, r2, #4
 800175a:	b2d2      	uxtb	r2, r2
 800175c:	440b      	add	r3, r1
 800175e:	761a      	strb	r2, [r3, #24]
}
 8001760:	bf00      	nop
 8001762:	370c      	adds	r7, #12
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	e000e100 	.word	0xe000e100
 8001770:	e000ed00 	.word	0xe000ed00

08001774 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001774:	b480      	push	{r7}
 8001776:	b089      	sub	sp, #36	; 0x24
 8001778:	af00      	add	r7, sp, #0
 800177a:	60f8      	str	r0, [r7, #12]
 800177c:	60b9      	str	r1, [r7, #8]
 800177e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	f003 0307 	and.w	r3, r3, #7
 8001786:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001788:	69fb      	ldr	r3, [r7, #28]
 800178a:	f1c3 0307 	rsb	r3, r3, #7
 800178e:	2b04      	cmp	r3, #4
 8001790:	bf28      	it	cs
 8001792:	2304      	movcs	r3, #4
 8001794:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	3304      	adds	r3, #4
 800179a:	2b06      	cmp	r3, #6
 800179c:	d902      	bls.n	80017a4 <NVIC_EncodePriority+0x30>
 800179e:	69fb      	ldr	r3, [r7, #28]
 80017a0:	3b03      	subs	r3, #3
 80017a2:	e000      	b.n	80017a6 <NVIC_EncodePriority+0x32>
 80017a4:	2300      	movs	r3, #0
 80017a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a8:	f04f 32ff 	mov.w	r2, #4294967295
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	fa02 f303 	lsl.w	r3, r2, r3
 80017b2:	43da      	mvns	r2, r3
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	401a      	ands	r2, r3
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017bc:	f04f 31ff 	mov.w	r1, #4294967295
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	fa01 f303 	lsl.w	r3, r1, r3
 80017c6:	43d9      	mvns	r1, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017cc:	4313      	orrs	r3, r2
         );
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3724      	adds	r7, #36	; 0x24
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
	...

080017dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	3b01      	subs	r3, #1
 80017e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017ec:	d301      	bcc.n	80017f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017ee:	2301      	movs	r3, #1
 80017f0:	e00f      	b.n	8001812 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017f2:	4a0a      	ldr	r2, [pc, #40]	; (800181c <SysTick_Config+0x40>)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	3b01      	subs	r3, #1
 80017f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017fa:	210f      	movs	r1, #15
 80017fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001800:	f7ff ff8e 	bl	8001720 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001804:	4b05      	ldr	r3, [pc, #20]	; (800181c <SysTick_Config+0x40>)
 8001806:	2200      	movs	r2, #0
 8001808:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800180a:	4b04      	ldr	r3, [pc, #16]	; (800181c <SysTick_Config+0x40>)
 800180c:	2207      	movs	r2, #7
 800180e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001810:	2300      	movs	r3, #0
}
 8001812:	4618      	mov	r0, r3
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	e000e010 	.word	0xe000e010

08001820 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001828:	6878      	ldr	r0, [r7, #4]
 800182a:	f7ff ff29 	bl	8001680 <__NVIC_SetPriorityGrouping>
}
 800182e:	bf00      	nop
 8001830:	3708      	adds	r7, #8
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}

08001836 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001836:	b580      	push	{r7, lr}
 8001838:	b086      	sub	sp, #24
 800183a:	af00      	add	r7, sp, #0
 800183c:	4603      	mov	r3, r0
 800183e:	60b9      	str	r1, [r7, #8]
 8001840:	607a      	str	r2, [r7, #4]
 8001842:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001844:	2300      	movs	r3, #0
 8001846:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001848:	f7ff ff3e 	bl	80016c8 <__NVIC_GetPriorityGrouping>
 800184c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	68b9      	ldr	r1, [r7, #8]
 8001852:	6978      	ldr	r0, [r7, #20]
 8001854:	f7ff ff8e 	bl	8001774 <NVIC_EncodePriority>
 8001858:	4602      	mov	r2, r0
 800185a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800185e:	4611      	mov	r1, r2
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff ff5d 	bl	8001720 <__NVIC_SetPriority>
}
 8001866:	bf00      	nop
 8001868:	3718      	adds	r7, #24
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}

0800186e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800186e:	b580      	push	{r7, lr}
 8001870:	b082      	sub	sp, #8
 8001872:	af00      	add	r7, sp, #0
 8001874:	4603      	mov	r3, r0
 8001876:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800187c:	4618      	mov	r0, r3
 800187e:	f7ff ff31 	bl	80016e4 <__NVIC_EnableIRQ>
}
 8001882:	bf00      	nop
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}

0800188a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800188a:	b580      	push	{r7, lr}
 800188c:	b082      	sub	sp, #8
 800188e:	af00      	add	r7, sp, #0
 8001890:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f7ff ffa2 	bl	80017dc <SysTick_Config>
 8001898:	4603      	mov	r3, r0
}
 800189a:	4618      	mov	r0, r3
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
	...

080018a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b086      	sub	sp, #24
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80018ac:	2300      	movs	r3, #0
 80018ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80018b0:	f7ff feda 	bl	8001668 <HAL_GetTick>
 80018b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d101      	bne.n	80018c0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
 80018be:	e099      	b.n	80019f4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2202      	movs	r2, #2
 80018c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2200      	movs	r2, #0
 80018cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f022 0201 	bic.w	r2, r2, #1
 80018de:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80018e0:	e00f      	b.n	8001902 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80018e2:	f7ff fec1 	bl	8001668 <HAL_GetTick>
 80018e6:	4602      	mov	r2, r0
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	2b05      	cmp	r3, #5
 80018ee:	d908      	bls.n	8001902 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2220      	movs	r2, #32
 80018f4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2203      	movs	r2, #3
 80018fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80018fe:	2303      	movs	r3, #3
 8001900:	e078      	b.n	80019f4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f003 0301 	and.w	r3, r3, #1
 800190c:	2b00      	cmp	r3, #0
 800190e:	d1e8      	bne.n	80018e2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001918:	697a      	ldr	r2, [r7, #20]
 800191a:	4b38      	ldr	r3, [pc, #224]	; (80019fc <HAL_DMA_Init+0x158>)
 800191c:	4013      	ands	r3, r2
 800191e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	685a      	ldr	r2, [r3, #4]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800192e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	691b      	ldr	r3, [r3, #16]
 8001934:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800193a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	699b      	ldr	r3, [r3, #24]
 8001940:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001946:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6a1b      	ldr	r3, [r3, #32]
 800194c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800194e:	697a      	ldr	r2, [r7, #20]
 8001950:	4313      	orrs	r3, r2
 8001952:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001958:	2b04      	cmp	r3, #4
 800195a:	d107      	bne.n	800196c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001964:	4313      	orrs	r3, r2
 8001966:	697a      	ldr	r2, [r7, #20]
 8001968:	4313      	orrs	r3, r2
 800196a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	697a      	ldr	r2, [r7, #20]
 8001972:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	695b      	ldr	r3, [r3, #20]
 800197a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	f023 0307 	bic.w	r3, r3, #7
 8001982:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001988:	697a      	ldr	r2, [r7, #20]
 800198a:	4313      	orrs	r3, r2
 800198c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001992:	2b04      	cmp	r3, #4
 8001994:	d117      	bne.n	80019c6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800199a:	697a      	ldr	r2, [r7, #20]
 800199c:	4313      	orrs	r3, r2
 800199e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d00e      	beq.n	80019c6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80019a8:	6878      	ldr	r0, [r7, #4]
 80019aa:	f000 fb01 	bl	8001fb0 <DMA_CheckFifoParam>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d008      	beq.n	80019c6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2240      	movs	r2, #64	; 0x40
 80019b8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2201      	movs	r2, #1
 80019be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80019c2:	2301      	movs	r3, #1
 80019c4:	e016      	b.n	80019f4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	697a      	ldr	r2, [r7, #20]
 80019cc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	f000 fab8 	bl	8001f44 <DMA_CalcBaseAndBitshift>
 80019d4:	4603      	mov	r3, r0
 80019d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019dc:	223f      	movs	r2, #63	; 0x3f
 80019de:	409a      	lsls	r2, r3
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2200      	movs	r2, #0
 80019e8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2201      	movs	r2, #1
 80019ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80019f2:	2300      	movs	r3, #0
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3718      	adds	r7, #24
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	f010803f 	.word	0xf010803f

08001a00 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	60f8      	str	r0, [r7, #12]
 8001a08:	60b9      	str	r1, [r7, #8]
 8001a0a:	607a      	str	r2, [r7, #4]
 8001a0c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a16:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d101      	bne.n	8001a26 <HAL_DMA_Start_IT+0x26>
 8001a22:	2302      	movs	r3, #2
 8001a24:	e040      	b.n	8001aa8 <HAL_DMA_Start_IT+0xa8>
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	2201      	movs	r2, #1
 8001a2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d12f      	bne.n	8001a9a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	2202      	movs	r2, #2
 8001a3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	2200      	movs	r2, #0
 8001a46:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	68b9      	ldr	r1, [r7, #8]
 8001a4e:	68f8      	ldr	r0, [r7, #12]
 8001a50:	f000 fa4a 	bl	8001ee8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a58:	223f      	movs	r2, #63	; 0x3f
 8001a5a:	409a      	lsls	r2, r3
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f042 0216 	orr.w	r2, r2, #22
 8001a6e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d007      	beq.n	8001a88 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f042 0208 	orr.w	r2, r2, #8
 8001a86:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f042 0201 	orr.w	r2, r2, #1
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	e005      	b.n	8001aa6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001aa6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3718      	adds	r7, #24
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001abc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001abe:	f7ff fdd3 	bl	8001668 <HAL_GetTick>
 8001ac2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	2b02      	cmp	r3, #2
 8001ace:	d008      	beq.n	8001ae2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2280      	movs	r2, #128	; 0x80
 8001ad4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e052      	b.n	8001b88 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f022 0216 	bic.w	r2, r2, #22
 8001af0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	695a      	ldr	r2, [r3, #20]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001b00:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d103      	bne.n	8001b12 <HAL_DMA_Abort+0x62>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d007      	beq.n	8001b22 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f022 0208 	bic.w	r2, r2, #8
 8001b20:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f022 0201 	bic.w	r2, r2, #1
 8001b30:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b32:	e013      	b.n	8001b5c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b34:	f7ff fd98 	bl	8001668 <HAL_GetTick>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	2b05      	cmp	r3, #5
 8001b40:	d90c      	bls.n	8001b5c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2220      	movs	r2, #32
 8001b46:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2203      	movs	r2, #3
 8001b4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2200      	movs	r2, #0
 8001b54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001b58:	2303      	movs	r3, #3
 8001b5a:	e015      	b.n	8001b88 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0301 	and.w	r3, r3, #1
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d1e4      	bne.n	8001b34 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b6e:	223f      	movs	r2, #63	; 0x3f
 8001b70:	409a      	lsls	r2, r3
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2201      	movs	r2, #1
 8001b7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2200      	movs	r2, #0
 8001b82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001b86:	2300      	movs	r3, #0
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	3710      	adds	r7, #16
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}

08001b90 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	2b02      	cmp	r3, #2
 8001ba2:	d004      	beq.n	8001bae <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2280      	movs	r2, #128	; 0x80
 8001ba8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e00c      	b.n	8001bc8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2205      	movs	r2, #5
 8001bb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f022 0201 	bic.w	r2, r2, #1
 8001bc4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001bc6:	2300      	movs	r3, #0
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr

08001bd4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b086      	sub	sp, #24
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001be0:	4b8e      	ldr	r3, [pc, #568]	; (8001e1c <HAL_DMA_IRQHandler+0x248>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a8e      	ldr	r2, [pc, #568]	; (8001e20 <HAL_DMA_IRQHandler+0x24c>)
 8001be6:	fba2 2303 	umull	r2, r3, r2, r3
 8001bea:	0a9b      	lsrs	r3, r3, #10
 8001bec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bf2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bfe:	2208      	movs	r2, #8
 8001c00:	409a      	lsls	r2, r3
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	4013      	ands	r3, r2
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d01a      	beq.n	8001c40 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f003 0304 	and.w	r3, r3, #4
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d013      	beq.n	8001c40 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f022 0204 	bic.w	r2, r2, #4
 8001c26:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c2c:	2208      	movs	r2, #8
 8001c2e:	409a      	lsls	r2, r3
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c38:	f043 0201 	orr.w	r2, r3, #1
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c44:	2201      	movs	r2, #1
 8001c46:	409a      	lsls	r2, r3
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d012      	beq.n	8001c76 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	695b      	ldr	r3, [r3, #20]
 8001c56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d00b      	beq.n	8001c76 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c62:	2201      	movs	r2, #1
 8001c64:	409a      	lsls	r2, r3
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c6e:	f043 0202 	orr.w	r2, r3, #2
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c7a:	2204      	movs	r2, #4
 8001c7c:	409a      	lsls	r2, r3
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	4013      	ands	r3, r2
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d012      	beq.n	8001cac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 0302 	and.w	r3, r3, #2
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d00b      	beq.n	8001cac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c98:	2204      	movs	r2, #4
 8001c9a:	409a      	lsls	r2, r3
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ca4:	f043 0204 	orr.w	r2, r3, #4
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cb0:	2210      	movs	r2, #16
 8001cb2:	409a      	lsls	r2, r3
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d043      	beq.n	8001d44 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0308 	and.w	r3, r3, #8
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d03c      	beq.n	8001d44 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cce:	2210      	movs	r2, #16
 8001cd0:	409a      	lsls	r2, r3
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d018      	beq.n	8001d16 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d108      	bne.n	8001d04 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d024      	beq.n	8001d44 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	4798      	blx	r3
 8001d02:	e01f      	b.n	8001d44 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d01b      	beq.n	8001d44 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d10:	6878      	ldr	r0, [r7, #4]
 8001d12:	4798      	blx	r3
 8001d14:	e016      	b.n	8001d44 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d107      	bne.n	8001d34 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f022 0208 	bic.w	r2, r2, #8
 8001d32:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d003      	beq.n	8001d44 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d48:	2220      	movs	r2, #32
 8001d4a:	409a      	lsls	r2, r3
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	4013      	ands	r3, r2
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	f000 808f 	beq.w	8001e74 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 0310 	and.w	r3, r3, #16
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	f000 8087 	beq.w	8001e74 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d6a:	2220      	movs	r2, #32
 8001d6c:	409a      	lsls	r2, r3
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	2b05      	cmp	r3, #5
 8001d7c:	d136      	bne.n	8001dec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f022 0216 	bic.w	r2, r2, #22
 8001d8c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	695a      	ldr	r2, [r3, #20]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d9c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d103      	bne.n	8001dae <HAL_DMA_IRQHandler+0x1da>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d007      	beq.n	8001dbe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f022 0208 	bic.w	r2, r2, #8
 8001dbc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dc2:	223f      	movs	r2, #63	; 0x3f
 8001dc4:	409a      	lsls	r2, r3
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2201      	movs	r2, #1
 8001dce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d07e      	beq.n	8001ee0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	4798      	blx	r3
        }
        return;
 8001dea:	e079      	b.n	8001ee0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d01d      	beq.n	8001e36 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d10d      	bne.n	8001e24 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d031      	beq.n	8001e74 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	4798      	blx	r3
 8001e18:	e02c      	b.n	8001e74 <HAL_DMA_IRQHandler+0x2a0>
 8001e1a:	bf00      	nop
 8001e1c:	20000000 	.word	0x20000000
 8001e20:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d023      	beq.n	8001e74 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	4798      	blx	r3
 8001e34:	e01e      	b.n	8001e74 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d10f      	bne.n	8001e64 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f022 0210 	bic.w	r2, r2, #16
 8001e52:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2201      	movs	r2, #1
 8001e58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d003      	beq.n	8001e74 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e70:	6878      	ldr	r0, [r7, #4]
 8001e72:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d032      	beq.n	8001ee2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e80:	f003 0301 	and.w	r3, r3, #1
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d022      	beq.n	8001ece <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2205      	movs	r2, #5
 8001e8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f022 0201 	bic.w	r2, r2, #1
 8001e9e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	60bb      	str	r3, [r7, #8]
 8001ea6:	697a      	ldr	r2, [r7, #20]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d307      	bcc.n	8001ebc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 0301 	and.w	r3, r3, #1
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d1f2      	bne.n	8001ea0 <HAL_DMA_IRQHandler+0x2cc>
 8001eba:	e000      	b.n	8001ebe <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001ebc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d005      	beq.n	8001ee2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	4798      	blx	r3
 8001ede:	e000      	b.n	8001ee2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001ee0:	bf00      	nop
    }
  }
}
 8001ee2:	3718      	adds	r7, #24
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b085      	sub	sp, #20
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	60f8      	str	r0, [r7, #12]
 8001ef0:	60b9      	str	r1, [r7, #8]
 8001ef2:	607a      	str	r2, [r7, #4]
 8001ef4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001f04:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	683a      	ldr	r2, [r7, #0]
 8001f0c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	2b40      	cmp	r3, #64	; 0x40
 8001f14:	d108      	bne.n	8001f28 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	687a      	ldr	r2, [r7, #4]
 8001f1c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	68ba      	ldr	r2, [r7, #8]
 8001f24:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001f26:	e007      	b.n	8001f38 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	68ba      	ldr	r2, [r7, #8]
 8001f2e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	60da      	str	r2, [r3, #12]
}
 8001f38:	bf00      	nop
 8001f3a:	3714      	adds	r7, #20
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr

08001f44 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b085      	sub	sp, #20
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	3b10      	subs	r3, #16
 8001f54:	4a14      	ldr	r2, [pc, #80]	; (8001fa8 <DMA_CalcBaseAndBitshift+0x64>)
 8001f56:	fba2 2303 	umull	r2, r3, r2, r3
 8001f5a:	091b      	lsrs	r3, r3, #4
 8001f5c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001f5e:	4a13      	ldr	r2, [pc, #76]	; (8001fac <DMA_CalcBaseAndBitshift+0x68>)
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	4413      	add	r3, r2
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	461a      	mov	r2, r3
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2b03      	cmp	r3, #3
 8001f70:	d909      	bls.n	8001f86 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001f7a:	f023 0303 	bic.w	r3, r3, #3
 8001f7e:	1d1a      	adds	r2, r3, #4
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	659a      	str	r2, [r3, #88]	; 0x58
 8001f84:	e007      	b.n	8001f96 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001f8e:	f023 0303 	bic.w	r3, r3, #3
 8001f92:	687a      	ldr	r2, [r7, #4]
 8001f94:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3714      	adds	r7, #20
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	aaaaaaab 	.word	0xaaaaaaab
 8001fac:	080095a4 	.word	0x080095a4

08001fb0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b085      	sub	sp, #20
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fc0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	699b      	ldr	r3, [r3, #24]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d11f      	bne.n	800200a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	2b03      	cmp	r3, #3
 8001fce:	d856      	bhi.n	800207e <DMA_CheckFifoParam+0xce>
 8001fd0:	a201      	add	r2, pc, #4	; (adr r2, 8001fd8 <DMA_CheckFifoParam+0x28>)
 8001fd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fd6:	bf00      	nop
 8001fd8:	08001fe9 	.word	0x08001fe9
 8001fdc:	08001ffb 	.word	0x08001ffb
 8001fe0:	08001fe9 	.word	0x08001fe9
 8001fe4:	0800207f 	.word	0x0800207f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d046      	beq.n	8002082 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001ff8:	e043      	b.n	8002082 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ffe:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002002:	d140      	bne.n	8002086 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002008:	e03d      	b.n	8002086 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	699b      	ldr	r3, [r3, #24]
 800200e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002012:	d121      	bne.n	8002058 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	2b03      	cmp	r3, #3
 8002018:	d837      	bhi.n	800208a <DMA_CheckFifoParam+0xda>
 800201a:	a201      	add	r2, pc, #4	; (adr r2, 8002020 <DMA_CheckFifoParam+0x70>)
 800201c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002020:	08002031 	.word	0x08002031
 8002024:	08002037 	.word	0x08002037
 8002028:	08002031 	.word	0x08002031
 800202c:	08002049 	.word	0x08002049
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	73fb      	strb	r3, [r7, #15]
      break;
 8002034:	e030      	b.n	8002098 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800203a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800203e:	2b00      	cmp	r3, #0
 8002040:	d025      	beq.n	800208e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002046:	e022      	b.n	800208e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800204c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002050:	d11f      	bne.n	8002092 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002056:	e01c      	b.n	8002092 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	2b02      	cmp	r3, #2
 800205c:	d903      	bls.n	8002066 <DMA_CheckFifoParam+0xb6>
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	2b03      	cmp	r3, #3
 8002062:	d003      	beq.n	800206c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002064:	e018      	b.n	8002098 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	73fb      	strb	r3, [r7, #15]
      break;
 800206a:	e015      	b.n	8002098 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002070:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002074:	2b00      	cmp	r3, #0
 8002076:	d00e      	beq.n	8002096 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	73fb      	strb	r3, [r7, #15]
      break;
 800207c:	e00b      	b.n	8002096 <DMA_CheckFifoParam+0xe6>
      break;
 800207e:	bf00      	nop
 8002080:	e00a      	b.n	8002098 <DMA_CheckFifoParam+0xe8>
      break;
 8002082:	bf00      	nop
 8002084:	e008      	b.n	8002098 <DMA_CheckFifoParam+0xe8>
      break;
 8002086:	bf00      	nop
 8002088:	e006      	b.n	8002098 <DMA_CheckFifoParam+0xe8>
      break;
 800208a:	bf00      	nop
 800208c:	e004      	b.n	8002098 <DMA_CheckFifoParam+0xe8>
      break;
 800208e:	bf00      	nop
 8002090:	e002      	b.n	8002098 <DMA_CheckFifoParam+0xe8>
      break;   
 8002092:	bf00      	nop
 8002094:	e000      	b.n	8002098 <DMA_CheckFifoParam+0xe8>
      break;
 8002096:	bf00      	nop
    }
  } 
  
  return status; 
 8002098:	7bfb      	ldrb	r3, [r7, #15]
}
 800209a:	4618      	mov	r0, r3
 800209c:	3714      	adds	r7, #20
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop

080020a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b089      	sub	sp, #36	; 0x24
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80020b2:	2300      	movs	r3, #0
 80020b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80020b6:	2300      	movs	r3, #0
 80020b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80020ba:	2300      	movs	r3, #0
 80020bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020be:	2300      	movs	r3, #0
 80020c0:	61fb      	str	r3, [r7, #28]
 80020c2:	e16b      	b.n	800239c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80020c4:	2201      	movs	r2, #1
 80020c6:	69fb      	ldr	r3, [r7, #28]
 80020c8:	fa02 f303 	lsl.w	r3, r2, r3
 80020cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	697a      	ldr	r2, [r7, #20]
 80020d4:	4013      	ands	r3, r2
 80020d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020d8:	693a      	ldr	r2, [r7, #16]
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	429a      	cmp	r2, r3
 80020de:	f040 815a 	bne.w	8002396 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f003 0303 	and.w	r3, r3, #3
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d005      	beq.n	80020fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	d130      	bne.n	800215c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002100:	69fb      	ldr	r3, [r7, #28]
 8002102:	005b      	lsls	r3, r3, #1
 8002104:	2203      	movs	r2, #3
 8002106:	fa02 f303 	lsl.w	r3, r2, r3
 800210a:	43db      	mvns	r3, r3
 800210c:	69ba      	ldr	r2, [r7, #24]
 800210e:	4013      	ands	r3, r2
 8002110:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	68da      	ldr	r2, [r3, #12]
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	005b      	lsls	r3, r3, #1
 800211a:	fa02 f303 	lsl.w	r3, r2, r3
 800211e:	69ba      	ldr	r2, [r7, #24]
 8002120:	4313      	orrs	r3, r2
 8002122:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	69ba      	ldr	r2, [r7, #24]
 8002128:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002130:	2201      	movs	r2, #1
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	43db      	mvns	r3, r3
 800213a:	69ba      	ldr	r2, [r7, #24]
 800213c:	4013      	ands	r3, r2
 800213e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	091b      	lsrs	r3, r3, #4
 8002146:	f003 0201 	and.w	r2, r3, #1
 800214a:	69fb      	ldr	r3, [r7, #28]
 800214c:	fa02 f303 	lsl.w	r3, r2, r3
 8002150:	69ba      	ldr	r2, [r7, #24]
 8002152:	4313      	orrs	r3, r2
 8002154:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	69ba      	ldr	r2, [r7, #24]
 800215a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f003 0303 	and.w	r3, r3, #3
 8002164:	2b03      	cmp	r3, #3
 8002166:	d017      	beq.n	8002198 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	2203      	movs	r2, #3
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	43db      	mvns	r3, r3
 800217a:	69ba      	ldr	r2, [r7, #24]
 800217c:	4013      	ands	r3, r2
 800217e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	689a      	ldr	r2, [r3, #8]
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	69ba      	ldr	r2, [r7, #24]
 800218e:	4313      	orrs	r3, r2
 8002190:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	69ba      	ldr	r2, [r7, #24]
 8002196:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f003 0303 	and.w	r3, r3, #3
 80021a0:	2b02      	cmp	r3, #2
 80021a2:	d123      	bne.n	80021ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	08da      	lsrs	r2, r3, #3
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	3208      	adds	r2, #8
 80021ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	f003 0307 	and.w	r3, r3, #7
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	220f      	movs	r2, #15
 80021bc:	fa02 f303 	lsl.w	r3, r2, r3
 80021c0:	43db      	mvns	r3, r3
 80021c2:	69ba      	ldr	r2, [r7, #24]
 80021c4:	4013      	ands	r3, r2
 80021c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	691a      	ldr	r2, [r3, #16]
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	f003 0307 	and.w	r3, r3, #7
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	fa02 f303 	lsl.w	r3, r2, r3
 80021d8:	69ba      	ldr	r2, [r7, #24]
 80021da:	4313      	orrs	r3, r2
 80021dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80021de:	69fb      	ldr	r3, [r7, #28]
 80021e0:	08da      	lsrs	r2, r3, #3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	3208      	adds	r2, #8
 80021e6:	69b9      	ldr	r1, [r7, #24]
 80021e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	005b      	lsls	r3, r3, #1
 80021f6:	2203      	movs	r2, #3
 80021f8:	fa02 f303 	lsl.w	r3, r2, r3
 80021fc:	43db      	mvns	r3, r3
 80021fe:	69ba      	ldr	r2, [r7, #24]
 8002200:	4013      	ands	r3, r2
 8002202:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f003 0203 	and.w	r2, r3, #3
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	fa02 f303 	lsl.w	r3, r2, r3
 8002214:	69ba      	ldr	r2, [r7, #24]
 8002216:	4313      	orrs	r3, r2
 8002218:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002228:	2b00      	cmp	r3, #0
 800222a:	f000 80b4 	beq.w	8002396 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800222e:	2300      	movs	r3, #0
 8002230:	60fb      	str	r3, [r7, #12]
 8002232:	4b60      	ldr	r3, [pc, #384]	; (80023b4 <HAL_GPIO_Init+0x30c>)
 8002234:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002236:	4a5f      	ldr	r2, [pc, #380]	; (80023b4 <HAL_GPIO_Init+0x30c>)
 8002238:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800223c:	6453      	str	r3, [r2, #68]	; 0x44
 800223e:	4b5d      	ldr	r3, [pc, #372]	; (80023b4 <HAL_GPIO_Init+0x30c>)
 8002240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002242:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002246:	60fb      	str	r3, [r7, #12]
 8002248:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800224a:	4a5b      	ldr	r2, [pc, #364]	; (80023b8 <HAL_GPIO_Init+0x310>)
 800224c:	69fb      	ldr	r3, [r7, #28]
 800224e:	089b      	lsrs	r3, r3, #2
 8002250:	3302      	adds	r3, #2
 8002252:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002256:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	f003 0303 	and.w	r3, r3, #3
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	220f      	movs	r2, #15
 8002262:	fa02 f303 	lsl.w	r3, r2, r3
 8002266:	43db      	mvns	r3, r3
 8002268:	69ba      	ldr	r2, [r7, #24]
 800226a:	4013      	ands	r3, r2
 800226c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a52      	ldr	r2, [pc, #328]	; (80023bc <HAL_GPIO_Init+0x314>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d02b      	beq.n	80022ce <HAL_GPIO_Init+0x226>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a51      	ldr	r2, [pc, #324]	; (80023c0 <HAL_GPIO_Init+0x318>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d025      	beq.n	80022ca <HAL_GPIO_Init+0x222>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a50      	ldr	r2, [pc, #320]	; (80023c4 <HAL_GPIO_Init+0x31c>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d01f      	beq.n	80022c6 <HAL_GPIO_Init+0x21e>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4a4f      	ldr	r2, [pc, #316]	; (80023c8 <HAL_GPIO_Init+0x320>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d019      	beq.n	80022c2 <HAL_GPIO_Init+0x21a>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4a4e      	ldr	r2, [pc, #312]	; (80023cc <HAL_GPIO_Init+0x324>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d013      	beq.n	80022be <HAL_GPIO_Init+0x216>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4a4d      	ldr	r2, [pc, #308]	; (80023d0 <HAL_GPIO_Init+0x328>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d00d      	beq.n	80022ba <HAL_GPIO_Init+0x212>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4a4c      	ldr	r2, [pc, #304]	; (80023d4 <HAL_GPIO_Init+0x32c>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d007      	beq.n	80022b6 <HAL_GPIO_Init+0x20e>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4a4b      	ldr	r2, [pc, #300]	; (80023d8 <HAL_GPIO_Init+0x330>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d101      	bne.n	80022b2 <HAL_GPIO_Init+0x20a>
 80022ae:	2307      	movs	r3, #7
 80022b0:	e00e      	b.n	80022d0 <HAL_GPIO_Init+0x228>
 80022b2:	2308      	movs	r3, #8
 80022b4:	e00c      	b.n	80022d0 <HAL_GPIO_Init+0x228>
 80022b6:	2306      	movs	r3, #6
 80022b8:	e00a      	b.n	80022d0 <HAL_GPIO_Init+0x228>
 80022ba:	2305      	movs	r3, #5
 80022bc:	e008      	b.n	80022d0 <HAL_GPIO_Init+0x228>
 80022be:	2304      	movs	r3, #4
 80022c0:	e006      	b.n	80022d0 <HAL_GPIO_Init+0x228>
 80022c2:	2303      	movs	r3, #3
 80022c4:	e004      	b.n	80022d0 <HAL_GPIO_Init+0x228>
 80022c6:	2302      	movs	r3, #2
 80022c8:	e002      	b.n	80022d0 <HAL_GPIO_Init+0x228>
 80022ca:	2301      	movs	r3, #1
 80022cc:	e000      	b.n	80022d0 <HAL_GPIO_Init+0x228>
 80022ce:	2300      	movs	r3, #0
 80022d0:	69fa      	ldr	r2, [r7, #28]
 80022d2:	f002 0203 	and.w	r2, r2, #3
 80022d6:	0092      	lsls	r2, r2, #2
 80022d8:	4093      	lsls	r3, r2
 80022da:	69ba      	ldr	r2, [r7, #24]
 80022dc:	4313      	orrs	r3, r2
 80022de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022e0:	4935      	ldr	r1, [pc, #212]	; (80023b8 <HAL_GPIO_Init+0x310>)
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	089b      	lsrs	r3, r3, #2
 80022e6:	3302      	adds	r3, #2
 80022e8:	69ba      	ldr	r2, [r7, #24]
 80022ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022ee:	4b3b      	ldr	r3, [pc, #236]	; (80023dc <HAL_GPIO_Init+0x334>)
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	43db      	mvns	r3, r3
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	4013      	ands	r3, r2
 80022fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d003      	beq.n	8002312 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800230a:	69ba      	ldr	r2, [r7, #24]
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	4313      	orrs	r3, r2
 8002310:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002312:	4a32      	ldr	r2, [pc, #200]	; (80023dc <HAL_GPIO_Init+0x334>)
 8002314:	69bb      	ldr	r3, [r7, #24]
 8002316:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002318:	4b30      	ldr	r3, [pc, #192]	; (80023dc <HAL_GPIO_Init+0x334>)
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	43db      	mvns	r3, r3
 8002322:	69ba      	ldr	r2, [r7, #24]
 8002324:	4013      	ands	r3, r2
 8002326:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002330:	2b00      	cmp	r3, #0
 8002332:	d003      	beq.n	800233c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002334:	69ba      	ldr	r2, [r7, #24]
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	4313      	orrs	r3, r2
 800233a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800233c:	4a27      	ldr	r2, [pc, #156]	; (80023dc <HAL_GPIO_Init+0x334>)
 800233e:	69bb      	ldr	r3, [r7, #24]
 8002340:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002342:	4b26      	ldr	r3, [pc, #152]	; (80023dc <HAL_GPIO_Init+0x334>)
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	43db      	mvns	r3, r3
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	4013      	ands	r3, r2
 8002350:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d003      	beq.n	8002366 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800235e:	69ba      	ldr	r2, [r7, #24]
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	4313      	orrs	r3, r2
 8002364:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002366:	4a1d      	ldr	r2, [pc, #116]	; (80023dc <HAL_GPIO_Init+0x334>)
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800236c:	4b1b      	ldr	r3, [pc, #108]	; (80023dc <HAL_GPIO_Init+0x334>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	43db      	mvns	r3, r3
 8002376:	69ba      	ldr	r2, [r7, #24]
 8002378:	4013      	ands	r3, r2
 800237a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d003      	beq.n	8002390 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	4313      	orrs	r3, r2
 800238e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002390:	4a12      	ldr	r2, [pc, #72]	; (80023dc <HAL_GPIO_Init+0x334>)
 8002392:	69bb      	ldr	r3, [r7, #24]
 8002394:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	3301      	adds	r3, #1
 800239a:	61fb      	str	r3, [r7, #28]
 800239c:	69fb      	ldr	r3, [r7, #28]
 800239e:	2b0f      	cmp	r3, #15
 80023a0:	f67f ae90 	bls.w	80020c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023a4:	bf00      	nop
 80023a6:	bf00      	nop
 80023a8:	3724      	adds	r7, #36	; 0x24
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr
 80023b2:	bf00      	nop
 80023b4:	40023800 	.word	0x40023800
 80023b8:	40013800 	.word	0x40013800
 80023bc:	40020000 	.word	0x40020000
 80023c0:	40020400 	.word	0x40020400
 80023c4:	40020800 	.word	0x40020800
 80023c8:	40020c00 	.word	0x40020c00
 80023cc:	40021000 	.word	0x40021000
 80023d0:	40021400 	.word	0x40021400
 80023d4:	40021800 	.word	0x40021800
 80023d8:	40021c00 	.word	0x40021c00
 80023dc:	40013c00 	.word	0x40013c00

080023e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	460b      	mov	r3, r1
 80023ea:	807b      	strh	r3, [r7, #2]
 80023ec:	4613      	mov	r3, r2
 80023ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023f0:	787b      	ldrb	r3, [r7, #1]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d003      	beq.n	80023fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023f6:	887a      	ldrh	r2, [r7, #2]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80023fc:	e003      	b.n	8002406 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80023fe:	887b      	ldrh	r3, [r7, #2]
 8002400:	041a      	lsls	r2, r3, #16
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	619a      	str	r2, [r3, #24]
}
 8002406:	bf00      	nop
 8002408:	370c      	adds	r7, #12
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr
	...

08002414 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b086      	sub	sp, #24
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d101      	bne.n	8002426 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e267      	b.n	80028f6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0301 	and.w	r3, r3, #1
 800242e:	2b00      	cmp	r3, #0
 8002430:	d075      	beq.n	800251e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002432:	4b88      	ldr	r3, [pc, #544]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	f003 030c 	and.w	r3, r3, #12
 800243a:	2b04      	cmp	r3, #4
 800243c:	d00c      	beq.n	8002458 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800243e:	4b85      	ldr	r3, [pc, #532]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002446:	2b08      	cmp	r3, #8
 8002448:	d112      	bne.n	8002470 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800244a:	4b82      	ldr	r3, [pc, #520]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002452:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002456:	d10b      	bne.n	8002470 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002458:	4b7e      	ldr	r3, [pc, #504]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002460:	2b00      	cmp	r3, #0
 8002462:	d05b      	beq.n	800251c <HAL_RCC_OscConfig+0x108>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d157      	bne.n	800251c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	e242      	b.n	80028f6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002478:	d106      	bne.n	8002488 <HAL_RCC_OscConfig+0x74>
 800247a:	4b76      	ldr	r3, [pc, #472]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a75      	ldr	r2, [pc, #468]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 8002480:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002484:	6013      	str	r3, [r2, #0]
 8002486:	e01d      	b.n	80024c4 <HAL_RCC_OscConfig+0xb0>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002490:	d10c      	bne.n	80024ac <HAL_RCC_OscConfig+0x98>
 8002492:	4b70      	ldr	r3, [pc, #448]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a6f      	ldr	r2, [pc, #444]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 8002498:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800249c:	6013      	str	r3, [r2, #0]
 800249e:	4b6d      	ldr	r3, [pc, #436]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a6c      	ldr	r2, [pc, #432]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 80024a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024a8:	6013      	str	r3, [r2, #0]
 80024aa:	e00b      	b.n	80024c4 <HAL_RCC_OscConfig+0xb0>
 80024ac:	4b69      	ldr	r3, [pc, #420]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a68      	ldr	r2, [pc, #416]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 80024b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024b6:	6013      	str	r3, [r2, #0]
 80024b8:	4b66      	ldr	r3, [pc, #408]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a65      	ldr	r2, [pc, #404]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 80024be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d013      	beq.n	80024f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024cc:	f7ff f8cc 	bl	8001668 <HAL_GetTick>
 80024d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024d2:	e008      	b.n	80024e6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024d4:	f7ff f8c8 	bl	8001668 <HAL_GetTick>
 80024d8:	4602      	mov	r2, r0
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	2b64      	cmp	r3, #100	; 0x64
 80024e0:	d901      	bls.n	80024e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80024e2:	2303      	movs	r3, #3
 80024e4:	e207      	b.n	80028f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024e6:	4b5b      	ldr	r3, [pc, #364]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d0f0      	beq.n	80024d4 <HAL_RCC_OscConfig+0xc0>
 80024f2:	e014      	b.n	800251e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024f4:	f7ff f8b8 	bl	8001668 <HAL_GetTick>
 80024f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024fa:	e008      	b.n	800250e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024fc:	f7ff f8b4 	bl	8001668 <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	2b64      	cmp	r3, #100	; 0x64
 8002508:	d901      	bls.n	800250e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e1f3      	b.n	80028f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800250e:	4b51      	ldr	r3, [pc, #324]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002516:	2b00      	cmp	r3, #0
 8002518:	d1f0      	bne.n	80024fc <HAL_RCC_OscConfig+0xe8>
 800251a:	e000      	b.n	800251e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800251c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0302 	and.w	r3, r3, #2
 8002526:	2b00      	cmp	r3, #0
 8002528:	d063      	beq.n	80025f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800252a:	4b4a      	ldr	r3, [pc, #296]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	f003 030c 	and.w	r3, r3, #12
 8002532:	2b00      	cmp	r3, #0
 8002534:	d00b      	beq.n	800254e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002536:	4b47      	ldr	r3, [pc, #284]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800253e:	2b08      	cmp	r3, #8
 8002540:	d11c      	bne.n	800257c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002542:	4b44      	ldr	r3, [pc, #272]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d116      	bne.n	800257c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800254e:	4b41      	ldr	r3, [pc, #260]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 0302 	and.w	r3, r3, #2
 8002556:	2b00      	cmp	r3, #0
 8002558:	d005      	beq.n	8002566 <HAL_RCC_OscConfig+0x152>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	2b01      	cmp	r3, #1
 8002560:	d001      	beq.n	8002566 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e1c7      	b.n	80028f6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002566:	4b3b      	ldr	r3, [pc, #236]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	691b      	ldr	r3, [r3, #16]
 8002572:	00db      	lsls	r3, r3, #3
 8002574:	4937      	ldr	r1, [pc, #220]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 8002576:	4313      	orrs	r3, r2
 8002578:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800257a:	e03a      	b.n	80025f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d020      	beq.n	80025c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002584:	4b34      	ldr	r3, [pc, #208]	; (8002658 <HAL_RCC_OscConfig+0x244>)
 8002586:	2201      	movs	r2, #1
 8002588:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800258a:	f7ff f86d 	bl	8001668 <HAL_GetTick>
 800258e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002590:	e008      	b.n	80025a4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002592:	f7ff f869 	bl	8001668 <HAL_GetTick>
 8002596:	4602      	mov	r2, r0
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	2b02      	cmp	r3, #2
 800259e:	d901      	bls.n	80025a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80025a0:	2303      	movs	r3, #3
 80025a2:	e1a8      	b.n	80028f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025a4:	4b2b      	ldr	r3, [pc, #172]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f003 0302 	and.w	r3, r3, #2
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d0f0      	beq.n	8002592 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025b0:	4b28      	ldr	r3, [pc, #160]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	691b      	ldr	r3, [r3, #16]
 80025bc:	00db      	lsls	r3, r3, #3
 80025be:	4925      	ldr	r1, [pc, #148]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 80025c0:	4313      	orrs	r3, r2
 80025c2:	600b      	str	r3, [r1, #0]
 80025c4:	e015      	b.n	80025f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025c6:	4b24      	ldr	r3, [pc, #144]	; (8002658 <HAL_RCC_OscConfig+0x244>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025cc:	f7ff f84c 	bl	8001668 <HAL_GetTick>
 80025d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025d2:	e008      	b.n	80025e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025d4:	f7ff f848 	bl	8001668 <HAL_GetTick>
 80025d8:	4602      	mov	r2, r0
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d901      	bls.n	80025e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e187      	b.n	80028f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025e6:	4b1b      	ldr	r3, [pc, #108]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0302 	and.w	r3, r3, #2
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d1f0      	bne.n	80025d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 0308 	and.w	r3, r3, #8
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d036      	beq.n	800266c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	695b      	ldr	r3, [r3, #20]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d016      	beq.n	8002634 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002606:	4b15      	ldr	r3, [pc, #84]	; (800265c <HAL_RCC_OscConfig+0x248>)
 8002608:	2201      	movs	r2, #1
 800260a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800260c:	f7ff f82c 	bl	8001668 <HAL_GetTick>
 8002610:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002612:	e008      	b.n	8002626 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002614:	f7ff f828 	bl	8001668 <HAL_GetTick>
 8002618:	4602      	mov	r2, r0
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	2b02      	cmp	r3, #2
 8002620:	d901      	bls.n	8002626 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	e167      	b.n	80028f6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002626:	4b0b      	ldr	r3, [pc, #44]	; (8002654 <HAL_RCC_OscConfig+0x240>)
 8002628:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800262a:	f003 0302 	and.w	r3, r3, #2
 800262e:	2b00      	cmp	r3, #0
 8002630:	d0f0      	beq.n	8002614 <HAL_RCC_OscConfig+0x200>
 8002632:	e01b      	b.n	800266c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002634:	4b09      	ldr	r3, [pc, #36]	; (800265c <HAL_RCC_OscConfig+0x248>)
 8002636:	2200      	movs	r2, #0
 8002638:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800263a:	f7ff f815 	bl	8001668 <HAL_GetTick>
 800263e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002640:	e00e      	b.n	8002660 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002642:	f7ff f811 	bl	8001668 <HAL_GetTick>
 8002646:	4602      	mov	r2, r0
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	1ad3      	subs	r3, r2, r3
 800264c:	2b02      	cmp	r3, #2
 800264e:	d907      	bls.n	8002660 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002650:	2303      	movs	r3, #3
 8002652:	e150      	b.n	80028f6 <HAL_RCC_OscConfig+0x4e2>
 8002654:	40023800 	.word	0x40023800
 8002658:	42470000 	.word	0x42470000
 800265c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002660:	4b88      	ldr	r3, [pc, #544]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 8002662:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002664:	f003 0302 	and.w	r3, r3, #2
 8002668:	2b00      	cmp	r3, #0
 800266a:	d1ea      	bne.n	8002642 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 0304 	and.w	r3, r3, #4
 8002674:	2b00      	cmp	r3, #0
 8002676:	f000 8097 	beq.w	80027a8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800267a:	2300      	movs	r3, #0
 800267c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800267e:	4b81      	ldr	r3, [pc, #516]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 8002680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002682:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d10f      	bne.n	80026aa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800268a:	2300      	movs	r3, #0
 800268c:	60bb      	str	r3, [r7, #8]
 800268e:	4b7d      	ldr	r3, [pc, #500]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 8002690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002692:	4a7c      	ldr	r2, [pc, #496]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 8002694:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002698:	6413      	str	r3, [r2, #64]	; 0x40
 800269a:	4b7a      	ldr	r3, [pc, #488]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 800269c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026a2:	60bb      	str	r3, [r7, #8]
 80026a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026a6:	2301      	movs	r3, #1
 80026a8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026aa:	4b77      	ldr	r3, [pc, #476]	; (8002888 <HAL_RCC_OscConfig+0x474>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d118      	bne.n	80026e8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026b6:	4b74      	ldr	r3, [pc, #464]	; (8002888 <HAL_RCC_OscConfig+0x474>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a73      	ldr	r2, [pc, #460]	; (8002888 <HAL_RCC_OscConfig+0x474>)
 80026bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026c2:	f7fe ffd1 	bl	8001668 <HAL_GetTick>
 80026c6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026c8:	e008      	b.n	80026dc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026ca:	f7fe ffcd 	bl	8001668 <HAL_GetTick>
 80026ce:	4602      	mov	r2, r0
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	1ad3      	subs	r3, r2, r3
 80026d4:	2b02      	cmp	r3, #2
 80026d6:	d901      	bls.n	80026dc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80026d8:	2303      	movs	r3, #3
 80026da:	e10c      	b.n	80028f6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026dc:	4b6a      	ldr	r3, [pc, #424]	; (8002888 <HAL_RCC_OscConfig+0x474>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d0f0      	beq.n	80026ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d106      	bne.n	80026fe <HAL_RCC_OscConfig+0x2ea>
 80026f0:	4b64      	ldr	r3, [pc, #400]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 80026f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026f4:	4a63      	ldr	r2, [pc, #396]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 80026f6:	f043 0301 	orr.w	r3, r3, #1
 80026fa:	6713      	str	r3, [r2, #112]	; 0x70
 80026fc:	e01c      	b.n	8002738 <HAL_RCC_OscConfig+0x324>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	2b05      	cmp	r3, #5
 8002704:	d10c      	bne.n	8002720 <HAL_RCC_OscConfig+0x30c>
 8002706:	4b5f      	ldr	r3, [pc, #380]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 8002708:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800270a:	4a5e      	ldr	r2, [pc, #376]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 800270c:	f043 0304 	orr.w	r3, r3, #4
 8002710:	6713      	str	r3, [r2, #112]	; 0x70
 8002712:	4b5c      	ldr	r3, [pc, #368]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 8002714:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002716:	4a5b      	ldr	r2, [pc, #364]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 8002718:	f043 0301 	orr.w	r3, r3, #1
 800271c:	6713      	str	r3, [r2, #112]	; 0x70
 800271e:	e00b      	b.n	8002738 <HAL_RCC_OscConfig+0x324>
 8002720:	4b58      	ldr	r3, [pc, #352]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 8002722:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002724:	4a57      	ldr	r2, [pc, #348]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 8002726:	f023 0301 	bic.w	r3, r3, #1
 800272a:	6713      	str	r3, [r2, #112]	; 0x70
 800272c:	4b55      	ldr	r3, [pc, #340]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 800272e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002730:	4a54      	ldr	r2, [pc, #336]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 8002732:	f023 0304 	bic.w	r3, r3, #4
 8002736:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d015      	beq.n	800276c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002740:	f7fe ff92 	bl	8001668 <HAL_GetTick>
 8002744:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002746:	e00a      	b.n	800275e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002748:	f7fe ff8e 	bl	8001668 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	f241 3288 	movw	r2, #5000	; 0x1388
 8002756:	4293      	cmp	r3, r2
 8002758:	d901      	bls.n	800275e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e0cb      	b.n	80028f6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800275e:	4b49      	ldr	r3, [pc, #292]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 8002760:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002762:	f003 0302 	and.w	r3, r3, #2
 8002766:	2b00      	cmp	r3, #0
 8002768:	d0ee      	beq.n	8002748 <HAL_RCC_OscConfig+0x334>
 800276a:	e014      	b.n	8002796 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800276c:	f7fe ff7c 	bl	8001668 <HAL_GetTick>
 8002770:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002772:	e00a      	b.n	800278a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002774:	f7fe ff78 	bl	8001668 <HAL_GetTick>
 8002778:	4602      	mov	r2, r0
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002782:	4293      	cmp	r3, r2
 8002784:	d901      	bls.n	800278a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e0b5      	b.n	80028f6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800278a:	4b3e      	ldr	r3, [pc, #248]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 800278c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800278e:	f003 0302 	and.w	r3, r3, #2
 8002792:	2b00      	cmp	r3, #0
 8002794:	d1ee      	bne.n	8002774 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002796:	7dfb      	ldrb	r3, [r7, #23]
 8002798:	2b01      	cmp	r3, #1
 800279a:	d105      	bne.n	80027a8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800279c:	4b39      	ldr	r3, [pc, #228]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 800279e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a0:	4a38      	ldr	r2, [pc, #224]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 80027a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027a6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	699b      	ldr	r3, [r3, #24]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	f000 80a1 	beq.w	80028f4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80027b2:	4b34      	ldr	r3, [pc, #208]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	f003 030c 	and.w	r3, r3, #12
 80027ba:	2b08      	cmp	r3, #8
 80027bc:	d05c      	beq.n	8002878 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	699b      	ldr	r3, [r3, #24]
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d141      	bne.n	800284a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027c6:	4b31      	ldr	r3, [pc, #196]	; (800288c <HAL_RCC_OscConfig+0x478>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027cc:	f7fe ff4c 	bl	8001668 <HAL_GetTick>
 80027d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027d2:	e008      	b.n	80027e6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027d4:	f7fe ff48 	bl	8001668 <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d901      	bls.n	80027e6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e087      	b.n	80028f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027e6:	4b27      	ldr	r3, [pc, #156]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d1f0      	bne.n	80027d4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	69da      	ldr	r2, [r3, #28]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6a1b      	ldr	r3, [r3, #32]
 80027fa:	431a      	orrs	r2, r3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002800:	019b      	lsls	r3, r3, #6
 8002802:	431a      	orrs	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002808:	085b      	lsrs	r3, r3, #1
 800280a:	3b01      	subs	r3, #1
 800280c:	041b      	lsls	r3, r3, #16
 800280e:	431a      	orrs	r2, r3
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002814:	061b      	lsls	r3, r3, #24
 8002816:	491b      	ldr	r1, [pc, #108]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 8002818:	4313      	orrs	r3, r2
 800281a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800281c:	4b1b      	ldr	r3, [pc, #108]	; (800288c <HAL_RCC_OscConfig+0x478>)
 800281e:	2201      	movs	r2, #1
 8002820:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002822:	f7fe ff21 	bl	8001668 <HAL_GetTick>
 8002826:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002828:	e008      	b.n	800283c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800282a:	f7fe ff1d 	bl	8001668 <HAL_GetTick>
 800282e:	4602      	mov	r2, r0
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	1ad3      	subs	r3, r2, r3
 8002834:	2b02      	cmp	r3, #2
 8002836:	d901      	bls.n	800283c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002838:	2303      	movs	r3, #3
 800283a:	e05c      	b.n	80028f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800283c:	4b11      	ldr	r3, [pc, #68]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002844:	2b00      	cmp	r3, #0
 8002846:	d0f0      	beq.n	800282a <HAL_RCC_OscConfig+0x416>
 8002848:	e054      	b.n	80028f4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800284a:	4b10      	ldr	r3, [pc, #64]	; (800288c <HAL_RCC_OscConfig+0x478>)
 800284c:	2200      	movs	r2, #0
 800284e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002850:	f7fe ff0a 	bl	8001668 <HAL_GetTick>
 8002854:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002856:	e008      	b.n	800286a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002858:	f7fe ff06 	bl	8001668 <HAL_GetTick>
 800285c:	4602      	mov	r2, r0
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	2b02      	cmp	r3, #2
 8002864:	d901      	bls.n	800286a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e045      	b.n	80028f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800286a:	4b06      	ldr	r3, [pc, #24]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002872:	2b00      	cmp	r3, #0
 8002874:	d1f0      	bne.n	8002858 <HAL_RCC_OscConfig+0x444>
 8002876:	e03d      	b.n	80028f4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	699b      	ldr	r3, [r3, #24]
 800287c:	2b01      	cmp	r3, #1
 800287e:	d107      	bne.n	8002890 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e038      	b.n	80028f6 <HAL_RCC_OscConfig+0x4e2>
 8002884:	40023800 	.word	0x40023800
 8002888:	40007000 	.word	0x40007000
 800288c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002890:	4b1b      	ldr	r3, [pc, #108]	; (8002900 <HAL_RCC_OscConfig+0x4ec>)
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	699b      	ldr	r3, [r3, #24]
 800289a:	2b01      	cmp	r3, #1
 800289c:	d028      	beq.n	80028f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d121      	bne.n	80028f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028b6:	429a      	cmp	r2, r3
 80028b8:	d11a      	bne.n	80028f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028ba:	68fa      	ldr	r2, [r7, #12]
 80028bc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80028c0:	4013      	ands	r3, r2
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80028c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d111      	bne.n	80028f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028d6:	085b      	lsrs	r3, r3, #1
 80028d8:	3b01      	subs	r3, #1
 80028da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028dc:	429a      	cmp	r2, r3
 80028de:	d107      	bne.n	80028f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d001      	beq.n	80028f4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	e000      	b.n	80028f6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80028f4:	2300      	movs	r3, #0
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3718      	adds	r7, #24
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	40023800 	.word	0x40023800

08002904 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d101      	bne.n	8002918 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	e0cc      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002918:	4b68      	ldr	r3, [pc, #416]	; (8002abc <HAL_RCC_ClockConfig+0x1b8>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 0307 	and.w	r3, r3, #7
 8002920:	683a      	ldr	r2, [r7, #0]
 8002922:	429a      	cmp	r2, r3
 8002924:	d90c      	bls.n	8002940 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002926:	4b65      	ldr	r3, [pc, #404]	; (8002abc <HAL_RCC_ClockConfig+0x1b8>)
 8002928:	683a      	ldr	r2, [r7, #0]
 800292a:	b2d2      	uxtb	r2, r2
 800292c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800292e:	4b63      	ldr	r3, [pc, #396]	; (8002abc <HAL_RCC_ClockConfig+0x1b8>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 0307 	and.w	r3, r3, #7
 8002936:	683a      	ldr	r2, [r7, #0]
 8002938:	429a      	cmp	r2, r3
 800293a:	d001      	beq.n	8002940 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e0b8      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 0302 	and.w	r3, r3, #2
 8002948:	2b00      	cmp	r3, #0
 800294a:	d020      	beq.n	800298e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f003 0304 	and.w	r3, r3, #4
 8002954:	2b00      	cmp	r3, #0
 8002956:	d005      	beq.n	8002964 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002958:	4b59      	ldr	r3, [pc, #356]	; (8002ac0 <HAL_RCC_ClockConfig+0x1bc>)
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	4a58      	ldr	r2, [pc, #352]	; (8002ac0 <HAL_RCC_ClockConfig+0x1bc>)
 800295e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002962:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0308 	and.w	r3, r3, #8
 800296c:	2b00      	cmp	r3, #0
 800296e:	d005      	beq.n	800297c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002970:	4b53      	ldr	r3, [pc, #332]	; (8002ac0 <HAL_RCC_ClockConfig+0x1bc>)
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	4a52      	ldr	r2, [pc, #328]	; (8002ac0 <HAL_RCC_ClockConfig+0x1bc>)
 8002976:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800297a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800297c:	4b50      	ldr	r3, [pc, #320]	; (8002ac0 <HAL_RCC_ClockConfig+0x1bc>)
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	494d      	ldr	r1, [pc, #308]	; (8002ac0 <HAL_RCC_ClockConfig+0x1bc>)
 800298a:	4313      	orrs	r3, r2
 800298c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0301 	and.w	r3, r3, #1
 8002996:	2b00      	cmp	r3, #0
 8002998:	d044      	beq.n	8002a24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d107      	bne.n	80029b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029a2:	4b47      	ldr	r3, [pc, #284]	; (8002ac0 <HAL_RCC_ClockConfig+0x1bc>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d119      	bne.n	80029e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e07f      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d003      	beq.n	80029c2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029be:	2b03      	cmp	r3, #3
 80029c0:	d107      	bne.n	80029d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029c2:	4b3f      	ldr	r3, [pc, #252]	; (8002ac0 <HAL_RCC_ClockConfig+0x1bc>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d109      	bne.n	80029e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e06f      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029d2:	4b3b      	ldr	r3, [pc, #236]	; (8002ac0 <HAL_RCC_ClockConfig+0x1bc>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0302 	and.w	r3, r3, #2
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d101      	bne.n	80029e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e067      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029e2:	4b37      	ldr	r3, [pc, #220]	; (8002ac0 <HAL_RCC_ClockConfig+0x1bc>)
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	f023 0203 	bic.w	r2, r3, #3
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	4934      	ldr	r1, [pc, #208]	; (8002ac0 <HAL_RCC_ClockConfig+0x1bc>)
 80029f0:	4313      	orrs	r3, r2
 80029f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029f4:	f7fe fe38 	bl	8001668 <HAL_GetTick>
 80029f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029fa:	e00a      	b.n	8002a12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029fc:	f7fe fe34 	bl	8001668 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d901      	bls.n	8002a12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	e04f      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a12:	4b2b      	ldr	r3, [pc, #172]	; (8002ac0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	f003 020c 	and.w	r2, r3, #12
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d1eb      	bne.n	80029fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a24:	4b25      	ldr	r3, [pc, #148]	; (8002abc <HAL_RCC_ClockConfig+0x1b8>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 0307 	and.w	r3, r3, #7
 8002a2c:	683a      	ldr	r2, [r7, #0]
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d20c      	bcs.n	8002a4c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a32:	4b22      	ldr	r3, [pc, #136]	; (8002abc <HAL_RCC_ClockConfig+0x1b8>)
 8002a34:	683a      	ldr	r2, [r7, #0]
 8002a36:	b2d2      	uxtb	r2, r2
 8002a38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a3a:	4b20      	ldr	r3, [pc, #128]	; (8002abc <HAL_RCC_ClockConfig+0x1b8>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0307 	and.w	r3, r3, #7
 8002a42:	683a      	ldr	r2, [r7, #0]
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d001      	beq.n	8002a4c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e032      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0304 	and.w	r3, r3, #4
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d008      	beq.n	8002a6a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a58:	4b19      	ldr	r3, [pc, #100]	; (8002ac0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	4916      	ldr	r1, [pc, #88]	; (8002ac0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a66:	4313      	orrs	r3, r2
 8002a68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 0308 	and.w	r3, r3, #8
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d009      	beq.n	8002a8a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a76:	4b12      	ldr	r3, [pc, #72]	; (8002ac0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	691b      	ldr	r3, [r3, #16]
 8002a82:	00db      	lsls	r3, r3, #3
 8002a84:	490e      	ldr	r1, [pc, #56]	; (8002ac0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a86:	4313      	orrs	r3, r2
 8002a88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002a8a:	f000 f821 	bl	8002ad0 <HAL_RCC_GetSysClockFreq>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	4b0b      	ldr	r3, [pc, #44]	; (8002ac0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	091b      	lsrs	r3, r3, #4
 8002a96:	f003 030f 	and.w	r3, r3, #15
 8002a9a:	490a      	ldr	r1, [pc, #40]	; (8002ac4 <HAL_RCC_ClockConfig+0x1c0>)
 8002a9c:	5ccb      	ldrb	r3, [r1, r3]
 8002a9e:	fa22 f303 	lsr.w	r3, r2, r3
 8002aa2:	4a09      	ldr	r2, [pc, #36]	; (8002ac8 <HAL_RCC_ClockConfig+0x1c4>)
 8002aa4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002aa6:	4b09      	ldr	r3, [pc, #36]	; (8002acc <HAL_RCC_ClockConfig+0x1c8>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f7fe fd98 	bl	80015e0 <HAL_InitTick>

  return HAL_OK;
 8002ab0:	2300      	movs	r3, #0
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3710      	adds	r7, #16
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	40023c00 	.word	0x40023c00
 8002ac0:	40023800 	.word	0x40023800
 8002ac4:	0800958c 	.word	0x0800958c
 8002ac8:	20000000 	.word	0x20000000
 8002acc:	20000004 	.word	0x20000004

08002ad0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ad0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ad4:	b094      	sub	sp, #80	; 0x50
 8002ad6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	647b      	str	r3, [r7, #68]	; 0x44
 8002adc:	2300      	movs	r3, #0
 8002ade:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ae8:	4b79      	ldr	r3, [pc, #484]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f003 030c 	and.w	r3, r3, #12
 8002af0:	2b08      	cmp	r3, #8
 8002af2:	d00d      	beq.n	8002b10 <HAL_RCC_GetSysClockFreq+0x40>
 8002af4:	2b08      	cmp	r3, #8
 8002af6:	f200 80e1 	bhi.w	8002cbc <HAL_RCC_GetSysClockFreq+0x1ec>
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d002      	beq.n	8002b04 <HAL_RCC_GetSysClockFreq+0x34>
 8002afe:	2b04      	cmp	r3, #4
 8002b00:	d003      	beq.n	8002b0a <HAL_RCC_GetSysClockFreq+0x3a>
 8002b02:	e0db      	b.n	8002cbc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b04:	4b73      	ldr	r3, [pc, #460]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0x204>)
 8002b06:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002b08:	e0db      	b.n	8002cc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b0a:	4b73      	ldr	r3, [pc, #460]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0x208>)
 8002b0c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002b0e:	e0d8      	b.n	8002cc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b10:	4b6f      	ldr	r3, [pc, #444]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b18:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b1a:	4b6d      	ldr	r3, [pc, #436]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d063      	beq.n	8002bee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b26:	4b6a      	ldr	r3, [pc, #424]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	099b      	lsrs	r3, r3, #6
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002b30:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002b32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b38:	633b      	str	r3, [r7, #48]	; 0x30
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	637b      	str	r3, [r7, #52]	; 0x34
 8002b3e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002b42:	4622      	mov	r2, r4
 8002b44:	462b      	mov	r3, r5
 8002b46:	f04f 0000 	mov.w	r0, #0
 8002b4a:	f04f 0100 	mov.w	r1, #0
 8002b4e:	0159      	lsls	r1, r3, #5
 8002b50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b54:	0150      	lsls	r0, r2, #5
 8002b56:	4602      	mov	r2, r0
 8002b58:	460b      	mov	r3, r1
 8002b5a:	4621      	mov	r1, r4
 8002b5c:	1a51      	subs	r1, r2, r1
 8002b5e:	6139      	str	r1, [r7, #16]
 8002b60:	4629      	mov	r1, r5
 8002b62:	eb63 0301 	sbc.w	r3, r3, r1
 8002b66:	617b      	str	r3, [r7, #20]
 8002b68:	f04f 0200 	mov.w	r2, #0
 8002b6c:	f04f 0300 	mov.w	r3, #0
 8002b70:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002b74:	4659      	mov	r1, fp
 8002b76:	018b      	lsls	r3, r1, #6
 8002b78:	4651      	mov	r1, sl
 8002b7a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b7e:	4651      	mov	r1, sl
 8002b80:	018a      	lsls	r2, r1, #6
 8002b82:	4651      	mov	r1, sl
 8002b84:	ebb2 0801 	subs.w	r8, r2, r1
 8002b88:	4659      	mov	r1, fp
 8002b8a:	eb63 0901 	sbc.w	r9, r3, r1
 8002b8e:	f04f 0200 	mov.w	r2, #0
 8002b92:	f04f 0300 	mov.w	r3, #0
 8002b96:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b9a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b9e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ba2:	4690      	mov	r8, r2
 8002ba4:	4699      	mov	r9, r3
 8002ba6:	4623      	mov	r3, r4
 8002ba8:	eb18 0303 	adds.w	r3, r8, r3
 8002bac:	60bb      	str	r3, [r7, #8]
 8002bae:	462b      	mov	r3, r5
 8002bb0:	eb49 0303 	adc.w	r3, r9, r3
 8002bb4:	60fb      	str	r3, [r7, #12]
 8002bb6:	f04f 0200 	mov.w	r2, #0
 8002bba:	f04f 0300 	mov.w	r3, #0
 8002bbe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002bc2:	4629      	mov	r1, r5
 8002bc4:	024b      	lsls	r3, r1, #9
 8002bc6:	4621      	mov	r1, r4
 8002bc8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002bcc:	4621      	mov	r1, r4
 8002bce:	024a      	lsls	r2, r1, #9
 8002bd0:	4610      	mov	r0, r2
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	62bb      	str	r3, [r7, #40]	; 0x28
 8002bda:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002bdc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002be0:	f7fd fb46 	bl	8000270 <__aeabi_uldivmod>
 8002be4:	4602      	mov	r2, r0
 8002be6:	460b      	mov	r3, r1
 8002be8:	4613      	mov	r3, r2
 8002bea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002bec:	e058      	b.n	8002ca0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bee:	4b38      	ldr	r3, [pc, #224]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	099b      	lsrs	r3, r3, #6
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	4611      	mov	r1, r2
 8002bfa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002bfe:	623b      	str	r3, [r7, #32]
 8002c00:	2300      	movs	r3, #0
 8002c02:	627b      	str	r3, [r7, #36]	; 0x24
 8002c04:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002c08:	4642      	mov	r2, r8
 8002c0a:	464b      	mov	r3, r9
 8002c0c:	f04f 0000 	mov.w	r0, #0
 8002c10:	f04f 0100 	mov.w	r1, #0
 8002c14:	0159      	lsls	r1, r3, #5
 8002c16:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c1a:	0150      	lsls	r0, r2, #5
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	460b      	mov	r3, r1
 8002c20:	4641      	mov	r1, r8
 8002c22:	ebb2 0a01 	subs.w	sl, r2, r1
 8002c26:	4649      	mov	r1, r9
 8002c28:	eb63 0b01 	sbc.w	fp, r3, r1
 8002c2c:	f04f 0200 	mov.w	r2, #0
 8002c30:	f04f 0300 	mov.w	r3, #0
 8002c34:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002c38:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002c3c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002c40:	ebb2 040a 	subs.w	r4, r2, sl
 8002c44:	eb63 050b 	sbc.w	r5, r3, fp
 8002c48:	f04f 0200 	mov.w	r2, #0
 8002c4c:	f04f 0300 	mov.w	r3, #0
 8002c50:	00eb      	lsls	r3, r5, #3
 8002c52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c56:	00e2      	lsls	r2, r4, #3
 8002c58:	4614      	mov	r4, r2
 8002c5a:	461d      	mov	r5, r3
 8002c5c:	4643      	mov	r3, r8
 8002c5e:	18e3      	adds	r3, r4, r3
 8002c60:	603b      	str	r3, [r7, #0]
 8002c62:	464b      	mov	r3, r9
 8002c64:	eb45 0303 	adc.w	r3, r5, r3
 8002c68:	607b      	str	r3, [r7, #4]
 8002c6a:	f04f 0200 	mov.w	r2, #0
 8002c6e:	f04f 0300 	mov.w	r3, #0
 8002c72:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c76:	4629      	mov	r1, r5
 8002c78:	028b      	lsls	r3, r1, #10
 8002c7a:	4621      	mov	r1, r4
 8002c7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c80:	4621      	mov	r1, r4
 8002c82:	028a      	lsls	r2, r1, #10
 8002c84:	4610      	mov	r0, r2
 8002c86:	4619      	mov	r1, r3
 8002c88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	61bb      	str	r3, [r7, #24]
 8002c8e:	61fa      	str	r2, [r7, #28]
 8002c90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c94:	f7fd faec 	bl	8000270 <__aeabi_uldivmod>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	460b      	mov	r3, r1
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002ca0:	4b0b      	ldr	r3, [pc, #44]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	0c1b      	lsrs	r3, r3, #16
 8002ca6:	f003 0303 	and.w	r3, r3, #3
 8002caa:	3301      	adds	r3, #1
 8002cac:	005b      	lsls	r3, r3, #1
 8002cae:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002cb0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002cb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cb8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002cba:	e002      	b.n	8002cc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002cbc:	4b05      	ldr	r3, [pc, #20]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0x204>)
 8002cbe:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002cc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002cc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	3750      	adds	r7, #80	; 0x50
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002cce:	bf00      	nop
 8002cd0:	40023800 	.word	0x40023800
 8002cd4:	00f42400 	.word	0x00f42400
 8002cd8:	007a1200 	.word	0x007a1200

08002cdc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ce0:	4b03      	ldr	r3, [pc, #12]	; (8002cf0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	20000000 	.word	0x20000000

08002cf4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002cf8:	f7ff fff0 	bl	8002cdc <HAL_RCC_GetHCLKFreq>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	4b05      	ldr	r3, [pc, #20]	; (8002d14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	0a9b      	lsrs	r3, r3, #10
 8002d04:	f003 0307 	and.w	r3, r3, #7
 8002d08:	4903      	ldr	r1, [pc, #12]	; (8002d18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d0a:	5ccb      	ldrb	r3, [r1, r3]
 8002d0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	40023800 	.word	0x40023800
 8002d18:	0800959c 	.word	0x0800959c

08002d1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002d20:	f7ff ffdc 	bl	8002cdc <HAL_RCC_GetHCLKFreq>
 8002d24:	4602      	mov	r2, r0
 8002d26:	4b05      	ldr	r3, [pc, #20]	; (8002d3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	0b5b      	lsrs	r3, r3, #13
 8002d2c:	f003 0307 	and.w	r3, r3, #7
 8002d30:	4903      	ldr	r1, [pc, #12]	; (8002d40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d32:	5ccb      	ldrb	r3, [r1, r3]
 8002d34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	40023800 	.word	0x40023800
 8002d40:	0800959c 	.word	0x0800959c

08002d44 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d101      	bne.n	8002d56 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e07b      	b.n	8002e4e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d108      	bne.n	8002d70 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002d66:	d009      	beq.n	8002d7c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	61da      	str	r2, [r3, #28]
 8002d6e:	e005      	b.n	8002d7c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2200      	movs	r2, #0
 8002d74:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d106      	bne.n	8002d9c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f7fd ff1e 	bl	8000bd8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2202      	movs	r2, #2
 8002da0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002db2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002dc4:	431a      	orrs	r2, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	68db      	ldr	r3, [r3, #12]
 8002dca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002dce:	431a      	orrs	r2, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	691b      	ldr	r3, [r3, #16]
 8002dd4:	f003 0302 	and.w	r3, r3, #2
 8002dd8:	431a      	orrs	r2, r3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	695b      	ldr	r3, [r3, #20]
 8002dde:	f003 0301 	and.w	r3, r3, #1
 8002de2:	431a      	orrs	r2, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	699b      	ldr	r3, [r3, #24]
 8002de8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002dec:	431a      	orrs	r2, r3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	69db      	ldr	r3, [r3, #28]
 8002df2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002df6:	431a      	orrs	r2, r3
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6a1b      	ldr	r3, [r3, #32]
 8002dfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e00:	ea42 0103 	orr.w	r1, r2, r3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e08:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	430a      	orrs	r2, r1
 8002e12:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	0c1b      	lsrs	r3, r3, #16
 8002e1a:	f003 0104 	and.w	r1, r3, #4
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e22:	f003 0210 	and.w	r2, r3, #16
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	69da      	ldr	r2, [r3, #28]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e3c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2200      	movs	r2, #0
 8002e42:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2201      	movs	r2, #1
 8002e48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002e4c:	2300      	movs	r3, #0
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	3708      	adds	r7, #8
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}

08002e56 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002e56:	b580      	push	{r7, lr}
 8002e58:	b08c      	sub	sp, #48	; 0x30
 8002e5a:	af00      	add	r7, sp, #0
 8002e5c:	60f8      	str	r0, [r7, #12]
 8002e5e:	60b9      	str	r1, [r7, #8]
 8002e60:	607a      	str	r2, [r7, #4]
 8002e62:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002e64:	2301      	movs	r3, #1
 8002e66:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d101      	bne.n	8002e7c <HAL_SPI_TransmitReceive+0x26>
 8002e78:	2302      	movs	r3, #2
 8002e7a:	e18a      	b.n	8003192 <HAL_SPI_TransmitReceive+0x33c>
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e84:	f7fe fbf0 	bl	8001668 <HAL_GetTick>
 8002e88:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002e90:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002e9a:	887b      	ldrh	r3, [r7, #2]
 8002e9c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002e9e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d00f      	beq.n	8002ec6 <HAL_SPI_TransmitReceive+0x70>
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002eac:	d107      	bne.n	8002ebe <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d103      	bne.n	8002ebe <HAL_SPI_TransmitReceive+0x68>
 8002eb6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002eba:	2b04      	cmp	r3, #4
 8002ebc:	d003      	beq.n	8002ec6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002ebe:	2302      	movs	r3, #2
 8002ec0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002ec4:	e15b      	b.n	800317e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d005      	beq.n	8002ed8 <HAL_SPI_TransmitReceive+0x82>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d002      	beq.n	8002ed8 <HAL_SPI_TransmitReceive+0x82>
 8002ed2:	887b      	ldrh	r3, [r7, #2]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d103      	bne.n	8002ee0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002ede:	e14e      	b.n	800317e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	2b04      	cmp	r3, #4
 8002eea:	d003      	beq.n	8002ef4 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2205      	movs	r2, #5
 8002ef0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	687a      	ldr	r2, [r7, #4]
 8002efe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	887a      	ldrh	r2, [r7, #2]
 8002f04:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	887a      	ldrh	r2, [r7, #2]
 8002f0a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	68ba      	ldr	r2, [r7, #8]
 8002f10:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	887a      	ldrh	r2, [r7, #2]
 8002f16:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	887a      	ldrh	r2, [r7, #2]
 8002f1c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2200      	movs	r2, #0
 8002f22:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	2200      	movs	r2, #0
 8002f28:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f34:	2b40      	cmp	r3, #64	; 0x40
 8002f36:	d007      	beq.n	8002f48 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f46:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f50:	d178      	bne.n	8003044 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d002      	beq.n	8002f60 <HAL_SPI_TransmitReceive+0x10a>
 8002f5a:	8b7b      	ldrh	r3, [r7, #26]
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d166      	bne.n	800302e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f64:	881a      	ldrh	r2, [r3, #0]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f70:	1c9a      	adds	r2, r3, #2
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	3b01      	subs	r3, #1
 8002f7e:	b29a      	uxth	r2, r3
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f84:	e053      	b.n	800302e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	f003 0302 	and.w	r3, r3, #2
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d11b      	bne.n	8002fcc <HAL_SPI_TransmitReceive+0x176>
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d016      	beq.n	8002fcc <HAL_SPI_TransmitReceive+0x176>
 8002f9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d113      	bne.n	8002fcc <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa8:	881a      	ldrh	r2, [r3, #0]
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb4:	1c9a      	adds	r2, r3, #2
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fbe:	b29b      	uxth	r3, r3
 8002fc0:	3b01      	subs	r3, #1
 8002fc2:	b29a      	uxth	r2, r3
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	f003 0301 	and.w	r3, r3, #1
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d119      	bne.n	800300e <HAL_SPI_TransmitReceive+0x1b8>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fde:	b29b      	uxth	r3, r3
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d014      	beq.n	800300e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	68da      	ldr	r2, [r3, #12]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fee:	b292      	uxth	r2, r2
 8002ff0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ff6:	1c9a      	adds	r2, r3, #2
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003000:	b29b      	uxth	r3, r3
 8003002:	3b01      	subs	r3, #1
 8003004:	b29a      	uxth	r2, r3
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800300a:	2301      	movs	r3, #1
 800300c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800300e:	f7fe fb2b 	bl	8001668 <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800301a:	429a      	cmp	r2, r3
 800301c:	d807      	bhi.n	800302e <HAL_SPI_TransmitReceive+0x1d8>
 800301e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003024:	d003      	beq.n	800302e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003026:	2303      	movs	r3, #3
 8003028:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800302c:	e0a7      	b.n	800317e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003032:	b29b      	uxth	r3, r3
 8003034:	2b00      	cmp	r3, #0
 8003036:	d1a6      	bne.n	8002f86 <HAL_SPI_TransmitReceive+0x130>
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800303c:	b29b      	uxth	r3, r3
 800303e:	2b00      	cmp	r3, #0
 8003040:	d1a1      	bne.n	8002f86 <HAL_SPI_TransmitReceive+0x130>
 8003042:	e07c      	b.n	800313e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d002      	beq.n	8003052 <HAL_SPI_TransmitReceive+0x1fc>
 800304c:	8b7b      	ldrh	r3, [r7, #26]
 800304e:	2b01      	cmp	r3, #1
 8003050:	d16b      	bne.n	800312a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	330c      	adds	r3, #12
 800305c:	7812      	ldrb	r2, [r2, #0]
 800305e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003064:	1c5a      	adds	r2, r3, #1
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800306e:	b29b      	uxth	r3, r3
 8003070:	3b01      	subs	r3, #1
 8003072:	b29a      	uxth	r2, r3
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003078:	e057      	b.n	800312a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	f003 0302 	and.w	r3, r3, #2
 8003084:	2b02      	cmp	r3, #2
 8003086:	d11c      	bne.n	80030c2 <HAL_SPI_TransmitReceive+0x26c>
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800308c:	b29b      	uxth	r3, r3
 800308e:	2b00      	cmp	r3, #0
 8003090:	d017      	beq.n	80030c2 <HAL_SPI_TransmitReceive+0x26c>
 8003092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003094:	2b01      	cmp	r3, #1
 8003096:	d114      	bne.n	80030c2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	330c      	adds	r3, #12
 80030a2:	7812      	ldrb	r2, [r2, #0]
 80030a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030aa:	1c5a      	adds	r2, r3, #1
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80030b4:	b29b      	uxth	r3, r3
 80030b6:	3b01      	subs	r3, #1
 80030b8:	b29a      	uxth	r2, r3
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80030be:	2300      	movs	r3, #0
 80030c0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	f003 0301 	and.w	r3, r3, #1
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d119      	bne.n	8003104 <HAL_SPI_TransmitReceive+0x2ae>
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030d4:	b29b      	uxth	r3, r3
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d014      	beq.n	8003104 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	68da      	ldr	r2, [r3, #12]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030e4:	b2d2      	uxtb	r2, r2
 80030e6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ec:	1c5a      	adds	r2, r3, #1
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	3b01      	subs	r3, #1
 80030fa:	b29a      	uxth	r2, r3
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003100:	2301      	movs	r3, #1
 8003102:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003104:	f7fe fab0 	bl	8001668 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003110:	429a      	cmp	r2, r3
 8003112:	d803      	bhi.n	800311c <HAL_SPI_TransmitReceive+0x2c6>
 8003114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003116:	f1b3 3fff 	cmp.w	r3, #4294967295
 800311a:	d102      	bne.n	8003122 <HAL_SPI_TransmitReceive+0x2cc>
 800311c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800311e:	2b00      	cmp	r3, #0
 8003120:	d103      	bne.n	800312a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003122:	2303      	movs	r3, #3
 8003124:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003128:	e029      	b.n	800317e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800312e:	b29b      	uxth	r3, r3
 8003130:	2b00      	cmp	r3, #0
 8003132:	d1a2      	bne.n	800307a <HAL_SPI_TransmitReceive+0x224>
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003138:	b29b      	uxth	r3, r3
 800313a:	2b00      	cmp	r3, #0
 800313c:	d19d      	bne.n	800307a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800313e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003140:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003142:	68f8      	ldr	r0, [r7, #12]
 8003144:	f000 f8b2 	bl	80032ac <SPI_EndRxTxTransaction>
 8003148:	4603      	mov	r3, r0
 800314a:	2b00      	cmp	r3, #0
 800314c:	d006      	beq.n	800315c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2220      	movs	r2, #32
 8003158:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800315a:	e010      	b.n	800317e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d10b      	bne.n	800317c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003164:	2300      	movs	r3, #0
 8003166:	617b      	str	r3, [r7, #20]
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	68db      	ldr	r3, [r3, #12]
 800316e:	617b      	str	r3, [r7, #20]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	617b      	str	r3, [r7, #20]
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	e000      	b.n	800317e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800317c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2201      	movs	r2, #1
 8003182:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2200      	movs	r2, #0
 800318a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800318e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003192:	4618      	mov	r0, r3
 8003194:	3730      	adds	r7, #48	; 0x30
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
	...

0800319c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b088      	sub	sp, #32
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	60f8      	str	r0, [r7, #12]
 80031a4:	60b9      	str	r1, [r7, #8]
 80031a6:	603b      	str	r3, [r7, #0]
 80031a8:	4613      	mov	r3, r2
 80031aa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80031ac:	f7fe fa5c 	bl	8001668 <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031b4:	1a9b      	subs	r3, r3, r2
 80031b6:	683a      	ldr	r2, [r7, #0]
 80031b8:	4413      	add	r3, r2
 80031ba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80031bc:	f7fe fa54 	bl	8001668 <HAL_GetTick>
 80031c0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80031c2:	4b39      	ldr	r3, [pc, #228]	; (80032a8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	015b      	lsls	r3, r3, #5
 80031c8:	0d1b      	lsrs	r3, r3, #20
 80031ca:	69fa      	ldr	r2, [r7, #28]
 80031cc:	fb02 f303 	mul.w	r3, r2, r3
 80031d0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80031d2:	e054      	b.n	800327e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031da:	d050      	beq.n	800327e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80031dc:	f7fe fa44 	bl	8001668 <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	69bb      	ldr	r3, [r7, #24]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	69fa      	ldr	r2, [r7, #28]
 80031e8:	429a      	cmp	r2, r3
 80031ea:	d902      	bls.n	80031f2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80031ec:	69fb      	ldr	r3, [r7, #28]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d13d      	bne.n	800326e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	685a      	ldr	r2, [r3, #4]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003200:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800320a:	d111      	bne.n	8003230 <SPI_WaitFlagStateUntilTimeout+0x94>
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003214:	d004      	beq.n	8003220 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800321e:	d107      	bne.n	8003230 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800322e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003234:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003238:	d10f      	bne.n	800325a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003248:	601a      	str	r2, [r3, #0]
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003258:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	2201      	movs	r2, #1
 800325e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2200      	movs	r2, #0
 8003266:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e017      	b.n	800329e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d101      	bne.n	8003278 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003274:	2300      	movs	r3, #0
 8003276:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	3b01      	subs	r3, #1
 800327c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	689a      	ldr	r2, [r3, #8]
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	4013      	ands	r3, r2
 8003288:	68ba      	ldr	r2, [r7, #8]
 800328a:	429a      	cmp	r2, r3
 800328c:	bf0c      	ite	eq
 800328e:	2301      	moveq	r3, #1
 8003290:	2300      	movne	r3, #0
 8003292:	b2db      	uxtb	r3, r3
 8003294:	461a      	mov	r2, r3
 8003296:	79fb      	ldrb	r3, [r7, #7]
 8003298:	429a      	cmp	r2, r3
 800329a:	d19b      	bne.n	80031d4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800329c:	2300      	movs	r3, #0
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3720      	adds	r7, #32
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	bf00      	nop
 80032a8:	20000000 	.word	0x20000000

080032ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b088      	sub	sp, #32
 80032b0:	af02      	add	r7, sp, #8
 80032b2:	60f8      	str	r0, [r7, #12]
 80032b4:	60b9      	str	r1, [r7, #8]
 80032b6:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80032b8:	4b1b      	ldr	r3, [pc, #108]	; (8003328 <SPI_EndRxTxTransaction+0x7c>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a1b      	ldr	r2, [pc, #108]	; (800332c <SPI_EndRxTxTransaction+0x80>)
 80032be:	fba2 2303 	umull	r2, r3, r2, r3
 80032c2:	0d5b      	lsrs	r3, r3, #21
 80032c4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80032c8:	fb02 f303 	mul.w	r3, r2, r3
 80032cc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80032d6:	d112      	bne.n	80032fe <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	9300      	str	r3, [sp, #0]
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	2200      	movs	r2, #0
 80032e0:	2180      	movs	r1, #128	; 0x80
 80032e2:	68f8      	ldr	r0, [r7, #12]
 80032e4:	f7ff ff5a 	bl	800319c <SPI_WaitFlagStateUntilTimeout>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d016      	beq.n	800331c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032f2:	f043 0220 	orr.w	r2, r3, #32
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e00f      	b.n	800331e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d00a      	beq.n	800331a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	3b01      	subs	r3, #1
 8003308:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003314:	2b80      	cmp	r3, #128	; 0x80
 8003316:	d0f2      	beq.n	80032fe <SPI_EndRxTxTransaction+0x52>
 8003318:	e000      	b.n	800331c <SPI_EndRxTxTransaction+0x70>
        break;
 800331a:	bf00      	nop
  }

  return HAL_OK;
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	3718      	adds	r7, #24
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	20000000 	.word	0x20000000
 800332c:	165e9f81 	.word	0x165e9f81

08003330 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b082      	sub	sp, #8
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d101      	bne.n	8003342 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e041      	b.n	80033c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003348:	b2db      	uxtb	r3, r3
 800334a:	2b00      	cmp	r3, #0
 800334c:	d106      	bne.n	800335c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2200      	movs	r2, #0
 8003352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f7fd ff2e 	bl	80011b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2202      	movs	r2, #2
 8003360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	3304      	adds	r3, #4
 800336c:	4619      	mov	r1, r3
 800336e:	4610      	mov	r0, r2
 8003370:	f000 fd88 	bl	8003e84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2201      	movs	r2, #1
 8003378:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3708      	adds	r7, #8
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
	...

080033d0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b085      	sub	sp, #20
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d001      	beq.n	80033e8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e046      	b.n	8003476 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2202      	movs	r2, #2
 80033ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a23      	ldr	r2, [pc, #140]	; (8003484 <HAL_TIM_Base_Start+0xb4>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d022      	beq.n	8003440 <HAL_TIM_Base_Start+0x70>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003402:	d01d      	beq.n	8003440 <HAL_TIM_Base_Start+0x70>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a1f      	ldr	r2, [pc, #124]	; (8003488 <HAL_TIM_Base_Start+0xb8>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d018      	beq.n	8003440 <HAL_TIM_Base_Start+0x70>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a1e      	ldr	r2, [pc, #120]	; (800348c <HAL_TIM_Base_Start+0xbc>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d013      	beq.n	8003440 <HAL_TIM_Base_Start+0x70>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a1c      	ldr	r2, [pc, #112]	; (8003490 <HAL_TIM_Base_Start+0xc0>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d00e      	beq.n	8003440 <HAL_TIM_Base_Start+0x70>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a1b      	ldr	r2, [pc, #108]	; (8003494 <HAL_TIM_Base_Start+0xc4>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d009      	beq.n	8003440 <HAL_TIM_Base_Start+0x70>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a19      	ldr	r2, [pc, #100]	; (8003498 <HAL_TIM_Base_Start+0xc8>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d004      	beq.n	8003440 <HAL_TIM_Base_Start+0x70>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a18      	ldr	r2, [pc, #96]	; (800349c <HAL_TIM_Base_Start+0xcc>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d111      	bne.n	8003464 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	f003 0307 	and.w	r3, r3, #7
 800344a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2b06      	cmp	r3, #6
 8003450:	d010      	beq.n	8003474 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f042 0201 	orr.w	r2, r2, #1
 8003460:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003462:	e007      	b.n	8003474 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f042 0201 	orr.w	r2, r2, #1
 8003472:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003474:	2300      	movs	r3, #0
}
 8003476:	4618      	mov	r0, r3
 8003478:	3714      	adds	r7, #20
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop
 8003484:	40010000 	.word	0x40010000
 8003488:	40000400 	.word	0x40000400
 800348c:	40000800 	.word	0x40000800
 8003490:	40000c00 	.word	0x40000c00
 8003494:	40010400 	.word	0x40010400
 8003498:	40014000 	.word	0x40014000
 800349c:	40001800 	.word	0x40001800

080034a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b082      	sub	sp, #8
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d101      	bne.n	80034b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e041      	b.n	8003536 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d106      	bne.n	80034cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2200      	movs	r2, #0
 80034c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f7fd fec8 	bl	800125c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2202      	movs	r2, #2
 80034d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	3304      	adds	r3, #4
 80034dc:	4619      	mov	r1, r3
 80034de:	4610      	mov	r0, r2
 80034e0:	f000 fcd0 	bl	8003e84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2201      	movs	r2, #1
 80034e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2201      	movs	r2, #1
 80034f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2201      	movs	r2, #1
 80034f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2201      	movs	r2, #1
 8003500:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2201      	movs	r2, #1
 8003508:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2201      	movs	r2, #1
 8003510:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2201      	movs	r2, #1
 8003518:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2201      	movs	r2, #1
 8003528:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2201      	movs	r2, #1
 8003530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003534:	2300      	movs	r3, #0
}
 8003536:	4618      	mov	r0, r3
 8003538:	3708      	adds	r7, #8
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
	...

08003540 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d109      	bne.n	8003564 <HAL_TIM_PWM_Start+0x24>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003556:	b2db      	uxtb	r3, r3
 8003558:	2b01      	cmp	r3, #1
 800355a:	bf14      	ite	ne
 800355c:	2301      	movne	r3, #1
 800355e:	2300      	moveq	r3, #0
 8003560:	b2db      	uxtb	r3, r3
 8003562:	e022      	b.n	80035aa <HAL_TIM_PWM_Start+0x6a>
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	2b04      	cmp	r3, #4
 8003568:	d109      	bne.n	800357e <HAL_TIM_PWM_Start+0x3e>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003570:	b2db      	uxtb	r3, r3
 8003572:	2b01      	cmp	r3, #1
 8003574:	bf14      	ite	ne
 8003576:	2301      	movne	r3, #1
 8003578:	2300      	moveq	r3, #0
 800357a:	b2db      	uxtb	r3, r3
 800357c:	e015      	b.n	80035aa <HAL_TIM_PWM_Start+0x6a>
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	2b08      	cmp	r3, #8
 8003582:	d109      	bne.n	8003598 <HAL_TIM_PWM_Start+0x58>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800358a:	b2db      	uxtb	r3, r3
 800358c:	2b01      	cmp	r3, #1
 800358e:	bf14      	ite	ne
 8003590:	2301      	movne	r3, #1
 8003592:	2300      	moveq	r3, #0
 8003594:	b2db      	uxtb	r3, r3
 8003596:	e008      	b.n	80035aa <HAL_TIM_PWM_Start+0x6a>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	bf14      	ite	ne
 80035a4:	2301      	movne	r3, #1
 80035a6:	2300      	moveq	r3, #0
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d001      	beq.n	80035b2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e07c      	b.n	80036ac <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d104      	bne.n	80035c2 <HAL_TIM_PWM_Start+0x82>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2202      	movs	r2, #2
 80035bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80035c0:	e013      	b.n	80035ea <HAL_TIM_PWM_Start+0xaa>
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	2b04      	cmp	r3, #4
 80035c6:	d104      	bne.n	80035d2 <HAL_TIM_PWM_Start+0x92>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2202      	movs	r2, #2
 80035cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80035d0:	e00b      	b.n	80035ea <HAL_TIM_PWM_Start+0xaa>
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	2b08      	cmp	r3, #8
 80035d6:	d104      	bne.n	80035e2 <HAL_TIM_PWM_Start+0xa2>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2202      	movs	r2, #2
 80035dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80035e0:	e003      	b.n	80035ea <HAL_TIM_PWM_Start+0xaa>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2202      	movs	r2, #2
 80035e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2201      	movs	r2, #1
 80035f0:	6839      	ldr	r1, [r7, #0]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f000 ff30 	bl	8004458 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a2d      	ldr	r2, [pc, #180]	; (80036b4 <HAL_TIM_PWM_Start+0x174>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d004      	beq.n	800360c <HAL_TIM_PWM_Start+0xcc>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a2c      	ldr	r2, [pc, #176]	; (80036b8 <HAL_TIM_PWM_Start+0x178>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d101      	bne.n	8003610 <HAL_TIM_PWM_Start+0xd0>
 800360c:	2301      	movs	r3, #1
 800360e:	e000      	b.n	8003612 <HAL_TIM_PWM_Start+0xd2>
 8003610:	2300      	movs	r3, #0
 8003612:	2b00      	cmp	r3, #0
 8003614:	d007      	beq.n	8003626 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003624:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a22      	ldr	r2, [pc, #136]	; (80036b4 <HAL_TIM_PWM_Start+0x174>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d022      	beq.n	8003676 <HAL_TIM_PWM_Start+0x136>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003638:	d01d      	beq.n	8003676 <HAL_TIM_PWM_Start+0x136>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a1f      	ldr	r2, [pc, #124]	; (80036bc <HAL_TIM_PWM_Start+0x17c>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d018      	beq.n	8003676 <HAL_TIM_PWM_Start+0x136>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a1d      	ldr	r2, [pc, #116]	; (80036c0 <HAL_TIM_PWM_Start+0x180>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d013      	beq.n	8003676 <HAL_TIM_PWM_Start+0x136>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a1c      	ldr	r2, [pc, #112]	; (80036c4 <HAL_TIM_PWM_Start+0x184>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d00e      	beq.n	8003676 <HAL_TIM_PWM_Start+0x136>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a16      	ldr	r2, [pc, #88]	; (80036b8 <HAL_TIM_PWM_Start+0x178>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d009      	beq.n	8003676 <HAL_TIM_PWM_Start+0x136>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a18      	ldr	r2, [pc, #96]	; (80036c8 <HAL_TIM_PWM_Start+0x188>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d004      	beq.n	8003676 <HAL_TIM_PWM_Start+0x136>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a16      	ldr	r2, [pc, #88]	; (80036cc <HAL_TIM_PWM_Start+0x18c>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d111      	bne.n	800369a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	f003 0307 	and.w	r3, r3, #7
 8003680:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2b06      	cmp	r3, #6
 8003686:	d010      	beq.n	80036aa <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f042 0201 	orr.w	r2, r2, #1
 8003696:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003698:	e007      	b.n	80036aa <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f042 0201 	orr.w	r2, r2, #1
 80036a8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80036aa:	2300      	movs	r3, #0
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3710      	adds	r7, #16
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	40010000 	.word	0x40010000
 80036b8:	40010400 	.word	0x40010400
 80036bc:	40000400 	.word	0x40000400
 80036c0:	40000800 	.word	0x40000800
 80036c4:	40000c00 	.word	0x40000c00
 80036c8:	40014000 	.word	0x40014000
 80036cc:	40001800 	.word	0x40001800

080036d0 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b084      	sub	sp, #16
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036da:	2300      	movs	r3, #0
 80036dc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d109      	bne.n	80036f8 <HAL_TIM_PWM_Start_IT+0x28>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	bf14      	ite	ne
 80036f0:	2301      	movne	r3, #1
 80036f2:	2300      	moveq	r3, #0
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	e022      	b.n	800373e <HAL_TIM_PWM_Start_IT+0x6e>
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	2b04      	cmp	r3, #4
 80036fc:	d109      	bne.n	8003712 <HAL_TIM_PWM_Start_IT+0x42>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003704:	b2db      	uxtb	r3, r3
 8003706:	2b01      	cmp	r3, #1
 8003708:	bf14      	ite	ne
 800370a:	2301      	movne	r3, #1
 800370c:	2300      	moveq	r3, #0
 800370e:	b2db      	uxtb	r3, r3
 8003710:	e015      	b.n	800373e <HAL_TIM_PWM_Start_IT+0x6e>
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	2b08      	cmp	r3, #8
 8003716:	d109      	bne.n	800372c <HAL_TIM_PWM_Start_IT+0x5c>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800371e:	b2db      	uxtb	r3, r3
 8003720:	2b01      	cmp	r3, #1
 8003722:	bf14      	ite	ne
 8003724:	2301      	movne	r3, #1
 8003726:	2300      	moveq	r3, #0
 8003728:	b2db      	uxtb	r3, r3
 800372a:	e008      	b.n	800373e <HAL_TIM_PWM_Start_IT+0x6e>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003732:	b2db      	uxtb	r3, r3
 8003734:	2b01      	cmp	r3, #1
 8003736:	bf14      	ite	ne
 8003738:	2301      	movne	r3, #1
 800373a:	2300      	moveq	r3, #0
 800373c:	b2db      	uxtb	r3, r3
 800373e:	2b00      	cmp	r3, #0
 8003740:	d001      	beq.n	8003746 <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e0c7      	b.n	80038d6 <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d104      	bne.n	8003756 <HAL_TIM_PWM_Start_IT+0x86>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2202      	movs	r2, #2
 8003750:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003754:	e013      	b.n	800377e <HAL_TIM_PWM_Start_IT+0xae>
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	2b04      	cmp	r3, #4
 800375a:	d104      	bne.n	8003766 <HAL_TIM_PWM_Start_IT+0x96>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2202      	movs	r2, #2
 8003760:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003764:	e00b      	b.n	800377e <HAL_TIM_PWM_Start_IT+0xae>
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	2b08      	cmp	r3, #8
 800376a:	d104      	bne.n	8003776 <HAL_TIM_PWM_Start_IT+0xa6>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2202      	movs	r2, #2
 8003770:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003774:	e003      	b.n	800377e <HAL_TIM_PWM_Start_IT+0xae>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2202      	movs	r2, #2
 800377a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	2b0c      	cmp	r3, #12
 8003782:	d841      	bhi.n	8003808 <HAL_TIM_PWM_Start_IT+0x138>
 8003784:	a201      	add	r2, pc, #4	; (adr r2, 800378c <HAL_TIM_PWM_Start_IT+0xbc>)
 8003786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800378a:	bf00      	nop
 800378c:	080037c1 	.word	0x080037c1
 8003790:	08003809 	.word	0x08003809
 8003794:	08003809 	.word	0x08003809
 8003798:	08003809 	.word	0x08003809
 800379c:	080037d3 	.word	0x080037d3
 80037a0:	08003809 	.word	0x08003809
 80037a4:	08003809 	.word	0x08003809
 80037a8:	08003809 	.word	0x08003809
 80037ac:	080037e5 	.word	0x080037e5
 80037b0:	08003809 	.word	0x08003809
 80037b4:	08003809 	.word	0x08003809
 80037b8:	08003809 	.word	0x08003809
 80037bc:	080037f7 	.word	0x080037f7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68da      	ldr	r2, [r3, #12]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f042 0202 	orr.w	r2, r2, #2
 80037ce:	60da      	str	r2, [r3, #12]
      break;
 80037d0:	e01d      	b.n	800380e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	68da      	ldr	r2, [r3, #12]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f042 0204 	orr.w	r2, r2, #4
 80037e0:	60da      	str	r2, [r3, #12]
      break;
 80037e2:	e014      	b.n	800380e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	68da      	ldr	r2, [r3, #12]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f042 0208 	orr.w	r2, r2, #8
 80037f2:	60da      	str	r2, [r3, #12]
      break;
 80037f4:	e00b      	b.n	800380e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	68da      	ldr	r2, [r3, #12]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f042 0210 	orr.w	r2, r2, #16
 8003804:	60da      	str	r2, [r3, #12]
      break;
 8003806:	e002      	b.n	800380e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	73fb      	strb	r3, [r7, #15]
      break;
 800380c:	bf00      	nop
  }

  if (status == HAL_OK)
 800380e:	7bfb      	ldrb	r3, [r7, #15]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d15f      	bne.n	80038d4 <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	2201      	movs	r2, #1
 800381a:	6839      	ldr	r1, [r7, #0]
 800381c:	4618      	mov	r0, r3
 800381e:	f000 fe1b 	bl	8004458 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a2e      	ldr	r2, [pc, #184]	; (80038e0 <HAL_TIM_PWM_Start_IT+0x210>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d004      	beq.n	8003836 <HAL_TIM_PWM_Start_IT+0x166>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a2c      	ldr	r2, [pc, #176]	; (80038e4 <HAL_TIM_PWM_Start_IT+0x214>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d101      	bne.n	800383a <HAL_TIM_PWM_Start_IT+0x16a>
 8003836:	2301      	movs	r3, #1
 8003838:	e000      	b.n	800383c <HAL_TIM_PWM_Start_IT+0x16c>
 800383a:	2300      	movs	r3, #0
 800383c:	2b00      	cmp	r3, #0
 800383e:	d007      	beq.n	8003850 <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800384e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a22      	ldr	r2, [pc, #136]	; (80038e0 <HAL_TIM_PWM_Start_IT+0x210>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d022      	beq.n	80038a0 <HAL_TIM_PWM_Start_IT+0x1d0>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003862:	d01d      	beq.n	80038a0 <HAL_TIM_PWM_Start_IT+0x1d0>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a1f      	ldr	r2, [pc, #124]	; (80038e8 <HAL_TIM_PWM_Start_IT+0x218>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d018      	beq.n	80038a0 <HAL_TIM_PWM_Start_IT+0x1d0>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a1e      	ldr	r2, [pc, #120]	; (80038ec <HAL_TIM_PWM_Start_IT+0x21c>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d013      	beq.n	80038a0 <HAL_TIM_PWM_Start_IT+0x1d0>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a1c      	ldr	r2, [pc, #112]	; (80038f0 <HAL_TIM_PWM_Start_IT+0x220>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d00e      	beq.n	80038a0 <HAL_TIM_PWM_Start_IT+0x1d0>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a17      	ldr	r2, [pc, #92]	; (80038e4 <HAL_TIM_PWM_Start_IT+0x214>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d009      	beq.n	80038a0 <HAL_TIM_PWM_Start_IT+0x1d0>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a18      	ldr	r2, [pc, #96]	; (80038f4 <HAL_TIM_PWM_Start_IT+0x224>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d004      	beq.n	80038a0 <HAL_TIM_PWM_Start_IT+0x1d0>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a17      	ldr	r2, [pc, #92]	; (80038f8 <HAL_TIM_PWM_Start_IT+0x228>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d111      	bne.n	80038c4 <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	f003 0307 	and.w	r3, r3, #7
 80038aa:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	2b06      	cmp	r3, #6
 80038b0:	d010      	beq.n	80038d4 <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f042 0201 	orr.w	r2, r2, #1
 80038c0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038c2:	e007      	b.n	80038d4 <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f042 0201 	orr.w	r2, r2, #1
 80038d2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80038d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3710      	adds	r7, #16
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}
 80038de:	bf00      	nop
 80038e0:	40010000 	.word	0x40010000
 80038e4:	40010400 	.word	0x40010400
 80038e8:	40000400 	.word	0x40000400
 80038ec:	40000800 	.word	0x40000800
 80038f0:	40000c00 	.word	0x40000c00
 80038f4:	40014000 	.word	0x40014000
 80038f8:	40001800 	.word	0x40001800

080038fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	691b      	ldr	r3, [r3, #16]
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b02      	cmp	r3, #2
 8003910:	d122      	bne.n	8003958 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	68db      	ldr	r3, [r3, #12]
 8003918:	f003 0302 	and.w	r3, r3, #2
 800391c:	2b02      	cmp	r3, #2
 800391e:	d11b      	bne.n	8003958 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f06f 0202 	mvn.w	r2, #2
 8003928:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2201      	movs	r2, #1
 800392e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	699b      	ldr	r3, [r3, #24]
 8003936:	f003 0303 	and.w	r3, r3, #3
 800393a:	2b00      	cmp	r3, #0
 800393c:	d003      	beq.n	8003946 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f000 fa81 	bl	8003e46 <HAL_TIM_IC_CaptureCallback>
 8003944:	e005      	b.n	8003952 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f000 fa73 	bl	8003e32 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f000 fa84 	bl	8003e5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2200      	movs	r2, #0
 8003956:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	691b      	ldr	r3, [r3, #16]
 800395e:	f003 0304 	and.w	r3, r3, #4
 8003962:	2b04      	cmp	r3, #4
 8003964:	d122      	bne.n	80039ac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	f003 0304 	and.w	r3, r3, #4
 8003970:	2b04      	cmp	r3, #4
 8003972:	d11b      	bne.n	80039ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f06f 0204 	mvn.w	r2, #4
 800397c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2202      	movs	r2, #2
 8003982:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	699b      	ldr	r3, [r3, #24]
 800398a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800398e:	2b00      	cmp	r3, #0
 8003990:	d003      	beq.n	800399a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	f000 fa57 	bl	8003e46 <HAL_TIM_IC_CaptureCallback>
 8003998:	e005      	b.n	80039a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f000 fa49 	bl	8003e32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	f000 fa5a 	bl	8003e5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2200      	movs	r2, #0
 80039aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	691b      	ldr	r3, [r3, #16]
 80039b2:	f003 0308 	and.w	r3, r3, #8
 80039b6:	2b08      	cmp	r3, #8
 80039b8:	d122      	bne.n	8003a00 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	68db      	ldr	r3, [r3, #12]
 80039c0:	f003 0308 	and.w	r3, r3, #8
 80039c4:	2b08      	cmp	r3, #8
 80039c6:	d11b      	bne.n	8003a00 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f06f 0208 	mvn.w	r2, #8
 80039d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2204      	movs	r2, #4
 80039d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	69db      	ldr	r3, [r3, #28]
 80039de:	f003 0303 	and.w	r3, r3, #3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d003      	beq.n	80039ee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	f000 fa2d 	bl	8003e46 <HAL_TIM_IC_CaptureCallback>
 80039ec:	e005      	b.n	80039fa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f000 fa1f 	bl	8003e32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f000 fa30 	bl	8003e5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	691b      	ldr	r3, [r3, #16]
 8003a06:	f003 0310 	and.w	r3, r3, #16
 8003a0a:	2b10      	cmp	r3, #16
 8003a0c:	d122      	bne.n	8003a54 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	f003 0310 	and.w	r3, r3, #16
 8003a18:	2b10      	cmp	r3, #16
 8003a1a:	d11b      	bne.n	8003a54 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f06f 0210 	mvn.w	r2, #16
 8003a24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2208      	movs	r2, #8
 8003a2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	69db      	ldr	r3, [r3, #28]
 8003a32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d003      	beq.n	8003a42 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f000 fa03 	bl	8003e46 <HAL_TIM_IC_CaptureCallback>
 8003a40:	e005      	b.n	8003a4e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	f000 f9f5 	bl	8003e32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a48:	6878      	ldr	r0, [r7, #4]
 8003a4a:	f000 fa06 	bl	8003e5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	691b      	ldr	r3, [r3, #16]
 8003a5a:	f003 0301 	and.w	r3, r3, #1
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d10e      	bne.n	8003a80 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	f003 0301 	and.w	r3, r3, #1
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	d107      	bne.n	8003a80 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f06f 0201 	mvn.w	r2, #1
 8003a78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	f000 f9cf 	bl	8003e1e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	691b      	ldr	r3, [r3, #16]
 8003a86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a8a:	2b80      	cmp	r3, #128	; 0x80
 8003a8c:	d10e      	bne.n	8003aac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a98:	2b80      	cmp	r3, #128	; 0x80
 8003a9a:	d107      	bne.n	8003aac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003aa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f000 fd82 	bl	80045b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	691b      	ldr	r3, [r3, #16]
 8003ab2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ab6:	2b40      	cmp	r3, #64	; 0x40
 8003ab8:	d10e      	bne.n	8003ad8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ac4:	2b40      	cmp	r3, #64	; 0x40
 8003ac6:	d107      	bne.n	8003ad8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003ad0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f000 f9cb 	bl	8003e6e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	691b      	ldr	r3, [r3, #16]
 8003ade:	f003 0320 	and.w	r3, r3, #32
 8003ae2:	2b20      	cmp	r3, #32
 8003ae4:	d10e      	bne.n	8003b04 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	f003 0320 	and.w	r3, r3, #32
 8003af0:	2b20      	cmp	r3, #32
 8003af2:	d107      	bne.n	8003b04 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f06f 0220 	mvn.w	r2, #32
 8003afc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f000 fd4c 	bl	800459c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b04:	bf00      	nop
 8003b06:	3708      	adds	r7, #8
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}

08003b0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b086      	sub	sp, #24
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	60f8      	str	r0, [r7, #12]
 8003b14:	60b9      	str	r1, [r7, #8]
 8003b16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d101      	bne.n	8003b2a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003b26:	2302      	movs	r3, #2
 8003b28:	e0ae      	b.n	8003c88 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2b0c      	cmp	r3, #12
 8003b36:	f200 809f 	bhi.w	8003c78 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003b3a:	a201      	add	r2, pc, #4	; (adr r2, 8003b40 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b40:	08003b75 	.word	0x08003b75
 8003b44:	08003c79 	.word	0x08003c79
 8003b48:	08003c79 	.word	0x08003c79
 8003b4c:	08003c79 	.word	0x08003c79
 8003b50:	08003bb5 	.word	0x08003bb5
 8003b54:	08003c79 	.word	0x08003c79
 8003b58:	08003c79 	.word	0x08003c79
 8003b5c:	08003c79 	.word	0x08003c79
 8003b60:	08003bf7 	.word	0x08003bf7
 8003b64:	08003c79 	.word	0x08003c79
 8003b68:	08003c79 	.word	0x08003c79
 8003b6c:	08003c79 	.word	0x08003c79
 8003b70:	08003c37 	.word	0x08003c37
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	68b9      	ldr	r1, [r7, #8]
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f000 fa22 	bl	8003fc4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	699a      	ldr	r2, [r3, #24]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f042 0208 	orr.w	r2, r2, #8
 8003b8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	699a      	ldr	r2, [r3, #24]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f022 0204 	bic.w	r2, r2, #4
 8003b9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	6999      	ldr	r1, [r3, #24]
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	691a      	ldr	r2, [r3, #16]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	430a      	orrs	r2, r1
 8003bb0:	619a      	str	r2, [r3, #24]
      break;
 8003bb2:	e064      	b.n	8003c7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	68b9      	ldr	r1, [r7, #8]
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f000 fa72 	bl	80040a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	699a      	ldr	r2, [r3, #24]
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003bce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	699a      	ldr	r2, [r3, #24]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	6999      	ldr	r1, [r3, #24]
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	691b      	ldr	r3, [r3, #16]
 8003bea:	021a      	lsls	r2, r3, #8
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	430a      	orrs	r2, r1
 8003bf2:	619a      	str	r2, [r3, #24]
      break;
 8003bf4:	e043      	b.n	8003c7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	68b9      	ldr	r1, [r7, #8]
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f000 fac7 	bl	8004190 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	69da      	ldr	r2, [r3, #28]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f042 0208 	orr.w	r2, r2, #8
 8003c10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	69da      	ldr	r2, [r3, #28]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f022 0204 	bic.w	r2, r2, #4
 8003c20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	69d9      	ldr	r1, [r3, #28]
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	691a      	ldr	r2, [r3, #16]
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	430a      	orrs	r2, r1
 8003c32:	61da      	str	r2, [r3, #28]
      break;
 8003c34:	e023      	b.n	8003c7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	68b9      	ldr	r1, [r7, #8]
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f000 fb1b 	bl	8004278 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	69da      	ldr	r2, [r3, #28]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	69da      	ldr	r2, [r3, #28]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	69d9      	ldr	r1, [r3, #28]
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	691b      	ldr	r3, [r3, #16]
 8003c6c:	021a      	lsls	r2, r3, #8
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	430a      	orrs	r2, r1
 8003c74:	61da      	str	r2, [r3, #28]
      break;
 8003c76:	e002      	b.n	8003c7e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	75fb      	strb	r3, [r7, #23]
      break;
 8003c7c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003c86:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3718      	adds	r7, #24
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d101      	bne.n	8003cac <HAL_TIM_ConfigClockSource+0x1c>
 8003ca8:	2302      	movs	r3, #2
 8003caa:	e0b4      	b.n	8003e16 <HAL_TIM_ConfigClockSource+0x186>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2202      	movs	r2, #2
 8003cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003cca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003cd2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	68ba      	ldr	r2, [r7, #8]
 8003cda:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ce4:	d03e      	beq.n	8003d64 <HAL_TIM_ConfigClockSource+0xd4>
 8003ce6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cea:	f200 8087 	bhi.w	8003dfc <HAL_TIM_ConfigClockSource+0x16c>
 8003cee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cf2:	f000 8086 	beq.w	8003e02 <HAL_TIM_ConfigClockSource+0x172>
 8003cf6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cfa:	d87f      	bhi.n	8003dfc <HAL_TIM_ConfigClockSource+0x16c>
 8003cfc:	2b70      	cmp	r3, #112	; 0x70
 8003cfe:	d01a      	beq.n	8003d36 <HAL_TIM_ConfigClockSource+0xa6>
 8003d00:	2b70      	cmp	r3, #112	; 0x70
 8003d02:	d87b      	bhi.n	8003dfc <HAL_TIM_ConfigClockSource+0x16c>
 8003d04:	2b60      	cmp	r3, #96	; 0x60
 8003d06:	d050      	beq.n	8003daa <HAL_TIM_ConfigClockSource+0x11a>
 8003d08:	2b60      	cmp	r3, #96	; 0x60
 8003d0a:	d877      	bhi.n	8003dfc <HAL_TIM_ConfigClockSource+0x16c>
 8003d0c:	2b50      	cmp	r3, #80	; 0x50
 8003d0e:	d03c      	beq.n	8003d8a <HAL_TIM_ConfigClockSource+0xfa>
 8003d10:	2b50      	cmp	r3, #80	; 0x50
 8003d12:	d873      	bhi.n	8003dfc <HAL_TIM_ConfigClockSource+0x16c>
 8003d14:	2b40      	cmp	r3, #64	; 0x40
 8003d16:	d058      	beq.n	8003dca <HAL_TIM_ConfigClockSource+0x13a>
 8003d18:	2b40      	cmp	r3, #64	; 0x40
 8003d1a:	d86f      	bhi.n	8003dfc <HAL_TIM_ConfigClockSource+0x16c>
 8003d1c:	2b30      	cmp	r3, #48	; 0x30
 8003d1e:	d064      	beq.n	8003dea <HAL_TIM_ConfigClockSource+0x15a>
 8003d20:	2b30      	cmp	r3, #48	; 0x30
 8003d22:	d86b      	bhi.n	8003dfc <HAL_TIM_ConfigClockSource+0x16c>
 8003d24:	2b20      	cmp	r3, #32
 8003d26:	d060      	beq.n	8003dea <HAL_TIM_ConfigClockSource+0x15a>
 8003d28:	2b20      	cmp	r3, #32
 8003d2a:	d867      	bhi.n	8003dfc <HAL_TIM_ConfigClockSource+0x16c>
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d05c      	beq.n	8003dea <HAL_TIM_ConfigClockSource+0x15a>
 8003d30:	2b10      	cmp	r3, #16
 8003d32:	d05a      	beq.n	8003dea <HAL_TIM_ConfigClockSource+0x15a>
 8003d34:	e062      	b.n	8003dfc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6818      	ldr	r0, [r3, #0]
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	6899      	ldr	r1, [r3, #8]
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	685a      	ldr	r2, [r3, #4]
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	68db      	ldr	r3, [r3, #12]
 8003d46:	f000 fb67 	bl	8004418 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003d58:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	68ba      	ldr	r2, [r7, #8]
 8003d60:	609a      	str	r2, [r3, #8]
      break;
 8003d62:	e04f      	b.n	8003e04 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6818      	ldr	r0, [r3, #0]
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	6899      	ldr	r1, [r3, #8]
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	685a      	ldr	r2, [r3, #4]
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	f000 fb50 	bl	8004418 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	689a      	ldr	r2, [r3, #8]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d86:	609a      	str	r2, [r3, #8]
      break;
 8003d88:	e03c      	b.n	8003e04 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6818      	ldr	r0, [r3, #0]
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	6859      	ldr	r1, [r3, #4]
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	461a      	mov	r2, r3
 8003d98:	f000 fac4 	bl	8004324 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2150      	movs	r1, #80	; 0x50
 8003da2:	4618      	mov	r0, r3
 8003da4:	f000 fb1d 	bl	80043e2 <TIM_ITRx_SetConfig>
      break;
 8003da8:	e02c      	b.n	8003e04 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6818      	ldr	r0, [r3, #0]
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	6859      	ldr	r1, [r3, #4]
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	461a      	mov	r2, r3
 8003db8:	f000 fae3 	bl	8004382 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	2160      	movs	r1, #96	; 0x60
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f000 fb0d 	bl	80043e2 <TIM_ITRx_SetConfig>
      break;
 8003dc8:	e01c      	b.n	8003e04 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6818      	ldr	r0, [r3, #0]
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	6859      	ldr	r1, [r3, #4]
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	f000 faa4 	bl	8004324 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2140      	movs	r1, #64	; 0x40
 8003de2:	4618      	mov	r0, r3
 8003de4:	f000 fafd 	bl	80043e2 <TIM_ITRx_SetConfig>
      break;
 8003de8:	e00c      	b.n	8003e04 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4619      	mov	r1, r3
 8003df4:	4610      	mov	r0, r2
 8003df6:	f000 faf4 	bl	80043e2 <TIM_ITRx_SetConfig>
      break;
 8003dfa:	e003      	b.n	8003e04 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	73fb      	strb	r3, [r7, #15]
      break;
 8003e00:	e000      	b.n	8003e04 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003e02:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3710      	adds	r7, #16
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}

08003e1e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e1e:	b480      	push	{r7}
 8003e20:	b083      	sub	sp, #12
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003e26:	bf00      	nop
 8003e28:	370c      	adds	r7, #12
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr

08003e32 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e32:	b480      	push	{r7}
 8003e34:	b083      	sub	sp, #12
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e3a:	bf00      	nop
 8003e3c:	370c      	adds	r7, #12
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr

08003e46 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e46:	b480      	push	{r7}
 8003e48:	b083      	sub	sp, #12
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e4e:	bf00      	nop
 8003e50:	370c      	adds	r7, #12
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr

08003e5a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e5a:	b480      	push	{r7}
 8003e5c:	b083      	sub	sp, #12
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e62:	bf00      	nop
 8003e64:	370c      	adds	r7, #12
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr

08003e6e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e6e:	b480      	push	{r7}
 8003e70:	b083      	sub	sp, #12
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e76:	bf00      	nop
 8003e78:	370c      	adds	r7, #12
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr
	...

08003e84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b085      	sub	sp, #20
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
 8003e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	4a40      	ldr	r2, [pc, #256]	; (8003f98 <TIM_Base_SetConfig+0x114>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d013      	beq.n	8003ec4 <TIM_Base_SetConfig+0x40>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ea2:	d00f      	beq.n	8003ec4 <TIM_Base_SetConfig+0x40>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	4a3d      	ldr	r2, [pc, #244]	; (8003f9c <TIM_Base_SetConfig+0x118>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d00b      	beq.n	8003ec4 <TIM_Base_SetConfig+0x40>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	4a3c      	ldr	r2, [pc, #240]	; (8003fa0 <TIM_Base_SetConfig+0x11c>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d007      	beq.n	8003ec4 <TIM_Base_SetConfig+0x40>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	4a3b      	ldr	r2, [pc, #236]	; (8003fa4 <TIM_Base_SetConfig+0x120>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d003      	beq.n	8003ec4 <TIM_Base_SetConfig+0x40>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	4a3a      	ldr	r2, [pc, #232]	; (8003fa8 <TIM_Base_SetConfig+0x124>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d108      	bne.n	8003ed6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003eca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	68fa      	ldr	r2, [r7, #12]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a2f      	ldr	r2, [pc, #188]	; (8003f98 <TIM_Base_SetConfig+0x114>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d02b      	beq.n	8003f36 <TIM_Base_SetConfig+0xb2>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ee4:	d027      	beq.n	8003f36 <TIM_Base_SetConfig+0xb2>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a2c      	ldr	r2, [pc, #176]	; (8003f9c <TIM_Base_SetConfig+0x118>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d023      	beq.n	8003f36 <TIM_Base_SetConfig+0xb2>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a2b      	ldr	r2, [pc, #172]	; (8003fa0 <TIM_Base_SetConfig+0x11c>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d01f      	beq.n	8003f36 <TIM_Base_SetConfig+0xb2>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a2a      	ldr	r2, [pc, #168]	; (8003fa4 <TIM_Base_SetConfig+0x120>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d01b      	beq.n	8003f36 <TIM_Base_SetConfig+0xb2>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4a29      	ldr	r2, [pc, #164]	; (8003fa8 <TIM_Base_SetConfig+0x124>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d017      	beq.n	8003f36 <TIM_Base_SetConfig+0xb2>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	4a28      	ldr	r2, [pc, #160]	; (8003fac <TIM_Base_SetConfig+0x128>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d013      	beq.n	8003f36 <TIM_Base_SetConfig+0xb2>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	4a27      	ldr	r2, [pc, #156]	; (8003fb0 <TIM_Base_SetConfig+0x12c>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d00f      	beq.n	8003f36 <TIM_Base_SetConfig+0xb2>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4a26      	ldr	r2, [pc, #152]	; (8003fb4 <TIM_Base_SetConfig+0x130>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d00b      	beq.n	8003f36 <TIM_Base_SetConfig+0xb2>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	4a25      	ldr	r2, [pc, #148]	; (8003fb8 <TIM_Base_SetConfig+0x134>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d007      	beq.n	8003f36 <TIM_Base_SetConfig+0xb2>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	4a24      	ldr	r2, [pc, #144]	; (8003fbc <TIM_Base_SetConfig+0x138>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d003      	beq.n	8003f36 <TIM_Base_SetConfig+0xb2>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4a23      	ldr	r2, [pc, #140]	; (8003fc0 <TIM_Base_SetConfig+0x13c>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d108      	bne.n	8003f48 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	68fa      	ldr	r2, [r7, #12]
 8003f44:	4313      	orrs	r3, r2
 8003f46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	695b      	ldr	r3, [r3, #20]
 8003f52:	4313      	orrs	r3, r2
 8003f54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	68fa      	ldr	r2, [r7, #12]
 8003f5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	689a      	ldr	r2, [r3, #8]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4a0a      	ldr	r2, [pc, #40]	; (8003f98 <TIM_Base_SetConfig+0x114>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d003      	beq.n	8003f7c <TIM_Base_SetConfig+0xf8>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	4a0c      	ldr	r2, [pc, #48]	; (8003fa8 <TIM_Base_SetConfig+0x124>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d103      	bne.n	8003f84 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	691a      	ldr	r2, [r3, #16]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2201      	movs	r2, #1
 8003f88:	615a      	str	r2, [r3, #20]
}
 8003f8a:	bf00      	nop
 8003f8c:	3714      	adds	r7, #20
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr
 8003f96:	bf00      	nop
 8003f98:	40010000 	.word	0x40010000
 8003f9c:	40000400 	.word	0x40000400
 8003fa0:	40000800 	.word	0x40000800
 8003fa4:	40000c00 	.word	0x40000c00
 8003fa8:	40010400 	.word	0x40010400
 8003fac:	40014000 	.word	0x40014000
 8003fb0:	40014400 	.word	0x40014400
 8003fb4:	40014800 	.word	0x40014800
 8003fb8:	40001800 	.word	0x40001800
 8003fbc:	40001c00 	.word	0x40001c00
 8003fc0:	40002000 	.word	0x40002000

08003fc4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b087      	sub	sp, #28
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
 8003fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6a1b      	ldr	r3, [r3, #32]
 8003fd2:	f023 0201 	bic.w	r2, r3, #1
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6a1b      	ldr	r3, [r3, #32]
 8003fde:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	699b      	ldr	r3, [r3, #24]
 8003fea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ff2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	f023 0303 	bic.w	r3, r3, #3
 8003ffa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	68fa      	ldr	r2, [r7, #12]
 8004002:	4313      	orrs	r3, r2
 8004004:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	f023 0302 	bic.w	r3, r3, #2
 800400c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	697a      	ldr	r2, [r7, #20]
 8004014:	4313      	orrs	r3, r2
 8004016:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	4a20      	ldr	r2, [pc, #128]	; (800409c <TIM_OC1_SetConfig+0xd8>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d003      	beq.n	8004028 <TIM_OC1_SetConfig+0x64>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	4a1f      	ldr	r2, [pc, #124]	; (80040a0 <TIM_OC1_SetConfig+0xdc>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d10c      	bne.n	8004042 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	f023 0308 	bic.w	r3, r3, #8
 800402e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	697a      	ldr	r2, [r7, #20]
 8004036:	4313      	orrs	r3, r2
 8004038:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	f023 0304 	bic.w	r3, r3, #4
 8004040:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	4a15      	ldr	r2, [pc, #84]	; (800409c <TIM_OC1_SetConfig+0xd8>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d003      	beq.n	8004052 <TIM_OC1_SetConfig+0x8e>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	4a14      	ldr	r2, [pc, #80]	; (80040a0 <TIM_OC1_SetConfig+0xdc>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d111      	bne.n	8004076 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004058:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004060:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	695b      	ldr	r3, [r3, #20]
 8004066:	693a      	ldr	r2, [r7, #16]
 8004068:	4313      	orrs	r3, r2
 800406a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	699b      	ldr	r3, [r3, #24]
 8004070:	693a      	ldr	r2, [r7, #16]
 8004072:	4313      	orrs	r3, r2
 8004074:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	693a      	ldr	r2, [r7, #16]
 800407a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	68fa      	ldr	r2, [r7, #12]
 8004080:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	685a      	ldr	r2, [r3, #4]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	697a      	ldr	r2, [r7, #20]
 800408e:	621a      	str	r2, [r3, #32]
}
 8004090:	bf00      	nop
 8004092:	371c      	adds	r7, #28
 8004094:	46bd      	mov	sp, r7
 8004096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409a:	4770      	bx	lr
 800409c:	40010000 	.word	0x40010000
 80040a0:	40010400 	.word	0x40010400

080040a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b087      	sub	sp, #28
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
 80040ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a1b      	ldr	r3, [r3, #32]
 80040b2:	f023 0210 	bic.w	r2, r3, #16
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6a1b      	ldr	r3, [r3, #32]
 80040be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	699b      	ldr	r3, [r3, #24]
 80040ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	021b      	lsls	r3, r3, #8
 80040e2:	68fa      	ldr	r2, [r7, #12]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	f023 0320 	bic.w	r3, r3, #32
 80040ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	011b      	lsls	r3, r3, #4
 80040f6:	697a      	ldr	r2, [r7, #20]
 80040f8:	4313      	orrs	r3, r2
 80040fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	4a22      	ldr	r2, [pc, #136]	; (8004188 <TIM_OC2_SetConfig+0xe4>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d003      	beq.n	800410c <TIM_OC2_SetConfig+0x68>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	4a21      	ldr	r2, [pc, #132]	; (800418c <TIM_OC2_SetConfig+0xe8>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d10d      	bne.n	8004128 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004112:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	011b      	lsls	r3, r3, #4
 800411a:	697a      	ldr	r2, [r7, #20]
 800411c:	4313      	orrs	r3, r2
 800411e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004126:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	4a17      	ldr	r2, [pc, #92]	; (8004188 <TIM_OC2_SetConfig+0xe4>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d003      	beq.n	8004138 <TIM_OC2_SetConfig+0x94>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	4a16      	ldr	r2, [pc, #88]	; (800418c <TIM_OC2_SetConfig+0xe8>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d113      	bne.n	8004160 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800413e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004146:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	695b      	ldr	r3, [r3, #20]
 800414c:	009b      	lsls	r3, r3, #2
 800414e:	693a      	ldr	r2, [r7, #16]
 8004150:	4313      	orrs	r3, r2
 8004152:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	699b      	ldr	r3, [r3, #24]
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	693a      	ldr	r2, [r7, #16]
 800415c:	4313      	orrs	r3, r2
 800415e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	693a      	ldr	r2, [r7, #16]
 8004164:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	68fa      	ldr	r2, [r7, #12]
 800416a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	685a      	ldr	r2, [r3, #4]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	697a      	ldr	r2, [r7, #20]
 8004178:	621a      	str	r2, [r3, #32]
}
 800417a:	bf00      	nop
 800417c:	371c      	adds	r7, #28
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	40010000 	.word	0x40010000
 800418c:	40010400 	.word	0x40010400

08004190 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004190:	b480      	push	{r7}
 8004192:	b087      	sub	sp, #28
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6a1b      	ldr	r3, [r3, #32]
 800419e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6a1b      	ldr	r3, [r3, #32]
 80041aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	69db      	ldr	r3, [r3, #28]
 80041b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f023 0303 	bic.w	r3, r3, #3
 80041c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	68fa      	ldr	r2, [r7, #12]
 80041ce:	4313      	orrs	r3, r2
 80041d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80041d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	021b      	lsls	r3, r3, #8
 80041e0:	697a      	ldr	r2, [r7, #20]
 80041e2:	4313      	orrs	r3, r2
 80041e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	4a21      	ldr	r2, [pc, #132]	; (8004270 <TIM_OC3_SetConfig+0xe0>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d003      	beq.n	80041f6 <TIM_OC3_SetConfig+0x66>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	4a20      	ldr	r2, [pc, #128]	; (8004274 <TIM_OC3_SetConfig+0xe4>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d10d      	bne.n	8004212 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	68db      	ldr	r3, [r3, #12]
 8004202:	021b      	lsls	r3, r3, #8
 8004204:	697a      	ldr	r2, [r7, #20]
 8004206:	4313      	orrs	r3, r2
 8004208:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004210:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	4a16      	ldr	r2, [pc, #88]	; (8004270 <TIM_OC3_SetConfig+0xe0>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d003      	beq.n	8004222 <TIM_OC3_SetConfig+0x92>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	4a15      	ldr	r2, [pc, #84]	; (8004274 <TIM_OC3_SetConfig+0xe4>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d113      	bne.n	800424a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004228:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004230:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	695b      	ldr	r3, [r3, #20]
 8004236:	011b      	lsls	r3, r3, #4
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	4313      	orrs	r3, r2
 800423c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	699b      	ldr	r3, [r3, #24]
 8004242:	011b      	lsls	r3, r3, #4
 8004244:	693a      	ldr	r2, [r7, #16]
 8004246:	4313      	orrs	r3, r2
 8004248:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	693a      	ldr	r2, [r7, #16]
 800424e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	68fa      	ldr	r2, [r7, #12]
 8004254:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	685a      	ldr	r2, [r3, #4]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	697a      	ldr	r2, [r7, #20]
 8004262:	621a      	str	r2, [r3, #32]
}
 8004264:	bf00      	nop
 8004266:	371c      	adds	r7, #28
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr
 8004270:	40010000 	.word	0x40010000
 8004274:	40010400 	.word	0x40010400

08004278 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004278:	b480      	push	{r7}
 800427a:	b087      	sub	sp, #28
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6a1b      	ldr	r3, [r3, #32]
 8004286:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6a1b      	ldr	r3, [r3, #32]
 8004292:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	69db      	ldr	r3, [r3, #28]
 800429e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	021b      	lsls	r3, r3, #8
 80042b6:	68fa      	ldr	r2, [r7, #12]
 80042b8:	4313      	orrs	r3, r2
 80042ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80042c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	031b      	lsls	r3, r3, #12
 80042ca:	693a      	ldr	r2, [r7, #16]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	4a12      	ldr	r2, [pc, #72]	; (800431c <TIM_OC4_SetConfig+0xa4>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d003      	beq.n	80042e0 <TIM_OC4_SetConfig+0x68>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	4a11      	ldr	r2, [pc, #68]	; (8004320 <TIM_OC4_SetConfig+0xa8>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d109      	bne.n	80042f4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	695b      	ldr	r3, [r3, #20]
 80042ec:	019b      	lsls	r3, r3, #6
 80042ee:	697a      	ldr	r2, [r7, #20]
 80042f0:	4313      	orrs	r3, r2
 80042f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	697a      	ldr	r2, [r7, #20]
 80042f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	68fa      	ldr	r2, [r7, #12]
 80042fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	685a      	ldr	r2, [r3, #4]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	693a      	ldr	r2, [r7, #16]
 800430c:	621a      	str	r2, [r3, #32]
}
 800430e:	bf00      	nop
 8004310:	371c      	adds	r7, #28
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr
 800431a:	bf00      	nop
 800431c:	40010000 	.word	0x40010000
 8004320:	40010400 	.word	0x40010400

08004324 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004324:	b480      	push	{r7}
 8004326:	b087      	sub	sp, #28
 8004328:	af00      	add	r7, sp, #0
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	6a1b      	ldr	r3, [r3, #32]
 8004334:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	6a1b      	ldr	r3, [r3, #32]
 800433a:	f023 0201 	bic.w	r2, r3, #1
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	699b      	ldr	r3, [r3, #24]
 8004346:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800434e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	011b      	lsls	r3, r3, #4
 8004354:	693a      	ldr	r2, [r7, #16]
 8004356:	4313      	orrs	r3, r2
 8004358:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	f023 030a 	bic.w	r3, r3, #10
 8004360:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004362:	697a      	ldr	r2, [r7, #20]
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	4313      	orrs	r3, r2
 8004368:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	693a      	ldr	r2, [r7, #16]
 800436e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	697a      	ldr	r2, [r7, #20]
 8004374:	621a      	str	r2, [r3, #32]
}
 8004376:	bf00      	nop
 8004378:	371c      	adds	r7, #28
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr

08004382 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004382:	b480      	push	{r7}
 8004384:	b087      	sub	sp, #28
 8004386:	af00      	add	r7, sp, #0
 8004388:	60f8      	str	r0, [r7, #12]
 800438a:	60b9      	str	r1, [r7, #8]
 800438c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	6a1b      	ldr	r3, [r3, #32]
 8004392:	f023 0210 	bic.w	r2, r3, #16
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	699b      	ldr	r3, [r3, #24]
 800439e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6a1b      	ldr	r3, [r3, #32]
 80043a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80043ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	031b      	lsls	r3, r3, #12
 80043b2:	697a      	ldr	r2, [r7, #20]
 80043b4:	4313      	orrs	r3, r2
 80043b6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80043be:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	011b      	lsls	r3, r3, #4
 80043c4:	693a      	ldr	r2, [r7, #16]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	697a      	ldr	r2, [r7, #20]
 80043ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	693a      	ldr	r2, [r7, #16]
 80043d4:	621a      	str	r2, [r3, #32]
}
 80043d6:	bf00      	nop
 80043d8:	371c      	adds	r7, #28
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr

080043e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80043e2:	b480      	push	{r7}
 80043e4:	b085      	sub	sp, #20
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
 80043ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80043fa:	683a      	ldr	r2, [r7, #0]
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	4313      	orrs	r3, r2
 8004400:	f043 0307 	orr.w	r3, r3, #7
 8004404:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	68fa      	ldr	r2, [r7, #12]
 800440a:	609a      	str	r2, [r3, #8]
}
 800440c:	bf00      	nop
 800440e:	3714      	adds	r7, #20
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr

08004418 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004418:	b480      	push	{r7}
 800441a:	b087      	sub	sp, #28
 800441c:	af00      	add	r7, sp, #0
 800441e:	60f8      	str	r0, [r7, #12]
 8004420:	60b9      	str	r1, [r7, #8]
 8004422:	607a      	str	r2, [r7, #4]
 8004424:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004432:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	021a      	lsls	r2, r3, #8
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	431a      	orrs	r2, r3
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	4313      	orrs	r3, r2
 8004440:	697a      	ldr	r2, [r7, #20]
 8004442:	4313      	orrs	r3, r2
 8004444:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	697a      	ldr	r2, [r7, #20]
 800444a:	609a      	str	r2, [r3, #8]
}
 800444c:	bf00      	nop
 800444e:	371c      	adds	r7, #28
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004458:	b480      	push	{r7}
 800445a:	b087      	sub	sp, #28
 800445c:	af00      	add	r7, sp, #0
 800445e:	60f8      	str	r0, [r7, #12]
 8004460:	60b9      	str	r1, [r7, #8]
 8004462:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	f003 031f 	and.w	r3, r3, #31
 800446a:	2201      	movs	r2, #1
 800446c:	fa02 f303 	lsl.w	r3, r2, r3
 8004470:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	6a1a      	ldr	r2, [r3, #32]
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	43db      	mvns	r3, r3
 800447a:	401a      	ands	r2, r3
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6a1a      	ldr	r2, [r3, #32]
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	f003 031f 	and.w	r3, r3, #31
 800448a:	6879      	ldr	r1, [r7, #4]
 800448c:	fa01 f303 	lsl.w	r3, r1, r3
 8004490:	431a      	orrs	r2, r3
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	621a      	str	r2, [r3, #32]
}
 8004496:	bf00      	nop
 8004498:	371c      	adds	r7, #28
 800449a:	46bd      	mov	sp, r7
 800449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a0:	4770      	bx	lr
	...

080044a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b085      	sub	sp, #20
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d101      	bne.n	80044bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80044b8:	2302      	movs	r3, #2
 80044ba:	e05a      	b.n	8004572 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2201      	movs	r2, #1
 80044c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2202      	movs	r2, #2
 80044c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	68fa      	ldr	r2, [r7, #12]
 80044ea:	4313      	orrs	r3, r2
 80044ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	68fa      	ldr	r2, [r7, #12]
 80044f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a21      	ldr	r2, [pc, #132]	; (8004580 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d022      	beq.n	8004546 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004508:	d01d      	beq.n	8004546 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a1d      	ldr	r2, [pc, #116]	; (8004584 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d018      	beq.n	8004546 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a1b      	ldr	r2, [pc, #108]	; (8004588 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d013      	beq.n	8004546 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a1a      	ldr	r2, [pc, #104]	; (800458c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d00e      	beq.n	8004546 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a18      	ldr	r2, [pc, #96]	; (8004590 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d009      	beq.n	8004546 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a17      	ldr	r2, [pc, #92]	; (8004594 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d004      	beq.n	8004546 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a15      	ldr	r2, [pc, #84]	; (8004598 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d10c      	bne.n	8004560 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800454c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	68ba      	ldr	r2, [r7, #8]
 8004554:	4313      	orrs	r3, r2
 8004556:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	68ba      	ldr	r2, [r7, #8]
 800455e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004570:	2300      	movs	r3, #0
}
 8004572:	4618      	mov	r0, r3
 8004574:	3714      	adds	r7, #20
 8004576:	46bd      	mov	sp, r7
 8004578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457c:	4770      	bx	lr
 800457e:	bf00      	nop
 8004580:	40010000 	.word	0x40010000
 8004584:	40000400 	.word	0x40000400
 8004588:	40000800 	.word	0x40000800
 800458c:	40000c00 	.word	0x40000c00
 8004590:	40010400 	.word	0x40010400
 8004594:	40014000 	.word	0x40014000
 8004598:	40001800 	.word	0x40001800

0800459c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80045b8:	bf00      	nop
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b082      	sub	sp, #8
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d101      	bne.n	80045d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e03f      	b.n	8004656 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d106      	bne.n	80045f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2200      	movs	r2, #0
 80045e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f7fc febe 	bl	800136c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2224      	movs	r2, #36	; 0x24
 80045f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	68da      	ldr	r2, [r3, #12]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004606:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	f000 fde9 	bl	80051e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	691a      	ldr	r2, [r3, #16]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800461c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	695a      	ldr	r2, [r3, #20]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800462c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	68da      	ldr	r2, [r3, #12]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800463c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2220      	movs	r2, #32
 8004648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2220      	movs	r2, #32
 8004650:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3708      	adds	r7, #8
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}

0800465e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800465e:	b580      	push	{r7, lr}
 8004660:	b08a      	sub	sp, #40	; 0x28
 8004662:	af02      	add	r7, sp, #8
 8004664:	60f8      	str	r0, [r7, #12]
 8004666:	60b9      	str	r1, [r7, #8]
 8004668:	603b      	str	r3, [r7, #0]
 800466a:	4613      	mov	r3, r2
 800466c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800466e:	2300      	movs	r3, #0
 8004670:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004678:	b2db      	uxtb	r3, r3
 800467a:	2b20      	cmp	r3, #32
 800467c:	d17c      	bne.n	8004778 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d002      	beq.n	800468a <HAL_UART_Transmit+0x2c>
 8004684:	88fb      	ldrh	r3, [r7, #6]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d101      	bne.n	800468e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e075      	b.n	800477a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004694:	2b01      	cmp	r3, #1
 8004696:	d101      	bne.n	800469c <HAL_UART_Transmit+0x3e>
 8004698:	2302      	movs	r3, #2
 800469a:	e06e      	b.n	800477a <HAL_UART_Transmit+0x11c>
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2201      	movs	r2, #1
 80046a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2200      	movs	r2, #0
 80046a8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2221      	movs	r2, #33	; 0x21
 80046ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80046b2:	f7fc ffd9 	bl	8001668 <HAL_GetTick>
 80046b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	88fa      	ldrh	r2, [r7, #6]
 80046bc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	88fa      	ldrh	r2, [r7, #6]
 80046c2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046cc:	d108      	bne.n	80046e0 <HAL_UART_Transmit+0x82>
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	691b      	ldr	r3, [r3, #16]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d104      	bne.n	80046e0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80046d6:	2300      	movs	r3, #0
 80046d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	61bb      	str	r3, [r7, #24]
 80046de:	e003      	b.n	80046e8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80046e4:	2300      	movs	r3, #0
 80046e6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2200      	movs	r2, #0
 80046ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80046f0:	e02a      	b.n	8004748 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	9300      	str	r3, [sp, #0]
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	2200      	movs	r2, #0
 80046fa:	2180      	movs	r1, #128	; 0x80
 80046fc:	68f8      	ldr	r0, [r7, #12]
 80046fe:	f000 fb29 	bl	8004d54 <UART_WaitOnFlagUntilTimeout>
 8004702:	4603      	mov	r3, r0
 8004704:	2b00      	cmp	r3, #0
 8004706:	d001      	beq.n	800470c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004708:	2303      	movs	r3, #3
 800470a:	e036      	b.n	800477a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d10b      	bne.n	800472a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004712:	69bb      	ldr	r3, [r7, #24]
 8004714:	881b      	ldrh	r3, [r3, #0]
 8004716:	461a      	mov	r2, r3
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004720:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	3302      	adds	r3, #2
 8004726:	61bb      	str	r3, [r7, #24]
 8004728:	e007      	b.n	800473a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	781a      	ldrb	r2, [r3, #0]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004734:	69fb      	ldr	r3, [r7, #28]
 8004736:	3301      	adds	r3, #1
 8004738:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800473e:	b29b      	uxth	r3, r3
 8004740:	3b01      	subs	r3, #1
 8004742:	b29a      	uxth	r2, r3
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800474c:	b29b      	uxth	r3, r3
 800474e:	2b00      	cmp	r3, #0
 8004750:	d1cf      	bne.n	80046f2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	9300      	str	r3, [sp, #0]
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	2200      	movs	r2, #0
 800475a:	2140      	movs	r1, #64	; 0x40
 800475c:	68f8      	ldr	r0, [r7, #12]
 800475e:	f000 faf9 	bl	8004d54 <UART_WaitOnFlagUntilTimeout>
 8004762:	4603      	mov	r3, r0
 8004764:	2b00      	cmp	r3, #0
 8004766:	d001      	beq.n	800476c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004768:	2303      	movs	r3, #3
 800476a:	e006      	b.n	800477a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2220      	movs	r2, #32
 8004770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004774:	2300      	movs	r3, #0
 8004776:	e000      	b.n	800477a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004778:	2302      	movs	r3, #2
  }
}
 800477a:	4618      	mov	r0, r3
 800477c:	3720      	adds	r7, #32
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}

08004782 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004782:	b580      	push	{r7, lr}
 8004784:	b084      	sub	sp, #16
 8004786:	af00      	add	r7, sp, #0
 8004788:	60f8      	str	r0, [r7, #12]
 800478a:	60b9      	str	r1, [r7, #8]
 800478c:	4613      	mov	r3, r2
 800478e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004796:	b2db      	uxtb	r3, r3
 8004798:	2b20      	cmp	r3, #32
 800479a:	d11d      	bne.n	80047d8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d002      	beq.n	80047a8 <HAL_UART_Receive_IT+0x26>
 80047a2:	88fb      	ldrh	r3, [r7, #6]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d101      	bne.n	80047ac <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e016      	b.n	80047da <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d101      	bne.n	80047ba <HAL_UART_Receive_IT+0x38>
 80047b6:	2302      	movs	r3, #2
 80047b8:	e00f      	b.n	80047da <HAL_UART_Receive_IT+0x58>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2201      	movs	r2, #1
 80047be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2200      	movs	r2, #0
 80047c6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80047c8:	88fb      	ldrh	r3, [r7, #6]
 80047ca:	461a      	mov	r2, r3
 80047cc:	68b9      	ldr	r1, [r7, #8]
 80047ce:	68f8      	ldr	r0, [r7, #12]
 80047d0:	f000 fb2e 	bl	8004e30 <UART_Start_Receive_IT>
 80047d4:	4603      	mov	r3, r0
 80047d6:	e000      	b.n	80047da <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80047d8:	2302      	movs	r3, #2
  }
}
 80047da:	4618      	mov	r0, r3
 80047dc:	3710      	adds	r7, #16
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
	...

080047e4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b0ba      	sub	sp, #232	; 0xe8
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	695b      	ldr	r3, [r3, #20]
 8004806:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800480a:	2300      	movs	r3, #0
 800480c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004810:	2300      	movs	r3, #0
 8004812:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004816:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800481a:	f003 030f 	and.w	r3, r3, #15
 800481e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004822:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004826:	2b00      	cmp	r3, #0
 8004828:	d10f      	bne.n	800484a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800482a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800482e:	f003 0320 	and.w	r3, r3, #32
 8004832:	2b00      	cmp	r3, #0
 8004834:	d009      	beq.n	800484a <HAL_UART_IRQHandler+0x66>
 8004836:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800483a:	f003 0320 	and.w	r3, r3, #32
 800483e:	2b00      	cmp	r3, #0
 8004840:	d003      	beq.n	800484a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f000 fc11 	bl	800506a <UART_Receive_IT>
      return;
 8004848:	e256      	b.n	8004cf8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800484a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800484e:	2b00      	cmp	r3, #0
 8004850:	f000 80de 	beq.w	8004a10 <HAL_UART_IRQHandler+0x22c>
 8004854:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004858:	f003 0301 	and.w	r3, r3, #1
 800485c:	2b00      	cmp	r3, #0
 800485e:	d106      	bne.n	800486e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004860:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004864:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004868:	2b00      	cmp	r3, #0
 800486a:	f000 80d1 	beq.w	8004a10 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800486e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004872:	f003 0301 	and.w	r3, r3, #1
 8004876:	2b00      	cmp	r3, #0
 8004878:	d00b      	beq.n	8004892 <HAL_UART_IRQHandler+0xae>
 800487a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800487e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004882:	2b00      	cmp	r3, #0
 8004884:	d005      	beq.n	8004892 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800488a:	f043 0201 	orr.w	r2, r3, #1
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004892:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004896:	f003 0304 	and.w	r3, r3, #4
 800489a:	2b00      	cmp	r3, #0
 800489c:	d00b      	beq.n	80048b6 <HAL_UART_IRQHandler+0xd2>
 800489e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80048a2:	f003 0301 	and.w	r3, r3, #1
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d005      	beq.n	80048b6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ae:	f043 0202 	orr.w	r2, r3, #2
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80048b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d00b      	beq.n	80048da <HAL_UART_IRQHandler+0xf6>
 80048c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80048c6:	f003 0301 	and.w	r3, r3, #1
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d005      	beq.n	80048da <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d2:	f043 0204 	orr.w	r2, r3, #4
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80048da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048de:	f003 0308 	and.w	r3, r3, #8
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d011      	beq.n	800490a <HAL_UART_IRQHandler+0x126>
 80048e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048ea:	f003 0320 	and.w	r3, r3, #32
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d105      	bne.n	80048fe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80048f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80048f6:	f003 0301 	and.w	r3, r3, #1
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d005      	beq.n	800490a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004902:	f043 0208 	orr.w	r2, r3, #8
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800490e:	2b00      	cmp	r3, #0
 8004910:	f000 81ed 	beq.w	8004cee <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004914:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004918:	f003 0320 	and.w	r3, r3, #32
 800491c:	2b00      	cmp	r3, #0
 800491e:	d008      	beq.n	8004932 <HAL_UART_IRQHandler+0x14e>
 8004920:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004924:	f003 0320 	and.w	r3, r3, #32
 8004928:	2b00      	cmp	r3, #0
 800492a:	d002      	beq.n	8004932 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800492c:	6878      	ldr	r0, [r7, #4]
 800492e:	f000 fb9c 	bl	800506a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	695b      	ldr	r3, [r3, #20]
 8004938:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800493c:	2b40      	cmp	r3, #64	; 0x40
 800493e:	bf0c      	ite	eq
 8004940:	2301      	moveq	r3, #1
 8004942:	2300      	movne	r3, #0
 8004944:	b2db      	uxtb	r3, r3
 8004946:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800494e:	f003 0308 	and.w	r3, r3, #8
 8004952:	2b00      	cmp	r3, #0
 8004954:	d103      	bne.n	800495e <HAL_UART_IRQHandler+0x17a>
 8004956:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800495a:	2b00      	cmp	r3, #0
 800495c:	d04f      	beq.n	80049fe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f000 faa4 	bl	8004eac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	695b      	ldr	r3, [r3, #20]
 800496a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800496e:	2b40      	cmp	r3, #64	; 0x40
 8004970:	d141      	bne.n	80049f6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	3314      	adds	r3, #20
 8004978:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800497c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004980:	e853 3f00 	ldrex	r3, [r3]
 8004984:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004988:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800498c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004990:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	3314      	adds	r3, #20
 800499a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800499e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80049a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049a6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80049aa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80049ae:	e841 2300 	strex	r3, r2, [r1]
 80049b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80049b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d1d9      	bne.n	8004972 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d013      	beq.n	80049ee <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ca:	4a7d      	ldr	r2, [pc, #500]	; (8004bc0 <HAL_UART_IRQHandler+0x3dc>)
 80049cc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049d2:	4618      	mov	r0, r3
 80049d4:	f7fd f8dc 	bl	8001b90 <HAL_DMA_Abort_IT>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d016      	beq.n	8004a0c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049e4:	687a      	ldr	r2, [r7, #4]
 80049e6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80049e8:	4610      	mov	r0, r2
 80049ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049ec:	e00e      	b.n	8004a0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	f000 f99a 	bl	8004d28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049f4:	e00a      	b.n	8004a0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f000 f996 	bl	8004d28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049fc:	e006      	b.n	8004a0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f000 f992 	bl	8004d28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004a0a:	e170      	b.n	8004cee <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a0c:	bf00      	nop
    return;
 8004a0e:	e16e      	b.n	8004cee <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	f040 814a 	bne.w	8004cae <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004a1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a1e:	f003 0310 	and.w	r3, r3, #16
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	f000 8143 	beq.w	8004cae <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004a28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a2c:	f003 0310 	and.w	r3, r3, #16
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	f000 813c 	beq.w	8004cae <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004a36:	2300      	movs	r3, #0
 8004a38:	60bb      	str	r3, [r7, #8]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	60bb      	str	r3, [r7, #8]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	60bb      	str	r3, [r7, #8]
 8004a4a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	695b      	ldr	r3, [r3, #20]
 8004a52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a56:	2b40      	cmp	r3, #64	; 0x40
 8004a58:	f040 80b4 	bne.w	8004bc4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004a68:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	f000 8140 	beq.w	8004cf2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004a76:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004a7a:	429a      	cmp	r2, r3
 8004a7c:	f080 8139 	bcs.w	8004cf2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004a86:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a8c:	69db      	ldr	r3, [r3, #28]
 8004a8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a92:	f000 8088 	beq.w	8004ba6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	330c      	adds	r3, #12
 8004a9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aa0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004aa4:	e853 3f00 	ldrex	r3, [r3]
 8004aa8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004aac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004ab0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ab4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	330c      	adds	r3, #12
 8004abe:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004ac2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004ac6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aca:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004ace:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004ad2:	e841 2300 	strex	r3, r2, [r1]
 8004ad6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004ada:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d1d9      	bne.n	8004a96 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	3314      	adds	r3, #20
 8004ae8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004aec:	e853 3f00 	ldrex	r3, [r3]
 8004af0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004af2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004af4:	f023 0301 	bic.w	r3, r3, #1
 8004af8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	3314      	adds	r3, #20
 8004b02:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004b06:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004b0a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b0c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004b0e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004b12:	e841 2300 	strex	r3, r2, [r1]
 8004b16:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004b18:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d1e1      	bne.n	8004ae2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	3314      	adds	r3, #20
 8004b24:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b26:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004b28:	e853 3f00 	ldrex	r3, [r3]
 8004b2c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004b2e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b34:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	3314      	adds	r3, #20
 8004b3e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004b42:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004b44:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b46:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004b48:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004b4a:	e841 2300 	strex	r3, r2, [r1]
 8004b4e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004b50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d1e3      	bne.n	8004b1e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2220      	movs	r2, #32
 8004b5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2200      	movs	r2, #0
 8004b62:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	330c      	adds	r3, #12
 8004b6a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b6e:	e853 3f00 	ldrex	r3, [r3]
 8004b72:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004b74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b76:	f023 0310 	bic.w	r3, r3, #16
 8004b7a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	330c      	adds	r3, #12
 8004b84:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004b88:	65ba      	str	r2, [r7, #88]	; 0x58
 8004b8a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b8c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004b8e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004b90:	e841 2300 	strex	r3, r2, [r1]
 8004b94:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004b96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d1e3      	bne.n	8004b64 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	f7fc ff85 	bl	8001ab0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004bae:	b29b      	uxth	r3, r3
 8004bb0:	1ad3      	subs	r3, r2, r3
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	4619      	mov	r1, r3
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f000 f8c0 	bl	8004d3c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004bbc:	e099      	b.n	8004cf2 <HAL_UART_IRQHandler+0x50e>
 8004bbe:	bf00      	nop
 8004bc0:	08004f73 	.word	0x08004f73
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004bcc:	b29b      	uxth	r3, r3
 8004bce:	1ad3      	subs	r3, r2, r3
 8004bd0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	f000 808b 	beq.w	8004cf6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004be0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	f000 8086 	beq.w	8004cf6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	330c      	adds	r3, #12
 8004bf0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bf4:	e853 3f00 	ldrex	r3, [r3]
 8004bf8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004bfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bfc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c00:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	330c      	adds	r3, #12
 8004c0a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004c0e:	647a      	str	r2, [r7, #68]	; 0x44
 8004c10:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c12:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004c14:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004c16:	e841 2300 	strex	r3, r2, [r1]
 8004c1a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004c1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d1e3      	bne.n	8004bea <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	3314      	adds	r3, #20
 8004c28:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c2c:	e853 3f00 	ldrex	r3, [r3]
 8004c30:	623b      	str	r3, [r7, #32]
   return(result);
 8004c32:	6a3b      	ldr	r3, [r7, #32]
 8004c34:	f023 0301 	bic.w	r3, r3, #1
 8004c38:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	3314      	adds	r3, #20
 8004c42:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004c46:	633a      	str	r2, [r7, #48]	; 0x30
 8004c48:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c4a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004c4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c4e:	e841 2300 	strex	r3, r2, [r1]
 8004c52:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004c54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d1e3      	bne.n	8004c22 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2220      	movs	r2, #32
 8004c5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2200      	movs	r2, #0
 8004c66:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	330c      	adds	r3, #12
 8004c6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c70:	693b      	ldr	r3, [r7, #16]
 8004c72:	e853 3f00 	ldrex	r3, [r3]
 8004c76:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f023 0310 	bic.w	r3, r3, #16
 8004c7e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	330c      	adds	r3, #12
 8004c88:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004c8c:	61fa      	str	r2, [r7, #28]
 8004c8e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c90:	69b9      	ldr	r1, [r7, #24]
 8004c92:	69fa      	ldr	r2, [r7, #28]
 8004c94:	e841 2300 	strex	r3, r2, [r1]
 8004c98:	617b      	str	r3, [r7, #20]
   return(result);
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d1e3      	bne.n	8004c68 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004ca0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004ca4:	4619      	mov	r1, r3
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 f848 	bl	8004d3c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004cac:	e023      	b.n	8004cf6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004cae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d009      	beq.n	8004cce <HAL_UART_IRQHandler+0x4ea>
 8004cba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004cbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d003      	beq.n	8004cce <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f000 f967 	bl	8004f9a <UART_Transmit_IT>
    return;
 8004ccc:	e014      	b.n	8004cf8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004cce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d00e      	beq.n	8004cf8 <HAL_UART_IRQHandler+0x514>
 8004cda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004cde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d008      	beq.n	8004cf8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f000 f9a7 	bl	800503a <UART_EndTransmit_IT>
    return;
 8004cec:	e004      	b.n	8004cf8 <HAL_UART_IRQHandler+0x514>
    return;
 8004cee:	bf00      	nop
 8004cf0:	e002      	b.n	8004cf8 <HAL_UART_IRQHandler+0x514>
      return;
 8004cf2:	bf00      	nop
 8004cf4:	e000      	b.n	8004cf8 <HAL_UART_IRQHandler+0x514>
      return;
 8004cf6:	bf00      	nop
  }
}
 8004cf8:	37e8      	adds	r7, #232	; 0xe8
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}
 8004cfe:	bf00      	nop

08004d00 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b083      	sub	sp, #12
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004d08:	bf00      	nop
 8004d0a:	370c      	adds	r7, #12
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d12:	4770      	bx	lr

08004d14 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d14:	b480      	push	{r7}
 8004d16:	b083      	sub	sp, #12
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004d1c:	bf00      	nop
 8004d1e:	370c      	adds	r7, #12
 8004d20:	46bd      	mov	sp, r7
 8004d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d26:	4770      	bx	lr

08004d28 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b083      	sub	sp, #12
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004d30:	bf00      	nop
 8004d32:	370c      	adds	r7, #12
 8004d34:	46bd      	mov	sp, r7
 8004d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3a:	4770      	bx	lr

08004d3c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b083      	sub	sp, #12
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	460b      	mov	r3, r1
 8004d46:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004d48:	bf00      	nop
 8004d4a:	370c      	adds	r7, #12
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr

08004d54 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b090      	sub	sp, #64	; 0x40
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	60f8      	str	r0, [r7, #12]
 8004d5c:	60b9      	str	r1, [r7, #8]
 8004d5e:	603b      	str	r3, [r7, #0]
 8004d60:	4613      	mov	r3, r2
 8004d62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d64:	e050      	b.n	8004e08 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d6c:	d04c      	beq.n	8004e08 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004d6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d007      	beq.n	8004d84 <UART_WaitOnFlagUntilTimeout+0x30>
 8004d74:	f7fc fc78 	bl	8001668 <HAL_GetTick>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d80:	429a      	cmp	r2, r3
 8004d82:	d241      	bcs.n	8004e08 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	330c      	adds	r3, #12
 8004d8a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d8e:	e853 3f00 	ldrex	r3, [r3]
 8004d92:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d96:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004d9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	330c      	adds	r3, #12
 8004da2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004da4:	637a      	str	r2, [r7, #52]	; 0x34
 8004da6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004da8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004daa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004dac:	e841 2300 	strex	r3, r2, [r1]
 8004db0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004db2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d1e5      	bne.n	8004d84 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	3314      	adds	r3, #20
 8004dbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	e853 3f00 	ldrex	r3, [r3]
 8004dc6:	613b      	str	r3, [r7, #16]
   return(result);
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	f023 0301 	bic.w	r3, r3, #1
 8004dce:	63bb      	str	r3, [r7, #56]	; 0x38
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	3314      	adds	r3, #20
 8004dd6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004dd8:	623a      	str	r2, [r7, #32]
 8004dda:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ddc:	69f9      	ldr	r1, [r7, #28]
 8004dde:	6a3a      	ldr	r2, [r7, #32]
 8004de0:	e841 2300 	strex	r3, r2, [r1]
 8004de4:	61bb      	str	r3, [r7, #24]
   return(result);
 8004de6:	69bb      	ldr	r3, [r7, #24]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d1e5      	bne.n	8004db8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2220      	movs	r2, #32
 8004df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2220      	movs	r2, #32
 8004df8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004e04:	2303      	movs	r3, #3
 8004e06:	e00f      	b.n	8004e28 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	4013      	ands	r3, r2
 8004e12:	68ba      	ldr	r2, [r7, #8]
 8004e14:	429a      	cmp	r2, r3
 8004e16:	bf0c      	ite	eq
 8004e18:	2301      	moveq	r3, #1
 8004e1a:	2300      	movne	r3, #0
 8004e1c:	b2db      	uxtb	r3, r3
 8004e1e:	461a      	mov	r2, r3
 8004e20:	79fb      	ldrb	r3, [r7, #7]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d09f      	beq.n	8004d66 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004e26:	2300      	movs	r3, #0
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3740      	adds	r7, #64	; 0x40
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}

08004e30 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b085      	sub	sp, #20
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	60f8      	str	r0, [r7, #12]
 8004e38:	60b9      	str	r1, [r7, #8]
 8004e3a:	4613      	mov	r3, r2
 8004e3c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	68ba      	ldr	r2, [r7, #8]
 8004e42:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	88fa      	ldrh	r2, [r7, #6]
 8004e48:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	88fa      	ldrh	r2, [r7, #6]
 8004e4e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2200      	movs	r2, #0
 8004e54:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2222      	movs	r2, #34	; 0x22
 8004e5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2200      	movs	r2, #0
 8004e62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	691b      	ldr	r3, [r3, #16]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d007      	beq.n	8004e7e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68da      	ldr	r2, [r3, #12]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e7c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	695a      	ldr	r2, [r3, #20]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f042 0201 	orr.w	r2, r2, #1
 8004e8c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	68da      	ldr	r2, [r3, #12]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f042 0220 	orr.w	r2, r2, #32
 8004e9c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004e9e:	2300      	movs	r3, #0
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3714      	adds	r7, #20
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eaa:	4770      	bx	lr

08004eac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b095      	sub	sp, #84	; 0x54
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	330c      	adds	r3, #12
 8004eba:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ebc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ebe:	e853 3f00 	ldrex	r3, [r3]
 8004ec2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ec6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004eca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	330c      	adds	r3, #12
 8004ed2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004ed4:	643a      	str	r2, [r7, #64]	; 0x40
 8004ed6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ed8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004eda:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004edc:	e841 2300 	strex	r3, r2, [r1]
 8004ee0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004ee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d1e5      	bne.n	8004eb4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	3314      	adds	r3, #20
 8004eee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ef0:	6a3b      	ldr	r3, [r7, #32]
 8004ef2:	e853 3f00 	ldrex	r3, [r3]
 8004ef6:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ef8:	69fb      	ldr	r3, [r7, #28]
 8004efa:	f023 0301 	bic.w	r3, r3, #1
 8004efe:	64bb      	str	r3, [r7, #72]	; 0x48
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	3314      	adds	r3, #20
 8004f06:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004f08:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004f0a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f0c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004f0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f10:	e841 2300 	strex	r3, r2, [r1]
 8004f14:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d1e5      	bne.n	8004ee8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d119      	bne.n	8004f58 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	330c      	adds	r3, #12
 8004f2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	e853 3f00 	ldrex	r3, [r3]
 8004f32:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	f023 0310 	bic.w	r3, r3, #16
 8004f3a:	647b      	str	r3, [r7, #68]	; 0x44
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	330c      	adds	r3, #12
 8004f42:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004f44:	61ba      	str	r2, [r7, #24]
 8004f46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f48:	6979      	ldr	r1, [r7, #20]
 8004f4a:	69ba      	ldr	r2, [r7, #24]
 8004f4c:	e841 2300 	strex	r3, r2, [r1]
 8004f50:	613b      	str	r3, [r7, #16]
   return(result);
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d1e5      	bne.n	8004f24 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2220      	movs	r2, #32
 8004f5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2200      	movs	r2, #0
 8004f64:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004f66:	bf00      	nop
 8004f68:	3754      	adds	r7, #84	; 0x54
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr

08004f72 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004f72:	b580      	push	{r7, lr}
 8004f74:	b084      	sub	sp, #16
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f7e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2200      	movs	r2, #0
 8004f84:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f8c:	68f8      	ldr	r0, [r7, #12]
 8004f8e:	f7ff fecb 	bl	8004d28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f92:	bf00      	nop
 8004f94:	3710      	adds	r7, #16
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}

08004f9a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004f9a:	b480      	push	{r7}
 8004f9c:	b085      	sub	sp, #20
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	2b21      	cmp	r3, #33	; 0x21
 8004fac:	d13e      	bne.n	800502c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fb6:	d114      	bne.n	8004fe2 <UART_Transmit_IT+0x48>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	691b      	ldr	r3, [r3, #16]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d110      	bne.n	8004fe2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6a1b      	ldr	r3, [r3, #32]
 8004fc4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	881b      	ldrh	r3, [r3, #0]
 8004fca:	461a      	mov	r2, r3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004fd4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6a1b      	ldr	r3, [r3, #32]
 8004fda:	1c9a      	adds	r2, r3, #2
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	621a      	str	r2, [r3, #32]
 8004fe0:	e008      	b.n	8004ff4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6a1b      	ldr	r3, [r3, #32]
 8004fe6:	1c59      	adds	r1, r3, #1
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	6211      	str	r1, [r2, #32]
 8004fec:	781a      	ldrb	r2, [r3, #0]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004ff8:	b29b      	uxth	r3, r3
 8004ffa:	3b01      	subs	r3, #1
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	687a      	ldr	r2, [r7, #4]
 8005000:	4619      	mov	r1, r3
 8005002:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005004:	2b00      	cmp	r3, #0
 8005006:	d10f      	bne.n	8005028 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	68da      	ldr	r2, [r3, #12]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005016:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	68da      	ldr	r2, [r3, #12]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005026:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005028:	2300      	movs	r3, #0
 800502a:	e000      	b.n	800502e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800502c:	2302      	movs	r3, #2
  }
}
 800502e:	4618      	mov	r0, r3
 8005030:	3714      	adds	r7, #20
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr

0800503a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800503a:	b580      	push	{r7, lr}
 800503c:	b082      	sub	sp, #8
 800503e:	af00      	add	r7, sp, #0
 8005040:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68da      	ldr	r2, [r3, #12]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005050:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2220      	movs	r2, #32
 8005056:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f7ff fe50 	bl	8004d00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005060:	2300      	movs	r3, #0
}
 8005062:	4618      	mov	r0, r3
 8005064:	3708      	adds	r7, #8
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}

0800506a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800506a:	b580      	push	{r7, lr}
 800506c:	b08c      	sub	sp, #48	; 0x30
 800506e:	af00      	add	r7, sp, #0
 8005070:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005078:	b2db      	uxtb	r3, r3
 800507a:	2b22      	cmp	r3, #34	; 0x22
 800507c:	f040 80ab 	bne.w	80051d6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005088:	d117      	bne.n	80050ba <UART_Receive_IT+0x50>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	691b      	ldr	r3, [r3, #16]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d113      	bne.n	80050ba <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005092:	2300      	movs	r3, #0
 8005094:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800509a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	b29b      	uxth	r3, r3
 80050a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050a8:	b29a      	uxth	r2, r3
 80050aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ac:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050b2:	1c9a      	adds	r2, r3, #2
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	629a      	str	r2, [r3, #40]	; 0x28
 80050b8:	e026      	b.n	8005108 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050be:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80050c0:	2300      	movs	r3, #0
 80050c2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	689b      	ldr	r3, [r3, #8]
 80050c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050cc:	d007      	beq.n	80050de <UART_Receive_IT+0x74>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d10a      	bne.n	80050ec <UART_Receive_IT+0x82>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	691b      	ldr	r3, [r3, #16]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d106      	bne.n	80050ec <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	b2da      	uxtb	r2, r3
 80050e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050e8:	701a      	strb	r2, [r3, #0]
 80050ea:	e008      	b.n	80050fe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80050f8:	b2da      	uxtb	r2, r3
 80050fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050fc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005102:	1c5a      	adds	r2, r3, #1
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800510c:	b29b      	uxth	r3, r3
 800510e:	3b01      	subs	r3, #1
 8005110:	b29b      	uxth	r3, r3
 8005112:	687a      	ldr	r2, [r7, #4]
 8005114:	4619      	mov	r1, r3
 8005116:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005118:	2b00      	cmp	r3, #0
 800511a:	d15a      	bne.n	80051d2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	68da      	ldr	r2, [r3, #12]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f022 0220 	bic.w	r2, r2, #32
 800512a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	68da      	ldr	r2, [r3, #12]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800513a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	695a      	ldr	r2, [r3, #20]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f022 0201 	bic.w	r2, r2, #1
 800514a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2220      	movs	r2, #32
 8005150:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005158:	2b01      	cmp	r3, #1
 800515a:	d135      	bne.n	80051c8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	330c      	adds	r3, #12
 8005168:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	e853 3f00 	ldrex	r3, [r3]
 8005170:	613b      	str	r3, [r7, #16]
   return(result);
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	f023 0310 	bic.w	r3, r3, #16
 8005178:	627b      	str	r3, [r7, #36]	; 0x24
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	330c      	adds	r3, #12
 8005180:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005182:	623a      	str	r2, [r7, #32]
 8005184:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005186:	69f9      	ldr	r1, [r7, #28]
 8005188:	6a3a      	ldr	r2, [r7, #32]
 800518a:	e841 2300 	strex	r3, r2, [r1]
 800518e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005190:	69bb      	ldr	r3, [r7, #24]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d1e5      	bne.n	8005162 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 0310 	and.w	r3, r3, #16
 80051a0:	2b10      	cmp	r3, #16
 80051a2:	d10a      	bne.n	80051ba <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80051a4:	2300      	movs	r3, #0
 80051a6:	60fb      	str	r3, [r7, #12]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	60fb      	str	r3, [r7, #12]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	60fb      	str	r3, [r7, #12]
 80051b8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80051be:	4619      	mov	r1, r3
 80051c0:	6878      	ldr	r0, [r7, #4]
 80051c2:	f7ff fdbb 	bl	8004d3c <HAL_UARTEx_RxEventCallback>
 80051c6:	e002      	b.n	80051ce <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f7ff fda3 	bl	8004d14 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80051ce:	2300      	movs	r3, #0
 80051d0:	e002      	b.n	80051d8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80051d2:	2300      	movs	r3, #0
 80051d4:	e000      	b.n	80051d8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80051d6:	2302      	movs	r3, #2
  }
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3730      	adds	r7, #48	; 0x30
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}

080051e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80051e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051e4:	b0c0      	sub	sp, #256	; 0x100
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	691b      	ldr	r3, [r3, #16]
 80051f4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80051f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051fc:	68d9      	ldr	r1, [r3, #12]
 80051fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	ea40 0301 	orr.w	r3, r0, r1
 8005208:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800520a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800520e:	689a      	ldr	r2, [r3, #8]
 8005210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005214:	691b      	ldr	r3, [r3, #16]
 8005216:	431a      	orrs	r2, r3
 8005218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800521c:	695b      	ldr	r3, [r3, #20]
 800521e:	431a      	orrs	r2, r3
 8005220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005224:	69db      	ldr	r3, [r3, #28]
 8005226:	4313      	orrs	r3, r2
 8005228:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800522c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	68db      	ldr	r3, [r3, #12]
 8005234:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005238:	f021 010c 	bic.w	r1, r1, #12
 800523c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005246:	430b      	orrs	r3, r1
 8005248:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800524a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	695b      	ldr	r3, [r3, #20]
 8005252:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005256:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800525a:	6999      	ldr	r1, [r3, #24]
 800525c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	ea40 0301 	orr.w	r3, r0, r1
 8005266:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	4b8f      	ldr	r3, [pc, #572]	; (80054ac <UART_SetConfig+0x2cc>)
 8005270:	429a      	cmp	r2, r3
 8005272:	d005      	beq.n	8005280 <UART_SetConfig+0xa0>
 8005274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	4b8d      	ldr	r3, [pc, #564]	; (80054b0 <UART_SetConfig+0x2d0>)
 800527c:	429a      	cmp	r2, r3
 800527e:	d104      	bne.n	800528a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005280:	f7fd fd4c 	bl	8002d1c <HAL_RCC_GetPCLK2Freq>
 8005284:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005288:	e003      	b.n	8005292 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800528a:	f7fd fd33 	bl	8002cf4 <HAL_RCC_GetPCLK1Freq>
 800528e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005296:	69db      	ldr	r3, [r3, #28]
 8005298:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800529c:	f040 810c 	bne.w	80054b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80052a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80052a4:	2200      	movs	r2, #0
 80052a6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80052aa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80052ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80052b2:	4622      	mov	r2, r4
 80052b4:	462b      	mov	r3, r5
 80052b6:	1891      	adds	r1, r2, r2
 80052b8:	65b9      	str	r1, [r7, #88]	; 0x58
 80052ba:	415b      	adcs	r3, r3
 80052bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80052be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80052c2:	4621      	mov	r1, r4
 80052c4:	eb12 0801 	adds.w	r8, r2, r1
 80052c8:	4629      	mov	r1, r5
 80052ca:	eb43 0901 	adc.w	r9, r3, r1
 80052ce:	f04f 0200 	mov.w	r2, #0
 80052d2:	f04f 0300 	mov.w	r3, #0
 80052d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80052da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80052de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80052e2:	4690      	mov	r8, r2
 80052e4:	4699      	mov	r9, r3
 80052e6:	4623      	mov	r3, r4
 80052e8:	eb18 0303 	adds.w	r3, r8, r3
 80052ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80052f0:	462b      	mov	r3, r5
 80052f2:	eb49 0303 	adc.w	r3, r9, r3
 80052f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80052fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	2200      	movs	r2, #0
 8005302:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005306:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800530a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800530e:	460b      	mov	r3, r1
 8005310:	18db      	adds	r3, r3, r3
 8005312:	653b      	str	r3, [r7, #80]	; 0x50
 8005314:	4613      	mov	r3, r2
 8005316:	eb42 0303 	adc.w	r3, r2, r3
 800531a:	657b      	str	r3, [r7, #84]	; 0x54
 800531c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005320:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005324:	f7fa ffa4 	bl	8000270 <__aeabi_uldivmod>
 8005328:	4602      	mov	r2, r0
 800532a:	460b      	mov	r3, r1
 800532c:	4b61      	ldr	r3, [pc, #388]	; (80054b4 <UART_SetConfig+0x2d4>)
 800532e:	fba3 2302 	umull	r2, r3, r3, r2
 8005332:	095b      	lsrs	r3, r3, #5
 8005334:	011c      	lsls	r4, r3, #4
 8005336:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800533a:	2200      	movs	r2, #0
 800533c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005340:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005344:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005348:	4642      	mov	r2, r8
 800534a:	464b      	mov	r3, r9
 800534c:	1891      	adds	r1, r2, r2
 800534e:	64b9      	str	r1, [r7, #72]	; 0x48
 8005350:	415b      	adcs	r3, r3
 8005352:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005354:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005358:	4641      	mov	r1, r8
 800535a:	eb12 0a01 	adds.w	sl, r2, r1
 800535e:	4649      	mov	r1, r9
 8005360:	eb43 0b01 	adc.w	fp, r3, r1
 8005364:	f04f 0200 	mov.w	r2, #0
 8005368:	f04f 0300 	mov.w	r3, #0
 800536c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005370:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005374:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005378:	4692      	mov	sl, r2
 800537a:	469b      	mov	fp, r3
 800537c:	4643      	mov	r3, r8
 800537e:	eb1a 0303 	adds.w	r3, sl, r3
 8005382:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005386:	464b      	mov	r3, r9
 8005388:	eb4b 0303 	adc.w	r3, fp, r3
 800538c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	2200      	movs	r2, #0
 8005398:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800539c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80053a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80053a4:	460b      	mov	r3, r1
 80053a6:	18db      	adds	r3, r3, r3
 80053a8:	643b      	str	r3, [r7, #64]	; 0x40
 80053aa:	4613      	mov	r3, r2
 80053ac:	eb42 0303 	adc.w	r3, r2, r3
 80053b0:	647b      	str	r3, [r7, #68]	; 0x44
 80053b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80053b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80053ba:	f7fa ff59 	bl	8000270 <__aeabi_uldivmod>
 80053be:	4602      	mov	r2, r0
 80053c0:	460b      	mov	r3, r1
 80053c2:	4611      	mov	r1, r2
 80053c4:	4b3b      	ldr	r3, [pc, #236]	; (80054b4 <UART_SetConfig+0x2d4>)
 80053c6:	fba3 2301 	umull	r2, r3, r3, r1
 80053ca:	095b      	lsrs	r3, r3, #5
 80053cc:	2264      	movs	r2, #100	; 0x64
 80053ce:	fb02 f303 	mul.w	r3, r2, r3
 80053d2:	1acb      	subs	r3, r1, r3
 80053d4:	00db      	lsls	r3, r3, #3
 80053d6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80053da:	4b36      	ldr	r3, [pc, #216]	; (80054b4 <UART_SetConfig+0x2d4>)
 80053dc:	fba3 2302 	umull	r2, r3, r3, r2
 80053e0:	095b      	lsrs	r3, r3, #5
 80053e2:	005b      	lsls	r3, r3, #1
 80053e4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80053e8:	441c      	add	r4, r3
 80053ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80053ee:	2200      	movs	r2, #0
 80053f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80053f4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80053f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80053fc:	4642      	mov	r2, r8
 80053fe:	464b      	mov	r3, r9
 8005400:	1891      	adds	r1, r2, r2
 8005402:	63b9      	str	r1, [r7, #56]	; 0x38
 8005404:	415b      	adcs	r3, r3
 8005406:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005408:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800540c:	4641      	mov	r1, r8
 800540e:	1851      	adds	r1, r2, r1
 8005410:	6339      	str	r1, [r7, #48]	; 0x30
 8005412:	4649      	mov	r1, r9
 8005414:	414b      	adcs	r3, r1
 8005416:	637b      	str	r3, [r7, #52]	; 0x34
 8005418:	f04f 0200 	mov.w	r2, #0
 800541c:	f04f 0300 	mov.w	r3, #0
 8005420:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005424:	4659      	mov	r1, fp
 8005426:	00cb      	lsls	r3, r1, #3
 8005428:	4651      	mov	r1, sl
 800542a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800542e:	4651      	mov	r1, sl
 8005430:	00ca      	lsls	r2, r1, #3
 8005432:	4610      	mov	r0, r2
 8005434:	4619      	mov	r1, r3
 8005436:	4603      	mov	r3, r0
 8005438:	4642      	mov	r2, r8
 800543a:	189b      	adds	r3, r3, r2
 800543c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005440:	464b      	mov	r3, r9
 8005442:	460a      	mov	r2, r1
 8005444:	eb42 0303 	adc.w	r3, r2, r3
 8005448:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800544c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005458:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800545c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005460:	460b      	mov	r3, r1
 8005462:	18db      	adds	r3, r3, r3
 8005464:	62bb      	str	r3, [r7, #40]	; 0x28
 8005466:	4613      	mov	r3, r2
 8005468:	eb42 0303 	adc.w	r3, r2, r3
 800546c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800546e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005472:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005476:	f7fa fefb 	bl	8000270 <__aeabi_uldivmod>
 800547a:	4602      	mov	r2, r0
 800547c:	460b      	mov	r3, r1
 800547e:	4b0d      	ldr	r3, [pc, #52]	; (80054b4 <UART_SetConfig+0x2d4>)
 8005480:	fba3 1302 	umull	r1, r3, r3, r2
 8005484:	095b      	lsrs	r3, r3, #5
 8005486:	2164      	movs	r1, #100	; 0x64
 8005488:	fb01 f303 	mul.w	r3, r1, r3
 800548c:	1ad3      	subs	r3, r2, r3
 800548e:	00db      	lsls	r3, r3, #3
 8005490:	3332      	adds	r3, #50	; 0x32
 8005492:	4a08      	ldr	r2, [pc, #32]	; (80054b4 <UART_SetConfig+0x2d4>)
 8005494:	fba2 2303 	umull	r2, r3, r2, r3
 8005498:	095b      	lsrs	r3, r3, #5
 800549a:	f003 0207 	and.w	r2, r3, #7
 800549e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4422      	add	r2, r4
 80054a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80054a8:	e105      	b.n	80056b6 <UART_SetConfig+0x4d6>
 80054aa:	bf00      	nop
 80054ac:	40011000 	.word	0x40011000
 80054b0:	40011400 	.word	0x40011400
 80054b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80054b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80054bc:	2200      	movs	r2, #0
 80054be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80054c2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80054c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80054ca:	4642      	mov	r2, r8
 80054cc:	464b      	mov	r3, r9
 80054ce:	1891      	adds	r1, r2, r2
 80054d0:	6239      	str	r1, [r7, #32]
 80054d2:	415b      	adcs	r3, r3
 80054d4:	627b      	str	r3, [r7, #36]	; 0x24
 80054d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80054da:	4641      	mov	r1, r8
 80054dc:	1854      	adds	r4, r2, r1
 80054de:	4649      	mov	r1, r9
 80054e0:	eb43 0501 	adc.w	r5, r3, r1
 80054e4:	f04f 0200 	mov.w	r2, #0
 80054e8:	f04f 0300 	mov.w	r3, #0
 80054ec:	00eb      	lsls	r3, r5, #3
 80054ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80054f2:	00e2      	lsls	r2, r4, #3
 80054f4:	4614      	mov	r4, r2
 80054f6:	461d      	mov	r5, r3
 80054f8:	4643      	mov	r3, r8
 80054fa:	18e3      	adds	r3, r4, r3
 80054fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005500:	464b      	mov	r3, r9
 8005502:	eb45 0303 	adc.w	r3, r5, r3
 8005506:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800550a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	2200      	movs	r2, #0
 8005512:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005516:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800551a:	f04f 0200 	mov.w	r2, #0
 800551e:	f04f 0300 	mov.w	r3, #0
 8005522:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005526:	4629      	mov	r1, r5
 8005528:	008b      	lsls	r3, r1, #2
 800552a:	4621      	mov	r1, r4
 800552c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005530:	4621      	mov	r1, r4
 8005532:	008a      	lsls	r2, r1, #2
 8005534:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005538:	f7fa fe9a 	bl	8000270 <__aeabi_uldivmod>
 800553c:	4602      	mov	r2, r0
 800553e:	460b      	mov	r3, r1
 8005540:	4b60      	ldr	r3, [pc, #384]	; (80056c4 <UART_SetConfig+0x4e4>)
 8005542:	fba3 2302 	umull	r2, r3, r3, r2
 8005546:	095b      	lsrs	r3, r3, #5
 8005548:	011c      	lsls	r4, r3, #4
 800554a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800554e:	2200      	movs	r2, #0
 8005550:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005554:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005558:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800555c:	4642      	mov	r2, r8
 800555e:	464b      	mov	r3, r9
 8005560:	1891      	adds	r1, r2, r2
 8005562:	61b9      	str	r1, [r7, #24]
 8005564:	415b      	adcs	r3, r3
 8005566:	61fb      	str	r3, [r7, #28]
 8005568:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800556c:	4641      	mov	r1, r8
 800556e:	1851      	adds	r1, r2, r1
 8005570:	6139      	str	r1, [r7, #16]
 8005572:	4649      	mov	r1, r9
 8005574:	414b      	adcs	r3, r1
 8005576:	617b      	str	r3, [r7, #20]
 8005578:	f04f 0200 	mov.w	r2, #0
 800557c:	f04f 0300 	mov.w	r3, #0
 8005580:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005584:	4659      	mov	r1, fp
 8005586:	00cb      	lsls	r3, r1, #3
 8005588:	4651      	mov	r1, sl
 800558a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800558e:	4651      	mov	r1, sl
 8005590:	00ca      	lsls	r2, r1, #3
 8005592:	4610      	mov	r0, r2
 8005594:	4619      	mov	r1, r3
 8005596:	4603      	mov	r3, r0
 8005598:	4642      	mov	r2, r8
 800559a:	189b      	adds	r3, r3, r2
 800559c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80055a0:	464b      	mov	r3, r9
 80055a2:	460a      	mov	r2, r1
 80055a4:	eb42 0303 	adc.w	r3, r2, r3
 80055a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80055ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	2200      	movs	r2, #0
 80055b4:	67bb      	str	r3, [r7, #120]	; 0x78
 80055b6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80055b8:	f04f 0200 	mov.w	r2, #0
 80055bc:	f04f 0300 	mov.w	r3, #0
 80055c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80055c4:	4649      	mov	r1, r9
 80055c6:	008b      	lsls	r3, r1, #2
 80055c8:	4641      	mov	r1, r8
 80055ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80055ce:	4641      	mov	r1, r8
 80055d0:	008a      	lsls	r2, r1, #2
 80055d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80055d6:	f7fa fe4b 	bl	8000270 <__aeabi_uldivmod>
 80055da:	4602      	mov	r2, r0
 80055dc:	460b      	mov	r3, r1
 80055de:	4b39      	ldr	r3, [pc, #228]	; (80056c4 <UART_SetConfig+0x4e4>)
 80055e0:	fba3 1302 	umull	r1, r3, r3, r2
 80055e4:	095b      	lsrs	r3, r3, #5
 80055e6:	2164      	movs	r1, #100	; 0x64
 80055e8:	fb01 f303 	mul.w	r3, r1, r3
 80055ec:	1ad3      	subs	r3, r2, r3
 80055ee:	011b      	lsls	r3, r3, #4
 80055f0:	3332      	adds	r3, #50	; 0x32
 80055f2:	4a34      	ldr	r2, [pc, #208]	; (80056c4 <UART_SetConfig+0x4e4>)
 80055f4:	fba2 2303 	umull	r2, r3, r2, r3
 80055f8:	095b      	lsrs	r3, r3, #5
 80055fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80055fe:	441c      	add	r4, r3
 8005600:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005604:	2200      	movs	r2, #0
 8005606:	673b      	str	r3, [r7, #112]	; 0x70
 8005608:	677a      	str	r2, [r7, #116]	; 0x74
 800560a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800560e:	4642      	mov	r2, r8
 8005610:	464b      	mov	r3, r9
 8005612:	1891      	adds	r1, r2, r2
 8005614:	60b9      	str	r1, [r7, #8]
 8005616:	415b      	adcs	r3, r3
 8005618:	60fb      	str	r3, [r7, #12]
 800561a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800561e:	4641      	mov	r1, r8
 8005620:	1851      	adds	r1, r2, r1
 8005622:	6039      	str	r1, [r7, #0]
 8005624:	4649      	mov	r1, r9
 8005626:	414b      	adcs	r3, r1
 8005628:	607b      	str	r3, [r7, #4]
 800562a:	f04f 0200 	mov.w	r2, #0
 800562e:	f04f 0300 	mov.w	r3, #0
 8005632:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005636:	4659      	mov	r1, fp
 8005638:	00cb      	lsls	r3, r1, #3
 800563a:	4651      	mov	r1, sl
 800563c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005640:	4651      	mov	r1, sl
 8005642:	00ca      	lsls	r2, r1, #3
 8005644:	4610      	mov	r0, r2
 8005646:	4619      	mov	r1, r3
 8005648:	4603      	mov	r3, r0
 800564a:	4642      	mov	r2, r8
 800564c:	189b      	adds	r3, r3, r2
 800564e:	66bb      	str	r3, [r7, #104]	; 0x68
 8005650:	464b      	mov	r3, r9
 8005652:	460a      	mov	r2, r1
 8005654:	eb42 0303 	adc.w	r3, r2, r3
 8005658:	66fb      	str	r3, [r7, #108]	; 0x6c
 800565a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	2200      	movs	r2, #0
 8005662:	663b      	str	r3, [r7, #96]	; 0x60
 8005664:	667a      	str	r2, [r7, #100]	; 0x64
 8005666:	f04f 0200 	mov.w	r2, #0
 800566a:	f04f 0300 	mov.w	r3, #0
 800566e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005672:	4649      	mov	r1, r9
 8005674:	008b      	lsls	r3, r1, #2
 8005676:	4641      	mov	r1, r8
 8005678:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800567c:	4641      	mov	r1, r8
 800567e:	008a      	lsls	r2, r1, #2
 8005680:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005684:	f7fa fdf4 	bl	8000270 <__aeabi_uldivmod>
 8005688:	4602      	mov	r2, r0
 800568a:	460b      	mov	r3, r1
 800568c:	4b0d      	ldr	r3, [pc, #52]	; (80056c4 <UART_SetConfig+0x4e4>)
 800568e:	fba3 1302 	umull	r1, r3, r3, r2
 8005692:	095b      	lsrs	r3, r3, #5
 8005694:	2164      	movs	r1, #100	; 0x64
 8005696:	fb01 f303 	mul.w	r3, r1, r3
 800569a:	1ad3      	subs	r3, r2, r3
 800569c:	011b      	lsls	r3, r3, #4
 800569e:	3332      	adds	r3, #50	; 0x32
 80056a0:	4a08      	ldr	r2, [pc, #32]	; (80056c4 <UART_SetConfig+0x4e4>)
 80056a2:	fba2 2303 	umull	r2, r3, r2, r3
 80056a6:	095b      	lsrs	r3, r3, #5
 80056a8:	f003 020f 	and.w	r2, r3, #15
 80056ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4422      	add	r2, r4
 80056b4:	609a      	str	r2, [r3, #8]
}
 80056b6:	bf00      	nop
 80056b8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80056bc:	46bd      	mov	sp, r7
 80056be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056c2:	bf00      	nop
 80056c4:	51eb851f 	.word	0x51eb851f

080056c8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80056cc:	4904      	ldr	r1, [pc, #16]	; (80056e0 <MX_FATFS_Init+0x18>)
 80056ce:	4805      	ldr	r0, [pc, #20]	; (80056e4 <MX_FATFS_Init+0x1c>)
 80056d0:	f002 fec0 	bl	8008454 <FATFS_LinkDriver>
 80056d4:	4603      	mov	r3, r0
 80056d6:	461a      	mov	r2, r3
 80056d8:	4b03      	ldr	r3, [pc, #12]	; (80056e8 <MX_FATFS_Init+0x20>)
 80056da:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80056dc:	bf00      	nop
 80056de:	bd80      	pop	{r7, pc}
 80056e0:	20013330 	.word	0x20013330
 80056e4:	2000000c 	.word	0x2000000c
 80056e8:	2001332c 	.word	0x2001332c

080056ec <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80056ec:	b480      	push	{r7}
 80056ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80056f0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	46bd      	mov	sp, r7
 80056f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fa:	4770      	bx	lr

080056fc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b082      	sub	sp, #8
 8005700:	af00      	add	r7, sp, #0
 8005702:	4603      	mov	r3, r0
 8005704:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8005706:	79fb      	ldrb	r3, [r7, #7]
 8005708:	4618      	mov	r0, r3
 800570a:	f000 f9d9 	bl	8005ac0 <USER_SPI_initialize>
 800570e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8005710:	4618      	mov	r0, r3
 8005712:	3708      	adds	r7, #8
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}

08005718 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b082      	sub	sp, #8
 800571c:	af00      	add	r7, sp, #0
 800571e:	4603      	mov	r3, r0
 8005720:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8005722:	79fb      	ldrb	r3, [r7, #7]
 8005724:	4618      	mov	r0, r3
 8005726:	f000 fab7 	bl	8005c98 <USER_SPI_status>
 800572a:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800572c:	4618      	mov	r0, r3
 800572e:	3708      	adds	r7, #8
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}

08005734 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b084      	sub	sp, #16
 8005738:	af00      	add	r7, sp, #0
 800573a:	60b9      	str	r1, [r7, #8]
 800573c:	607a      	str	r2, [r7, #4]
 800573e:	603b      	str	r3, [r7, #0]
 8005740:	4603      	mov	r3, r0
 8005742:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8005744:	7bf8      	ldrb	r0, [r7, #15]
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	687a      	ldr	r2, [r7, #4]
 800574a:	68b9      	ldr	r1, [r7, #8]
 800574c:	f000 faba 	bl	8005cc4 <USER_SPI_read>
 8005750:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8005752:	4618      	mov	r0, r3
 8005754:	3710      	adds	r7, #16
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}

0800575a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800575a:	b580      	push	{r7, lr}
 800575c:	b084      	sub	sp, #16
 800575e:	af00      	add	r7, sp, #0
 8005760:	60b9      	str	r1, [r7, #8]
 8005762:	607a      	str	r2, [r7, #4]
 8005764:	603b      	str	r3, [r7, #0]
 8005766:	4603      	mov	r3, r0
 8005768:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800576a:	7bf8      	ldrb	r0, [r7, #15]
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	687a      	ldr	r2, [r7, #4]
 8005770:	68b9      	ldr	r1, [r7, #8]
 8005772:	f000 fb0d 	bl	8005d90 <USER_SPI_write>
 8005776:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8005778:	4618      	mov	r0, r3
 800577a:	3710      	adds	r7, #16
 800577c:	46bd      	mov	sp, r7
 800577e:	bd80      	pop	{r7, pc}

08005780 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b082      	sub	sp, #8
 8005784:	af00      	add	r7, sp, #0
 8005786:	4603      	mov	r3, r0
 8005788:	603a      	str	r2, [r7, #0]
 800578a:	71fb      	strb	r3, [r7, #7]
 800578c:	460b      	mov	r3, r1
 800578e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8005790:	79b9      	ldrb	r1, [r7, #6]
 8005792:	79fb      	ldrb	r3, [r7, #7]
 8005794:	683a      	ldr	r2, [r7, #0]
 8005796:	4618      	mov	r0, r3
 8005798:	f000 fb76 	bl	8005e88 <USER_SPI_ioctl>
 800579c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3708      	adds	r7, #8
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
	...

080057a8 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b082      	sub	sp, #8
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 80057b0:	f7fb ff5a 	bl	8001668 <HAL_GetTick>
 80057b4:	4603      	mov	r3, r0
 80057b6:	4a04      	ldr	r2, [pc, #16]	; (80057c8 <SPI_Timer_On+0x20>)
 80057b8:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 80057ba:	4a04      	ldr	r2, [pc, #16]	; (80057cc <SPI_Timer_On+0x24>)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6013      	str	r3, [r2, #0]
}
 80057c0:	bf00      	nop
 80057c2:	3708      	adds	r7, #8
 80057c4:	46bd      	mov	sp, r7
 80057c6:	bd80      	pop	{r7, pc}
 80057c8:	20013338 	.word	0x20013338
 80057cc:	2001333c 	.word	0x2001333c

080057d0 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80057d0:	b580      	push	{r7, lr}
 80057d2:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80057d4:	f7fb ff48 	bl	8001668 <HAL_GetTick>
 80057d8:	4602      	mov	r2, r0
 80057da:	4b06      	ldr	r3, [pc, #24]	; (80057f4 <SPI_Timer_Status+0x24>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	1ad2      	subs	r2, r2, r3
 80057e0:	4b05      	ldr	r3, [pc, #20]	; (80057f8 <SPI_Timer_Status+0x28>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	429a      	cmp	r2, r3
 80057e6:	bf34      	ite	cc
 80057e8:	2301      	movcc	r3, #1
 80057ea:	2300      	movcs	r3, #0
 80057ec:	b2db      	uxtb	r3, r3
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	bf00      	nop
 80057f4:	20013338 	.word	0x20013338
 80057f8:	2001333c 	.word	0x2001333c

080057fc <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b086      	sub	sp, #24
 8005800:	af02      	add	r7, sp, #8
 8005802:	4603      	mov	r3, r0
 8005804:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8005806:	f107 020f 	add.w	r2, r7, #15
 800580a:	1df9      	adds	r1, r7, #7
 800580c:	2332      	movs	r3, #50	; 0x32
 800580e:	9300      	str	r3, [sp, #0]
 8005810:	2301      	movs	r3, #1
 8005812:	4804      	ldr	r0, [pc, #16]	; (8005824 <xchg_spi+0x28>)
 8005814:	f7fd fb1f 	bl	8002e56 <HAL_SPI_TransmitReceive>
    return rxDat;
 8005818:	7bfb      	ldrb	r3, [r7, #15]
}
 800581a:	4618      	mov	r0, r3
 800581c:	3710      	adds	r7, #16
 800581e:	46bd      	mov	sp, r7
 8005820:	bd80      	pop	{r7, pc}
 8005822:	bf00      	nop
 8005824:	2000049c 	.word	0x2000049c

08005828 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8005828:	b590      	push	{r4, r7, lr}
 800582a:	b085      	sub	sp, #20
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8005832:	2300      	movs	r3, #0
 8005834:	60fb      	str	r3, [r7, #12]
 8005836:	e00a      	b.n	800584e <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8005838:	687a      	ldr	r2, [r7, #4]
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	18d4      	adds	r4, r2, r3
 800583e:	20ff      	movs	r0, #255	; 0xff
 8005840:	f7ff ffdc 	bl	80057fc <xchg_spi>
 8005844:	4603      	mov	r3, r0
 8005846:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	3301      	adds	r3, #1
 800584c:	60fb      	str	r3, [r7, #12]
 800584e:	68fa      	ldr	r2, [r7, #12]
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	429a      	cmp	r2, r3
 8005854:	d3f0      	bcc.n	8005838 <rcvr_spi_multi+0x10>
	}
}
 8005856:	bf00      	nop
 8005858:	bf00      	nop
 800585a:	3714      	adds	r7, #20
 800585c:	46bd      	mov	sp, r7
 800585e:	bd90      	pop	{r4, r7, pc}

08005860 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b084      	sub	sp, #16
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
 8005868:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 800586a:	2300      	movs	r3, #0
 800586c:	60fb      	str	r3, [r7, #12]
 800586e:	e009      	b.n	8005884 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 8005870:	687a      	ldr	r2, [r7, #4]
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	4413      	add	r3, r2
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	4618      	mov	r0, r3
 800587a:	f7ff ffbf 	bl	80057fc <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	3301      	adds	r3, #1
 8005882:	60fb      	str	r3, [r7, #12]
 8005884:	68fa      	ldr	r2, [r7, #12]
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	429a      	cmp	r2, r3
 800588a:	d3f1      	bcc.n	8005870 <xmit_spi_multi+0x10>
	}
}
 800588c:	bf00      	nop
 800588e:	bf00      	nop
 8005890:	3710      	adds	r7, #16
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}

08005896 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8005896:	b580      	push	{r7, lr}
 8005898:	b086      	sub	sp, #24
 800589a:	af00      	add	r7, sp, #0
 800589c:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800589e:	f7fb fee3 	bl	8001668 <HAL_GetTick>
 80058a2:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 80058a8:	20ff      	movs	r0, #255	; 0xff
 80058aa:	f7ff ffa7 	bl	80057fc <xchg_spi>
 80058ae:	4603      	mov	r3, r0
 80058b0:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 80058b2:	7bfb      	ldrb	r3, [r7, #15]
 80058b4:	2bff      	cmp	r3, #255	; 0xff
 80058b6:	d007      	beq.n	80058c8 <wait_ready+0x32>
 80058b8:	f7fb fed6 	bl	8001668 <HAL_GetTick>
 80058bc:	4602      	mov	r2, r0
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	1ad3      	subs	r3, r2, r3
 80058c2:	693a      	ldr	r2, [r7, #16]
 80058c4:	429a      	cmp	r2, r3
 80058c6:	d8ef      	bhi.n	80058a8 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 80058c8:	7bfb      	ldrb	r3, [r7, #15]
 80058ca:	2bff      	cmp	r3, #255	; 0xff
 80058cc:	bf0c      	ite	eq
 80058ce:	2301      	moveq	r3, #1
 80058d0:	2300      	movne	r3, #0
 80058d2:	b2db      	uxtb	r3, r3
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3718      	adds	r7, #24
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}

080058dc <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80058e0:	2201      	movs	r2, #1
 80058e2:	2102      	movs	r1, #2
 80058e4:	4803      	ldr	r0, [pc, #12]	; (80058f4 <despiselect+0x18>)
 80058e6:	f7fc fd7b 	bl	80023e0 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 80058ea:	20ff      	movs	r0, #255	; 0xff
 80058ec:	f7ff ff86 	bl	80057fc <xchg_spi>

}
 80058f0:	bf00      	nop
 80058f2:	bd80      	pop	{r7, pc}
 80058f4:	40020000 	.word	0x40020000

080058f8 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80058fc:	2200      	movs	r2, #0
 80058fe:	2102      	movs	r1, #2
 8005900:	4809      	ldr	r0, [pc, #36]	; (8005928 <spiselect+0x30>)
 8005902:	f7fc fd6d 	bl	80023e0 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8005906:	20ff      	movs	r0, #255	; 0xff
 8005908:	f7ff ff78 	bl	80057fc <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800590c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005910:	f7ff ffc1 	bl	8005896 <wait_ready>
 8005914:	4603      	mov	r3, r0
 8005916:	2b00      	cmp	r3, #0
 8005918:	d001      	beq.n	800591e <spiselect+0x26>
 800591a:	2301      	movs	r3, #1
 800591c:	e002      	b.n	8005924 <spiselect+0x2c>

	despiselect();
 800591e:	f7ff ffdd 	bl	80058dc <despiselect>
	return 0;	/* Timeout */
 8005922:	2300      	movs	r3, #0
}
 8005924:	4618      	mov	r0, r3
 8005926:	bd80      	pop	{r7, pc}
 8005928:	40020000 	.word	0x40020000

0800592c <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b084      	sub	sp, #16
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
 8005934:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8005936:	20c8      	movs	r0, #200	; 0xc8
 8005938:	f7ff ff36 	bl	80057a8 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 800593c:	20ff      	movs	r0, #255	; 0xff
 800593e:	f7ff ff5d 	bl	80057fc <xchg_spi>
 8005942:	4603      	mov	r3, r0
 8005944:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8005946:	7bfb      	ldrb	r3, [r7, #15]
 8005948:	2bff      	cmp	r3, #255	; 0xff
 800594a:	d104      	bne.n	8005956 <rcvr_datablock+0x2a>
 800594c:	f7ff ff40 	bl	80057d0 <SPI_Timer_Status>
 8005950:	4603      	mov	r3, r0
 8005952:	2b00      	cmp	r3, #0
 8005954:	d1f2      	bne.n	800593c <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8005956:	7bfb      	ldrb	r3, [r7, #15]
 8005958:	2bfe      	cmp	r3, #254	; 0xfe
 800595a:	d001      	beq.n	8005960 <rcvr_datablock+0x34>
 800595c:	2300      	movs	r3, #0
 800595e:	e00a      	b.n	8005976 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8005960:	6839      	ldr	r1, [r7, #0]
 8005962:	6878      	ldr	r0, [r7, #4]
 8005964:	f7ff ff60 	bl	8005828 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8005968:	20ff      	movs	r0, #255	; 0xff
 800596a:	f7ff ff47 	bl	80057fc <xchg_spi>
 800596e:	20ff      	movs	r0, #255	; 0xff
 8005970:	f7ff ff44 	bl	80057fc <xchg_spi>

	return 1;						/* Function succeeded */
 8005974:	2301      	movs	r3, #1
}
 8005976:	4618      	mov	r0, r3
 8005978:	3710      	adds	r7, #16
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}

0800597e <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800597e:	b580      	push	{r7, lr}
 8005980:	b084      	sub	sp, #16
 8005982:	af00      	add	r7, sp, #0
 8005984:	6078      	str	r0, [r7, #4]
 8005986:	460b      	mov	r3, r1
 8005988:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800598a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800598e:	f7ff ff82 	bl	8005896 <wait_ready>
 8005992:	4603      	mov	r3, r0
 8005994:	2b00      	cmp	r3, #0
 8005996:	d101      	bne.n	800599c <xmit_datablock+0x1e>
 8005998:	2300      	movs	r3, #0
 800599a:	e01e      	b.n	80059da <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 800599c:	78fb      	ldrb	r3, [r7, #3]
 800599e:	4618      	mov	r0, r3
 80059a0:	f7ff ff2c 	bl	80057fc <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 80059a4:	78fb      	ldrb	r3, [r7, #3]
 80059a6:	2bfd      	cmp	r3, #253	; 0xfd
 80059a8:	d016      	beq.n	80059d8 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 80059aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f7ff ff56 	bl	8005860 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 80059b4:	20ff      	movs	r0, #255	; 0xff
 80059b6:	f7ff ff21 	bl	80057fc <xchg_spi>
 80059ba:	20ff      	movs	r0, #255	; 0xff
 80059bc:	f7ff ff1e 	bl	80057fc <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 80059c0:	20ff      	movs	r0, #255	; 0xff
 80059c2:	f7ff ff1b 	bl	80057fc <xchg_spi>
 80059c6:	4603      	mov	r3, r0
 80059c8:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 80059ca:	7bfb      	ldrb	r3, [r7, #15]
 80059cc:	f003 031f 	and.w	r3, r3, #31
 80059d0:	2b05      	cmp	r3, #5
 80059d2:	d001      	beq.n	80059d8 <xmit_datablock+0x5a>
 80059d4:	2300      	movs	r3, #0
 80059d6:	e000      	b.n	80059da <xmit_datablock+0x5c>
	}
	return 1;
 80059d8:	2301      	movs	r3, #1
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3710      	adds	r7, #16
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}

080059e2 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80059e2:	b580      	push	{r7, lr}
 80059e4:	b084      	sub	sp, #16
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	4603      	mov	r3, r0
 80059ea:	6039      	str	r1, [r7, #0]
 80059ec:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80059ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	da0e      	bge.n	8005a14 <send_cmd+0x32>
		cmd &= 0x7F;
 80059f6:	79fb      	ldrb	r3, [r7, #7]
 80059f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80059fc:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80059fe:	2100      	movs	r1, #0
 8005a00:	2037      	movs	r0, #55	; 0x37
 8005a02:	f7ff ffee 	bl	80059e2 <send_cmd>
 8005a06:	4603      	mov	r3, r0
 8005a08:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8005a0a:	7bbb      	ldrb	r3, [r7, #14]
 8005a0c:	2b01      	cmp	r3, #1
 8005a0e:	d901      	bls.n	8005a14 <send_cmd+0x32>
 8005a10:	7bbb      	ldrb	r3, [r7, #14]
 8005a12:	e051      	b.n	8005ab8 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8005a14:	79fb      	ldrb	r3, [r7, #7]
 8005a16:	2b0c      	cmp	r3, #12
 8005a18:	d008      	beq.n	8005a2c <send_cmd+0x4a>
		despiselect();
 8005a1a:	f7ff ff5f 	bl	80058dc <despiselect>
		if (!spiselect()) return 0xFF;
 8005a1e:	f7ff ff6b 	bl	80058f8 <spiselect>
 8005a22:	4603      	mov	r3, r0
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d101      	bne.n	8005a2c <send_cmd+0x4a>
 8005a28:	23ff      	movs	r3, #255	; 0xff
 8005a2a:	e045      	b.n	8005ab8 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8005a2c:	79fb      	ldrb	r3, [r7, #7]
 8005a2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	4618      	mov	r0, r3
 8005a36:	f7ff fee1 	bl	80057fc <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	0e1b      	lsrs	r3, r3, #24
 8005a3e:	b2db      	uxtb	r3, r3
 8005a40:	4618      	mov	r0, r3
 8005a42:	f7ff fedb 	bl	80057fc <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	0c1b      	lsrs	r3, r3, #16
 8005a4a:	b2db      	uxtb	r3, r3
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f7ff fed5 	bl	80057fc <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	0a1b      	lsrs	r3, r3, #8
 8005a56:	b2db      	uxtb	r3, r3
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f7ff fecf 	bl	80057fc <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	b2db      	uxtb	r3, r3
 8005a62:	4618      	mov	r0, r3
 8005a64:	f7ff feca 	bl	80057fc <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8005a68:	2301      	movs	r3, #1
 8005a6a:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8005a6c:	79fb      	ldrb	r3, [r7, #7]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d101      	bne.n	8005a76 <send_cmd+0x94>
 8005a72:	2395      	movs	r3, #149	; 0x95
 8005a74:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8005a76:	79fb      	ldrb	r3, [r7, #7]
 8005a78:	2b08      	cmp	r3, #8
 8005a7a:	d101      	bne.n	8005a80 <send_cmd+0x9e>
 8005a7c:	2387      	movs	r3, #135	; 0x87
 8005a7e:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8005a80:	7bfb      	ldrb	r3, [r7, #15]
 8005a82:	4618      	mov	r0, r3
 8005a84:	f7ff feba 	bl	80057fc <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8005a88:	79fb      	ldrb	r3, [r7, #7]
 8005a8a:	2b0c      	cmp	r3, #12
 8005a8c:	d102      	bne.n	8005a94 <send_cmd+0xb2>
 8005a8e:	20ff      	movs	r0, #255	; 0xff
 8005a90:	f7ff feb4 	bl	80057fc <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8005a94:	230a      	movs	r3, #10
 8005a96:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8005a98:	20ff      	movs	r0, #255	; 0xff
 8005a9a:	f7ff feaf 	bl	80057fc <xchg_spi>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8005aa2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	da05      	bge.n	8005ab6 <send_cmd+0xd4>
 8005aaa:	7bfb      	ldrb	r3, [r7, #15]
 8005aac:	3b01      	subs	r3, #1
 8005aae:	73fb      	strb	r3, [r7, #15]
 8005ab0:	7bfb      	ldrb	r3, [r7, #15]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d1f0      	bne.n	8005a98 <send_cmd+0xb6>

	return res;							/* Return received response */
 8005ab6:	7bbb      	ldrb	r3, [r7, #14]
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3710      	adds	r7, #16
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}

08005ac0 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8005ac0:	b590      	push	{r4, r7, lr}
 8005ac2:	b085      	sub	sp, #20
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8005aca:	79fb      	ldrb	r3, [r7, #7]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d001      	beq.n	8005ad4 <USER_SPI_initialize+0x14>
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e0d6      	b.n	8005c82 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8005ad4:	4b6d      	ldr	r3, [pc, #436]	; (8005c8c <USER_SPI_initialize+0x1cc>)
 8005ad6:	781b      	ldrb	r3, [r3, #0]
 8005ad8:	b2db      	uxtb	r3, r3
 8005ada:	f003 0302 	and.w	r3, r3, #2
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d003      	beq.n	8005aea <USER_SPI_initialize+0x2a>
 8005ae2:	4b6a      	ldr	r3, [pc, #424]	; (8005c8c <USER_SPI_initialize+0x1cc>)
 8005ae4:	781b      	ldrb	r3, [r3, #0]
 8005ae6:	b2db      	uxtb	r3, r3
 8005ae8:	e0cb      	b.n	8005c82 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8005aea:	4b69      	ldr	r3, [pc, #420]	; (8005c90 <USER_SPI_initialize+0x1d0>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8005af4:	4b66      	ldr	r3, [pc, #408]	; (8005c90 <USER_SPI_initialize+0x1d0>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8005afc:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8005afe:	230a      	movs	r3, #10
 8005b00:	73fb      	strb	r3, [r7, #15]
 8005b02:	e005      	b.n	8005b10 <USER_SPI_initialize+0x50>
 8005b04:	20ff      	movs	r0, #255	; 0xff
 8005b06:	f7ff fe79 	bl	80057fc <xchg_spi>
 8005b0a:	7bfb      	ldrb	r3, [r7, #15]
 8005b0c:	3b01      	subs	r3, #1
 8005b0e:	73fb      	strb	r3, [r7, #15]
 8005b10:	7bfb      	ldrb	r3, [r7, #15]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d1f6      	bne.n	8005b04 <USER_SPI_initialize+0x44>

	ty = 0;
 8005b16:	2300      	movs	r3, #0
 8005b18:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8005b1a:	2100      	movs	r1, #0
 8005b1c:	2000      	movs	r0, #0
 8005b1e:	f7ff ff60 	bl	80059e2 <send_cmd>
 8005b22:	4603      	mov	r3, r0
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	f040 808b 	bne.w	8005c40 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8005b2a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005b2e:	f7ff fe3b 	bl	80057a8 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8005b32:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005b36:	2008      	movs	r0, #8
 8005b38:	f7ff ff53 	bl	80059e2 <send_cmd>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	2b01      	cmp	r3, #1
 8005b40:	d151      	bne.n	8005be6 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8005b42:	2300      	movs	r3, #0
 8005b44:	73fb      	strb	r3, [r7, #15]
 8005b46:	e00d      	b.n	8005b64 <USER_SPI_initialize+0xa4>
 8005b48:	7bfc      	ldrb	r4, [r7, #15]
 8005b4a:	20ff      	movs	r0, #255	; 0xff
 8005b4c:	f7ff fe56 	bl	80057fc <xchg_spi>
 8005b50:	4603      	mov	r3, r0
 8005b52:	461a      	mov	r2, r3
 8005b54:	f104 0310 	add.w	r3, r4, #16
 8005b58:	443b      	add	r3, r7
 8005b5a:	f803 2c08 	strb.w	r2, [r3, #-8]
 8005b5e:	7bfb      	ldrb	r3, [r7, #15]
 8005b60:	3301      	adds	r3, #1
 8005b62:	73fb      	strb	r3, [r7, #15]
 8005b64:	7bfb      	ldrb	r3, [r7, #15]
 8005b66:	2b03      	cmp	r3, #3
 8005b68:	d9ee      	bls.n	8005b48 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8005b6a:	7abb      	ldrb	r3, [r7, #10]
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d167      	bne.n	8005c40 <USER_SPI_initialize+0x180>
 8005b70:	7afb      	ldrb	r3, [r7, #11]
 8005b72:	2baa      	cmp	r3, #170	; 0xaa
 8005b74:	d164      	bne.n	8005c40 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8005b76:	bf00      	nop
 8005b78:	f7ff fe2a 	bl	80057d0 <SPI_Timer_Status>
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d007      	beq.n	8005b92 <USER_SPI_initialize+0xd2>
 8005b82:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8005b86:	20a9      	movs	r0, #169	; 0xa9
 8005b88:	f7ff ff2b 	bl	80059e2 <send_cmd>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d1f2      	bne.n	8005b78 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8005b92:	f7ff fe1d 	bl	80057d0 <SPI_Timer_Status>
 8005b96:	4603      	mov	r3, r0
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d051      	beq.n	8005c40 <USER_SPI_initialize+0x180>
 8005b9c:	2100      	movs	r1, #0
 8005b9e:	203a      	movs	r0, #58	; 0x3a
 8005ba0:	f7ff ff1f 	bl	80059e2 <send_cmd>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d14a      	bne.n	8005c40 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8005baa:	2300      	movs	r3, #0
 8005bac:	73fb      	strb	r3, [r7, #15]
 8005bae:	e00d      	b.n	8005bcc <USER_SPI_initialize+0x10c>
 8005bb0:	7bfc      	ldrb	r4, [r7, #15]
 8005bb2:	20ff      	movs	r0, #255	; 0xff
 8005bb4:	f7ff fe22 	bl	80057fc <xchg_spi>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	461a      	mov	r2, r3
 8005bbc:	f104 0310 	add.w	r3, r4, #16
 8005bc0:	443b      	add	r3, r7
 8005bc2:	f803 2c08 	strb.w	r2, [r3, #-8]
 8005bc6:	7bfb      	ldrb	r3, [r7, #15]
 8005bc8:	3301      	adds	r3, #1
 8005bca:	73fb      	strb	r3, [r7, #15]
 8005bcc:	7bfb      	ldrb	r3, [r7, #15]
 8005bce:	2b03      	cmp	r3, #3
 8005bd0:	d9ee      	bls.n	8005bb0 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8005bd2:	7a3b      	ldrb	r3, [r7, #8]
 8005bd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d001      	beq.n	8005be0 <USER_SPI_initialize+0x120>
 8005bdc:	230c      	movs	r3, #12
 8005bde:	e000      	b.n	8005be2 <USER_SPI_initialize+0x122>
 8005be0:	2304      	movs	r3, #4
 8005be2:	737b      	strb	r3, [r7, #13]
 8005be4:	e02c      	b.n	8005c40 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8005be6:	2100      	movs	r1, #0
 8005be8:	20a9      	movs	r0, #169	; 0xa9
 8005bea:	f7ff fefa 	bl	80059e2 <send_cmd>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	d804      	bhi.n	8005bfe <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8005bf4:	2302      	movs	r3, #2
 8005bf6:	737b      	strb	r3, [r7, #13]
 8005bf8:	23a9      	movs	r3, #169	; 0xa9
 8005bfa:	73bb      	strb	r3, [r7, #14]
 8005bfc:	e003      	b.n	8005c06 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8005bfe:	2301      	movs	r3, #1
 8005c00:	737b      	strb	r3, [r7, #13]
 8005c02:	2301      	movs	r3, #1
 8005c04:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8005c06:	bf00      	nop
 8005c08:	f7ff fde2 	bl	80057d0 <SPI_Timer_Status>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d007      	beq.n	8005c22 <USER_SPI_initialize+0x162>
 8005c12:	7bbb      	ldrb	r3, [r7, #14]
 8005c14:	2100      	movs	r1, #0
 8005c16:	4618      	mov	r0, r3
 8005c18:	f7ff fee3 	bl	80059e2 <send_cmd>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d1f2      	bne.n	8005c08 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8005c22:	f7ff fdd5 	bl	80057d0 <SPI_Timer_Status>
 8005c26:	4603      	mov	r3, r0
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d007      	beq.n	8005c3c <USER_SPI_initialize+0x17c>
 8005c2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005c30:	2010      	movs	r0, #16
 8005c32:	f7ff fed6 	bl	80059e2 <send_cmd>
 8005c36:	4603      	mov	r3, r0
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d001      	beq.n	8005c40 <USER_SPI_initialize+0x180>
				ty = 0;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8005c40:	4a14      	ldr	r2, [pc, #80]	; (8005c94 <USER_SPI_initialize+0x1d4>)
 8005c42:	7b7b      	ldrb	r3, [r7, #13]
 8005c44:	7013      	strb	r3, [r2, #0]
	despiselect();
 8005c46:	f7ff fe49 	bl	80058dc <despiselect>

	if (ty) {			/* OK */
 8005c4a:	7b7b      	ldrb	r3, [r7, #13]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d012      	beq.n	8005c76 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8005c50:	4b0f      	ldr	r3, [pc, #60]	; (8005c90 <USER_SPI_initialize+0x1d0>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8005c5a:	4b0d      	ldr	r3, [pc, #52]	; (8005c90 <USER_SPI_initialize+0x1d0>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f042 0210 	orr.w	r2, r2, #16
 8005c62:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8005c64:	4b09      	ldr	r3, [pc, #36]	; (8005c8c <USER_SPI_initialize+0x1cc>)
 8005c66:	781b      	ldrb	r3, [r3, #0]
 8005c68:	b2db      	uxtb	r3, r3
 8005c6a:	f023 0301 	bic.w	r3, r3, #1
 8005c6e:	b2da      	uxtb	r2, r3
 8005c70:	4b06      	ldr	r3, [pc, #24]	; (8005c8c <USER_SPI_initialize+0x1cc>)
 8005c72:	701a      	strb	r2, [r3, #0]
 8005c74:	e002      	b.n	8005c7c <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8005c76:	4b05      	ldr	r3, [pc, #20]	; (8005c8c <USER_SPI_initialize+0x1cc>)
 8005c78:	2201      	movs	r2, #1
 8005c7a:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8005c7c:	4b03      	ldr	r3, [pc, #12]	; (8005c8c <USER_SPI_initialize+0x1cc>)
 8005c7e:	781b      	ldrb	r3, [r3, #0]
 8005c80:	b2db      	uxtb	r3, r3
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	3714      	adds	r7, #20
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd90      	pop	{r4, r7, pc}
 8005c8a:	bf00      	nop
 8005c8c:	20000020 	.word	0x20000020
 8005c90:	2000049c 	.word	0x2000049c
 8005c94:	20013334 	.word	0x20013334

08005c98 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b083      	sub	sp, #12
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8005ca2:	79fb      	ldrb	r3, [r7, #7]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d001      	beq.n	8005cac <USER_SPI_status+0x14>
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e002      	b.n	8005cb2 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8005cac:	4b04      	ldr	r3, [pc, #16]	; (8005cc0 <USER_SPI_status+0x28>)
 8005cae:	781b      	ldrb	r3, [r3, #0]
 8005cb0:	b2db      	uxtb	r3, r3
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	370c      	adds	r7, #12
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbc:	4770      	bx	lr
 8005cbe:	bf00      	nop
 8005cc0:	20000020 	.word	0x20000020

08005cc4 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b084      	sub	sp, #16
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	60b9      	str	r1, [r7, #8]
 8005ccc:	607a      	str	r2, [r7, #4]
 8005cce:	603b      	str	r3, [r7, #0]
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8005cd4:	7bfb      	ldrb	r3, [r7, #15]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d102      	bne.n	8005ce0 <USER_SPI_read+0x1c>
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d101      	bne.n	8005ce4 <USER_SPI_read+0x20>
 8005ce0:	2304      	movs	r3, #4
 8005ce2:	e04d      	b.n	8005d80 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8005ce4:	4b28      	ldr	r3, [pc, #160]	; (8005d88 <USER_SPI_read+0xc4>)
 8005ce6:	781b      	ldrb	r3, [r3, #0]
 8005ce8:	b2db      	uxtb	r3, r3
 8005cea:	f003 0301 	and.w	r3, r3, #1
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d001      	beq.n	8005cf6 <USER_SPI_read+0x32>
 8005cf2:	2303      	movs	r3, #3
 8005cf4:	e044      	b.n	8005d80 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8005cf6:	4b25      	ldr	r3, [pc, #148]	; (8005d8c <USER_SPI_read+0xc8>)
 8005cf8:	781b      	ldrb	r3, [r3, #0]
 8005cfa:	f003 0308 	and.w	r3, r3, #8
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d102      	bne.n	8005d08 <USER_SPI_read+0x44>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	025b      	lsls	r3, r3, #9
 8005d06:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d111      	bne.n	8005d32 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8005d0e:	6879      	ldr	r1, [r7, #4]
 8005d10:	2011      	movs	r0, #17
 8005d12:	f7ff fe66 	bl	80059e2 <send_cmd>
 8005d16:	4603      	mov	r3, r0
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d129      	bne.n	8005d70 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8005d1c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005d20:	68b8      	ldr	r0, [r7, #8]
 8005d22:	f7ff fe03 	bl	800592c <rcvr_datablock>
 8005d26:	4603      	mov	r3, r0
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d021      	beq.n	8005d70 <USER_SPI_read+0xac>
			count = 0;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	603b      	str	r3, [r7, #0]
 8005d30:	e01e      	b.n	8005d70 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8005d32:	6879      	ldr	r1, [r7, #4]
 8005d34:	2012      	movs	r0, #18
 8005d36:	f7ff fe54 	bl	80059e2 <send_cmd>
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d117      	bne.n	8005d70 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8005d40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005d44:	68b8      	ldr	r0, [r7, #8]
 8005d46:	f7ff fdf1 	bl	800592c <rcvr_datablock>
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d00a      	beq.n	8005d66 <USER_SPI_read+0xa2>
				buff += 512;
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005d56:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	3b01      	subs	r3, #1
 8005d5c:	603b      	str	r3, [r7, #0]
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d1ed      	bne.n	8005d40 <USER_SPI_read+0x7c>
 8005d64:	e000      	b.n	8005d68 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8005d66:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8005d68:	2100      	movs	r1, #0
 8005d6a:	200c      	movs	r0, #12
 8005d6c:	f7ff fe39 	bl	80059e2 <send_cmd>
		}
	}
	despiselect();
 8005d70:	f7ff fdb4 	bl	80058dc <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	bf14      	ite	ne
 8005d7a:	2301      	movne	r3, #1
 8005d7c:	2300      	moveq	r3, #0
 8005d7e:	b2db      	uxtb	r3, r3
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	3710      	adds	r7, #16
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}
 8005d88:	20000020 	.word	0x20000020
 8005d8c:	20013334 	.word	0x20013334

08005d90 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b084      	sub	sp, #16
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	60b9      	str	r1, [r7, #8]
 8005d98:	607a      	str	r2, [r7, #4]
 8005d9a:	603b      	str	r3, [r7, #0]
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8005da0:	7bfb      	ldrb	r3, [r7, #15]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d102      	bne.n	8005dac <USER_SPI_write+0x1c>
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d101      	bne.n	8005db0 <USER_SPI_write+0x20>
 8005dac:	2304      	movs	r3, #4
 8005dae:	e063      	b.n	8005e78 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8005db0:	4b33      	ldr	r3, [pc, #204]	; (8005e80 <USER_SPI_write+0xf0>)
 8005db2:	781b      	ldrb	r3, [r3, #0]
 8005db4:	b2db      	uxtb	r3, r3
 8005db6:	f003 0301 	and.w	r3, r3, #1
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d001      	beq.n	8005dc2 <USER_SPI_write+0x32>
 8005dbe:	2303      	movs	r3, #3
 8005dc0:	e05a      	b.n	8005e78 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8005dc2:	4b2f      	ldr	r3, [pc, #188]	; (8005e80 <USER_SPI_write+0xf0>)
 8005dc4:	781b      	ldrb	r3, [r3, #0]
 8005dc6:	b2db      	uxtb	r3, r3
 8005dc8:	f003 0304 	and.w	r3, r3, #4
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d001      	beq.n	8005dd4 <USER_SPI_write+0x44>
 8005dd0:	2302      	movs	r3, #2
 8005dd2:	e051      	b.n	8005e78 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8005dd4:	4b2b      	ldr	r3, [pc, #172]	; (8005e84 <USER_SPI_write+0xf4>)
 8005dd6:	781b      	ldrb	r3, [r3, #0]
 8005dd8:	f003 0308 	and.w	r3, r3, #8
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d102      	bne.n	8005de6 <USER_SPI_write+0x56>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	025b      	lsls	r3, r3, #9
 8005de4:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d110      	bne.n	8005e0e <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8005dec:	6879      	ldr	r1, [r7, #4]
 8005dee:	2018      	movs	r0, #24
 8005df0:	f7ff fdf7 	bl	80059e2 <send_cmd>
 8005df4:	4603      	mov	r3, r0
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d136      	bne.n	8005e68 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8005dfa:	21fe      	movs	r1, #254	; 0xfe
 8005dfc:	68b8      	ldr	r0, [r7, #8]
 8005dfe:	f7ff fdbe 	bl	800597e <xmit_datablock>
 8005e02:	4603      	mov	r3, r0
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d02f      	beq.n	8005e68 <USER_SPI_write+0xd8>
			count = 0;
 8005e08:	2300      	movs	r3, #0
 8005e0a:	603b      	str	r3, [r7, #0]
 8005e0c:	e02c      	b.n	8005e68 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8005e0e:	4b1d      	ldr	r3, [pc, #116]	; (8005e84 <USER_SPI_write+0xf4>)
 8005e10:	781b      	ldrb	r3, [r3, #0]
 8005e12:	f003 0306 	and.w	r3, r3, #6
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d003      	beq.n	8005e22 <USER_SPI_write+0x92>
 8005e1a:	6839      	ldr	r1, [r7, #0]
 8005e1c:	2097      	movs	r0, #151	; 0x97
 8005e1e:	f7ff fde0 	bl	80059e2 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8005e22:	6879      	ldr	r1, [r7, #4]
 8005e24:	2019      	movs	r0, #25
 8005e26:	f7ff fddc 	bl	80059e2 <send_cmd>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d11b      	bne.n	8005e68 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8005e30:	21fc      	movs	r1, #252	; 0xfc
 8005e32:	68b8      	ldr	r0, [r7, #8]
 8005e34:	f7ff fda3 	bl	800597e <xmit_datablock>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d00a      	beq.n	8005e54 <USER_SPI_write+0xc4>
				buff += 512;
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005e44:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	3b01      	subs	r3, #1
 8005e4a:	603b      	str	r3, [r7, #0]
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d1ee      	bne.n	8005e30 <USER_SPI_write+0xa0>
 8005e52:	e000      	b.n	8005e56 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8005e54:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8005e56:	21fd      	movs	r1, #253	; 0xfd
 8005e58:	2000      	movs	r0, #0
 8005e5a:	f7ff fd90 	bl	800597e <xmit_datablock>
 8005e5e:	4603      	mov	r3, r0
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d101      	bne.n	8005e68 <USER_SPI_write+0xd8>
 8005e64:	2301      	movs	r3, #1
 8005e66:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8005e68:	f7ff fd38 	bl	80058dc <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	bf14      	ite	ne
 8005e72:	2301      	movne	r3, #1
 8005e74:	2300      	moveq	r3, #0
 8005e76:	b2db      	uxtb	r3, r3
}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	3710      	adds	r7, #16
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bd80      	pop	{r7, pc}
 8005e80:	20000020 	.word	0x20000020
 8005e84:	20013334 	.word	0x20013334

08005e88 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b08c      	sub	sp, #48	; 0x30
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	4603      	mov	r3, r0
 8005e90:	603a      	str	r2, [r7, #0]
 8005e92:	71fb      	strb	r3, [r7, #7]
 8005e94:	460b      	mov	r3, r1
 8005e96:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8005e98:	79fb      	ldrb	r3, [r7, #7]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d001      	beq.n	8005ea2 <USER_SPI_ioctl+0x1a>
 8005e9e:	2304      	movs	r3, #4
 8005ea0:	e15a      	b.n	8006158 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8005ea2:	4baf      	ldr	r3, [pc, #700]	; (8006160 <USER_SPI_ioctl+0x2d8>)
 8005ea4:	781b      	ldrb	r3, [r3, #0]
 8005ea6:	b2db      	uxtb	r3, r3
 8005ea8:	f003 0301 	and.w	r3, r3, #1
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d001      	beq.n	8005eb4 <USER_SPI_ioctl+0x2c>
 8005eb0:	2303      	movs	r3, #3
 8005eb2:	e151      	b.n	8006158 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 8005eba:	79bb      	ldrb	r3, [r7, #6]
 8005ebc:	2b04      	cmp	r3, #4
 8005ebe:	f200 8136 	bhi.w	800612e <USER_SPI_ioctl+0x2a6>
 8005ec2:	a201      	add	r2, pc, #4	; (adr r2, 8005ec8 <USER_SPI_ioctl+0x40>)
 8005ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ec8:	08005edd 	.word	0x08005edd
 8005ecc:	08005ef1 	.word	0x08005ef1
 8005ed0:	0800612f 	.word	0x0800612f
 8005ed4:	08005f9d 	.word	0x08005f9d
 8005ed8:	08006093 	.word	0x08006093
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8005edc:	f7ff fd0c 	bl	80058f8 <spiselect>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	f000 8127 	beq.w	8006136 <USER_SPI_ioctl+0x2ae>
 8005ee8:	2300      	movs	r3, #0
 8005eea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8005eee:	e122      	b.n	8006136 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8005ef0:	2100      	movs	r1, #0
 8005ef2:	2009      	movs	r0, #9
 8005ef4:	f7ff fd75 	bl	80059e2 <send_cmd>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	f040 811d 	bne.w	800613a <USER_SPI_ioctl+0x2b2>
 8005f00:	f107 030c 	add.w	r3, r7, #12
 8005f04:	2110      	movs	r1, #16
 8005f06:	4618      	mov	r0, r3
 8005f08:	f7ff fd10 	bl	800592c <rcvr_datablock>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	f000 8113 	beq.w	800613a <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8005f14:	7b3b      	ldrb	r3, [r7, #12]
 8005f16:	099b      	lsrs	r3, r3, #6
 8005f18:	b2db      	uxtb	r3, r3
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d111      	bne.n	8005f42 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8005f1e:	7d7b      	ldrb	r3, [r7, #21]
 8005f20:	461a      	mov	r2, r3
 8005f22:	7d3b      	ldrb	r3, [r7, #20]
 8005f24:	021b      	lsls	r3, r3, #8
 8005f26:	4413      	add	r3, r2
 8005f28:	461a      	mov	r2, r3
 8005f2a:	7cfb      	ldrb	r3, [r7, #19]
 8005f2c:	041b      	lsls	r3, r3, #16
 8005f2e:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8005f32:	4413      	add	r3, r2
 8005f34:	3301      	adds	r3, #1
 8005f36:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8005f38:	69fb      	ldr	r3, [r7, #28]
 8005f3a:	029a      	lsls	r2, r3, #10
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	601a      	str	r2, [r3, #0]
 8005f40:	e028      	b.n	8005f94 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8005f42:	7c7b      	ldrb	r3, [r7, #17]
 8005f44:	f003 030f 	and.w	r3, r3, #15
 8005f48:	b2da      	uxtb	r2, r3
 8005f4a:	7dbb      	ldrb	r3, [r7, #22]
 8005f4c:	09db      	lsrs	r3, r3, #7
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	4413      	add	r3, r2
 8005f52:	b2da      	uxtb	r2, r3
 8005f54:	7d7b      	ldrb	r3, [r7, #21]
 8005f56:	005b      	lsls	r3, r3, #1
 8005f58:	b2db      	uxtb	r3, r3
 8005f5a:	f003 0306 	and.w	r3, r3, #6
 8005f5e:	b2db      	uxtb	r3, r3
 8005f60:	4413      	add	r3, r2
 8005f62:	b2db      	uxtb	r3, r3
 8005f64:	3302      	adds	r3, #2
 8005f66:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8005f6a:	7d3b      	ldrb	r3, [r7, #20]
 8005f6c:	099b      	lsrs	r3, r3, #6
 8005f6e:	b2db      	uxtb	r3, r3
 8005f70:	461a      	mov	r2, r3
 8005f72:	7cfb      	ldrb	r3, [r7, #19]
 8005f74:	009b      	lsls	r3, r3, #2
 8005f76:	441a      	add	r2, r3
 8005f78:	7cbb      	ldrb	r3, [r7, #18]
 8005f7a:	029b      	lsls	r3, r3, #10
 8005f7c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005f80:	4413      	add	r3, r2
 8005f82:	3301      	adds	r3, #1
 8005f84:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8005f86:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005f8a:	3b09      	subs	r3, #9
 8005f8c:	69fa      	ldr	r2, [r7, #28]
 8005f8e:	409a      	lsls	r2, r3
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8005f94:	2300      	movs	r3, #0
 8005f96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8005f9a:	e0ce      	b.n	800613a <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8005f9c:	4b71      	ldr	r3, [pc, #452]	; (8006164 <USER_SPI_ioctl+0x2dc>)
 8005f9e:	781b      	ldrb	r3, [r3, #0]
 8005fa0:	f003 0304 	and.w	r3, r3, #4
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d031      	beq.n	800600c <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8005fa8:	2100      	movs	r1, #0
 8005faa:	208d      	movs	r0, #141	; 0x8d
 8005fac:	f7ff fd19 	bl	80059e2 <send_cmd>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	f040 80c3 	bne.w	800613e <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8005fb8:	20ff      	movs	r0, #255	; 0xff
 8005fba:	f7ff fc1f 	bl	80057fc <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8005fbe:	f107 030c 	add.w	r3, r7, #12
 8005fc2:	2110      	movs	r1, #16
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f7ff fcb1 	bl	800592c <rcvr_datablock>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	f000 80b6 	beq.w	800613e <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8005fd2:	2330      	movs	r3, #48	; 0x30
 8005fd4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8005fd8:	e007      	b.n	8005fea <USER_SPI_ioctl+0x162>
 8005fda:	20ff      	movs	r0, #255	; 0xff
 8005fdc:	f7ff fc0e 	bl	80057fc <xchg_spi>
 8005fe0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005fe4:	3b01      	subs	r3, #1
 8005fe6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8005fea:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d1f3      	bne.n	8005fda <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8005ff2:	7dbb      	ldrb	r3, [r7, #22]
 8005ff4:	091b      	lsrs	r3, r3, #4
 8005ff6:	b2db      	uxtb	r3, r3
 8005ff8:	461a      	mov	r2, r3
 8005ffa:	2310      	movs	r3, #16
 8005ffc:	fa03 f202 	lsl.w	r2, r3, r2
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8006004:	2300      	movs	r3, #0
 8006006:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800600a:	e098      	b.n	800613e <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800600c:	2100      	movs	r1, #0
 800600e:	2009      	movs	r0, #9
 8006010:	f7ff fce7 	bl	80059e2 <send_cmd>
 8006014:	4603      	mov	r3, r0
 8006016:	2b00      	cmp	r3, #0
 8006018:	f040 8091 	bne.w	800613e <USER_SPI_ioctl+0x2b6>
 800601c:	f107 030c 	add.w	r3, r7, #12
 8006020:	2110      	movs	r1, #16
 8006022:	4618      	mov	r0, r3
 8006024:	f7ff fc82 	bl	800592c <rcvr_datablock>
 8006028:	4603      	mov	r3, r0
 800602a:	2b00      	cmp	r3, #0
 800602c:	f000 8087 	beq.w	800613e <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8006030:	4b4c      	ldr	r3, [pc, #304]	; (8006164 <USER_SPI_ioctl+0x2dc>)
 8006032:	781b      	ldrb	r3, [r3, #0]
 8006034:	f003 0302 	and.w	r3, r3, #2
 8006038:	2b00      	cmp	r3, #0
 800603a:	d012      	beq.n	8006062 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800603c:	7dbb      	ldrb	r3, [r7, #22]
 800603e:	005b      	lsls	r3, r3, #1
 8006040:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8006044:	7dfa      	ldrb	r2, [r7, #23]
 8006046:	09d2      	lsrs	r2, r2, #7
 8006048:	b2d2      	uxtb	r2, r2
 800604a:	4413      	add	r3, r2
 800604c:	1c5a      	adds	r2, r3, #1
 800604e:	7e7b      	ldrb	r3, [r7, #25]
 8006050:	099b      	lsrs	r3, r3, #6
 8006052:	b2db      	uxtb	r3, r3
 8006054:	3b01      	subs	r3, #1
 8006056:	fa02 f303 	lsl.w	r3, r2, r3
 800605a:	461a      	mov	r2, r3
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	601a      	str	r2, [r3, #0]
 8006060:	e013      	b.n	800608a <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8006062:	7dbb      	ldrb	r3, [r7, #22]
 8006064:	109b      	asrs	r3, r3, #2
 8006066:	b29b      	uxth	r3, r3
 8006068:	f003 031f 	and.w	r3, r3, #31
 800606c:	3301      	adds	r3, #1
 800606e:	7dfa      	ldrb	r2, [r7, #23]
 8006070:	00d2      	lsls	r2, r2, #3
 8006072:	f002 0218 	and.w	r2, r2, #24
 8006076:	7df9      	ldrb	r1, [r7, #23]
 8006078:	0949      	lsrs	r1, r1, #5
 800607a:	b2c9      	uxtb	r1, r1
 800607c:	440a      	add	r2, r1
 800607e:	3201      	adds	r2, #1
 8006080:	fb02 f303 	mul.w	r3, r2, r3
 8006084:	461a      	mov	r2, r3
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800608a:	2300      	movs	r3, #0
 800608c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8006090:	e055      	b.n	800613e <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8006092:	4b34      	ldr	r3, [pc, #208]	; (8006164 <USER_SPI_ioctl+0x2dc>)
 8006094:	781b      	ldrb	r3, [r3, #0]
 8006096:	f003 0306 	and.w	r3, r3, #6
 800609a:	2b00      	cmp	r3, #0
 800609c:	d051      	beq.n	8006142 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800609e:	f107 020c 	add.w	r2, r7, #12
 80060a2:	79fb      	ldrb	r3, [r7, #7]
 80060a4:	210b      	movs	r1, #11
 80060a6:	4618      	mov	r0, r3
 80060a8:	f7ff feee 	bl	8005e88 <USER_SPI_ioctl>
 80060ac:	4603      	mov	r3, r0
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d149      	bne.n	8006146 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80060b2:	7b3b      	ldrb	r3, [r7, #12]
 80060b4:	099b      	lsrs	r3, r3, #6
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d104      	bne.n	80060c6 <USER_SPI_ioctl+0x23e>
 80060bc:	7dbb      	ldrb	r3, [r7, #22]
 80060be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d041      	beq.n	800614a <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	623b      	str	r3, [r7, #32]
 80060ca:	6a3b      	ldr	r3, [r7, #32]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	62bb      	str	r3, [r7, #40]	; 0x28
 80060d0:	6a3b      	ldr	r3, [r7, #32]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 80060d6:	4b23      	ldr	r3, [pc, #140]	; (8006164 <USER_SPI_ioctl+0x2dc>)
 80060d8:	781b      	ldrb	r3, [r3, #0]
 80060da:	f003 0308 	and.w	r3, r3, #8
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d105      	bne.n	80060ee <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 80060e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060e4:	025b      	lsls	r3, r3, #9
 80060e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80060e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ea:	025b      	lsls	r3, r3, #9
 80060ec:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80060ee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80060f0:	2020      	movs	r0, #32
 80060f2:	f7ff fc76 	bl	80059e2 <send_cmd>
 80060f6:	4603      	mov	r3, r0
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d128      	bne.n	800614e <USER_SPI_ioctl+0x2c6>
 80060fc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80060fe:	2021      	movs	r0, #33	; 0x21
 8006100:	f7ff fc6f 	bl	80059e2 <send_cmd>
 8006104:	4603      	mov	r3, r0
 8006106:	2b00      	cmp	r3, #0
 8006108:	d121      	bne.n	800614e <USER_SPI_ioctl+0x2c6>
 800610a:	2100      	movs	r1, #0
 800610c:	2026      	movs	r0, #38	; 0x26
 800610e:	f7ff fc68 	bl	80059e2 <send_cmd>
 8006112:	4603      	mov	r3, r0
 8006114:	2b00      	cmp	r3, #0
 8006116:	d11a      	bne.n	800614e <USER_SPI_ioctl+0x2c6>
 8006118:	f247 5030 	movw	r0, #30000	; 0x7530
 800611c:	f7ff fbbb 	bl	8005896 <wait_ready>
 8006120:	4603      	mov	r3, r0
 8006122:	2b00      	cmp	r3, #0
 8006124:	d013      	beq.n	800614e <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8006126:	2300      	movs	r3, #0
 8006128:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800612c:	e00f      	b.n	800614e <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800612e:	2304      	movs	r3, #4
 8006130:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8006134:	e00c      	b.n	8006150 <USER_SPI_ioctl+0x2c8>
		break;
 8006136:	bf00      	nop
 8006138:	e00a      	b.n	8006150 <USER_SPI_ioctl+0x2c8>
		break;
 800613a:	bf00      	nop
 800613c:	e008      	b.n	8006150 <USER_SPI_ioctl+0x2c8>
		break;
 800613e:	bf00      	nop
 8006140:	e006      	b.n	8006150 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8006142:	bf00      	nop
 8006144:	e004      	b.n	8006150 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8006146:	bf00      	nop
 8006148:	e002      	b.n	8006150 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800614a:	bf00      	nop
 800614c:	e000      	b.n	8006150 <USER_SPI_ioctl+0x2c8>
		break;
 800614e:	bf00      	nop
	}

	despiselect();
 8006150:	f7ff fbc4 	bl	80058dc <despiselect>

	return res;
 8006154:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006158:	4618      	mov	r0, r3
 800615a:	3730      	adds	r7, #48	; 0x30
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}
 8006160:	20000020 	.word	0x20000020
 8006164:	20013334 	.word	0x20013334

08006168 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b084      	sub	sp, #16
 800616c:	af00      	add	r7, sp, #0
 800616e:	4603      	mov	r3, r0
 8006170:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8006172:	79fb      	ldrb	r3, [r7, #7]
 8006174:	4a08      	ldr	r2, [pc, #32]	; (8006198 <disk_status+0x30>)
 8006176:	009b      	lsls	r3, r3, #2
 8006178:	4413      	add	r3, r2
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	79fa      	ldrb	r2, [r7, #7]
 8006180:	4905      	ldr	r1, [pc, #20]	; (8006198 <disk_status+0x30>)
 8006182:	440a      	add	r2, r1
 8006184:	7a12      	ldrb	r2, [r2, #8]
 8006186:	4610      	mov	r0, r2
 8006188:	4798      	blx	r3
 800618a:	4603      	mov	r3, r0
 800618c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800618e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006190:	4618      	mov	r0, r3
 8006192:	3710      	adds	r7, #16
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}
 8006198:	20013368 	.word	0x20013368

0800619c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b084      	sub	sp, #16
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	4603      	mov	r3, r0
 80061a4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80061a6:	2300      	movs	r3, #0
 80061a8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80061aa:	79fb      	ldrb	r3, [r7, #7]
 80061ac:	4a0d      	ldr	r2, [pc, #52]	; (80061e4 <disk_initialize+0x48>)
 80061ae:	5cd3      	ldrb	r3, [r2, r3]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d111      	bne.n	80061d8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80061b4:	79fb      	ldrb	r3, [r7, #7]
 80061b6:	4a0b      	ldr	r2, [pc, #44]	; (80061e4 <disk_initialize+0x48>)
 80061b8:	2101      	movs	r1, #1
 80061ba:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80061bc:	79fb      	ldrb	r3, [r7, #7]
 80061be:	4a09      	ldr	r2, [pc, #36]	; (80061e4 <disk_initialize+0x48>)
 80061c0:	009b      	lsls	r3, r3, #2
 80061c2:	4413      	add	r3, r2
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	79fa      	ldrb	r2, [r7, #7]
 80061ca:	4906      	ldr	r1, [pc, #24]	; (80061e4 <disk_initialize+0x48>)
 80061cc:	440a      	add	r2, r1
 80061ce:	7a12      	ldrb	r2, [r2, #8]
 80061d0:	4610      	mov	r0, r2
 80061d2:	4798      	blx	r3
 80061d4:	4603      	mov	r3, r0
 80061d6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80061d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80061da:	4618      	mov	r0, r3
 80061dc:	3710      	adds	r7, #16
 80061de:	46bd      	mov	sp, r7
 80061e0:	bd80      	pop	{r7, pc}
 80061e2:	bf00      	nop
 80061e4:	20013368 	.word	0x20013368

080061e8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80061e8:	b590      	push	{r4, r7, lr}
 80061ea:	b087      	sub	sp, #28
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	60b9      	str	r1, [r7, #8]
 80061f0:	607a      	str	r2, [r7, #4]
 80061f2:	603b      	str	r3, [r7, #0]
 80061f4:	4603      	mov	r3, r0
 80061f6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80061f8:	7bfb      	ldrb	r3, [r7, #15]
 80061fa:	4a0a      	ldr	r2, [pc, #40]	; (8006224 <disk_read+0x3c>)
 80061fc:	009b      	lsls	r3, r3, #2
 80061fe:	4413      	add	r3, r2
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	689c      	ldr	r4, [r3, #8]
 8006204:	7bfb      	ldrb	r3, [r7, #15]
 8006206:	4a07      	ldr	r2, [pc, #28]	; (8006224 <disk_read+0x3c>)
 8006208:	4413      	add	r3, r2
 800620a:	7a18      	ldrb	r0, [r3, #8]
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	687a      	ldr	r2, [r7, #4]
 8006210:	68b9      	ldr	r1, [r7, #8]
 8006212:	47a0      	blx	r4
 8006214:	4603      	mov	r3, r0
 8006216:	75fb      	strb	r3, [r7, #23]
  return res;
 8006218:	7dfb      	ldrb	r3, [r7, #23]
}
 800621a:	4618      	mov	r0, r3
 800621c:	371c      	adds	r7, #28
 800621e:	46bd      	mov	sp, r7
 8006220:	bd90      	pop	{r4, r7, pc}
 8006222:	bf00      	nop
 8006224:	20013368 	.word	0x20013368

08006228 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8006228:	b590      	push	{r4, r7, lr}
 800622a:	b087      	sub	sp, #28
 800622c:	af00      	add	r7, sp, #0
 800622e:	60b9      	str	r1, [r7, #8]
 8006230:	607a      	str	r2, [r7, #4]
 8006232:	603b      	str	r3, [r7, #0]
 8006234:	4603      	mov	r3, r0
 8006236:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8006238:	7bfb      	ldrb	r3, [r7, #15]
 800623a:	4a0a      	ldr	r2, [pc, #40]	; (8006264 <disk_write+0x3c>)
 800623c:	009b      	lsls	r3, r3, #2
 800623e:	4413      	add	r3, r2
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	68dc      	ldr	r4, [r3, #12]
 8006244:	7bfb      	ldrb	r3, [r7, #15]
 8006246:	4a07      	ldr	r2, [pc, #28]	; (8006264 <disk_write+0x3c>)
 8006248:	4413      	add	r3, r2
 800624a:	7a18      	ldrb	r0, [r3, #8]
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	687a      	ldr	r2, [r7, #4]
 8006250:	68b9      	ldr	r1, [r7, #8]
 8006252:	47a0      	blx	r4
 8006254:	4603      	mov	r3, r0
 8006256:	75fb      	strb	r3, [r7, #23]
  return res;
 8006258:	7dfb      	ldrb	r3, [r7, #23]
}
 800625a:	4618      	mov	r0, r3
 800625c:	371c      	adds	r7, #28
 800625e:	46bd      	mov	sp, r7
 8006260:	bd90      	pop	{r4, r7, pc}
 8006262:	bf00      	nop
 8006264:	20013368 	.word	0x20013368

08006268 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b084      	sub	sp, #16
 800626c:	af00      	add	r7, sp, #0
 800626e:	4603      	mov	r3, r0
 8006270:	603a      	str	r2, [r7, #0]
 8006272:	71fb      	strb	r3, [r7, #7]
 8006274:	460b      	mov	r3, r1
 8006276:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8006278:	79fb      	ldrb	r3, [r7, #7]
 800627a:	4a09      	ldr	r2, [pc, #36]	; (80062a0 <disk_ioctl+0x38>)
 800627c:	009b      	lsls	r3, r3, #2
 800627e:	4413      	add	r3, r2
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	691b      	ldr	r3, [r3, #16]
 8006284:	79fa      	ldrb	r2, [r7, #7]
 8006286:	4906      	ldr	r1, [pc, #24]	; (80062a0 <disk_ioctl+0x38>)
 8006288:	440a      	add	r2, r1
 800628a:	7a10      	ldrb	r0, [r2, #8]
 800628c:	79b9      	ldrb	r1, [r7, #6]
 800628e:	683a      	ldr	r2, [r7, #0]
 8006290:	4798      	blx	r3
 8006292:	4603      	mov	r3, r0
 8006294:	73fb      	strb	r3, [r7, #15]
  return res;
 8006296:	7bfb      	ldrb	r3, [r7, #15]
}
 8006298:	4618      	mov	r0, r3
 800629a:	3710      	adds	r7, #16
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}
 80062a0:	20013368 	.word	0x20013368

080062a4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80062a4:	b480      	push	{r7}
 80062a6:	b085      	sub	sp, #20
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	3301      	adds	r3, #1
 80062b0:	781b      	ldrb	r3, [r3, #0]
 80062b2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80062b4:	89fb      	ldrh	r3, [r7, #14]
 80062b6:	021b      	lsls	r3, r3, #8
 80062b8:	b21a      	sxth	r2, r3
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	781b      	ldrb	r3, [r3, #0]
 80062be:	b21b      	sxth	r3, r3
 80062c0:	4313      	orrs	r3, r2
 80062c2:	b21b      	sxth	r3, r3
 80062c4:	81fb      	strh	r3, [r7, #14]
	return rv;
 80062c6:	89fb      	ldrh	r3, [r7, #14]
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3714      	adds	r7, #20
 80062cc:	46bd      	mov	sp, r7
 80062ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d2:	4770      	bx	lr

080062d4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80062d4:	b480      	push	{r7}
 80062d6:	b085      	sub	sp, #20
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	3303      	adds	r3, #3
 80062e0:	781b      	ldrb	r3, [r3, #0]
 80062e2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	021b      	lsls	r3, r3, #8
 80062e8:	687a      	ldr	r2, [r7, #4]
 80062ea:	3202      	adds	r2, #2
 80062ec:	7812      	ldrb	r2, [r2, #0]
 80062ee:	4313      	orrs	r3, r2
 80062f0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	021b      	lsls	r3, r3, #8
 80062f6:	687a      	ldr	r2, [r7, #4]
 80062f8:	3201      	adds	r2, #1
 80062fa:	7812      	ldrb	r2, [r2, #0]
 80062fc:	4313      	orrs	r3, r2
 80062fe:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	021b      	lsls	r3, r3, #8
 8006304:	687a      	ldr	r2, [r7, #4]
 8006306:	7812      	ldrb	r2, [r2, #0]
 8006308:	4313      	orrs	r3, r2
 800630a:	60fb      	str	r3, [r7, #12]
	return rv;
 800630c:	68fb      	ldr	r3, [r7, #12]
}
 800630e:	4618      	mov	r0, r3
 8006310:	3714      	adds	r7, #20
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr

0800631a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800631a:	b480      	push	{r7}
 800631c:	b083      	sub	sp, #12
 800631e:	af00      	add	r7, sp, #0
 8006320:	6078      	str	r0, [r7, #4]
 8006322:	460b      	mov	r3, r1
 8006324:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	1c5a      	adds	r2, r3, #1
 800632a:	607a      	str	r2, [r7, #4]
 800632c:	887a      	ldrh	r2, [r7, #2]
 800632e:	b2d2      	uxtb	r2, r2
 8006330:	701a      	strb	r2, [r3, #0]
 8006332:	887b      	ldrh	r3, [r7, #2]
 8006334:	0a1b      	lsrs	r3, r3, #8
 8006336:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	1c5a      	adds	r2, r3, #1
 800633c:	607a      	str	r2, [r7, #4]
 800633e:	887a      	ldrh	r2, [r7, #2]
 8006340:	b2d2      	uxtb	r2, r2
 8006342:	701a      	strb	r2, [r3, #0]
}
 8006344:	bf00      	nop
 8006346:	370c      	adds	r7, #12
 8006348:	46bd      	mov	sp, r7
 800634a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634e:	4770      	bx	lr

08006350 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8006350:	b480      	push	{r7}
 8006352:	b083      	sub	sp, #12
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
 8006358:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	1c5a      	adds	r2, r3, #1
 800635e:	607a      	str	r2, [r7, #4]
 8006360:	683a      	ldr	r2, [r7, #0]
 8006362:	b2d2      	uxtb	r2, r2
 8006364:	701a      	strb	r2, [r3, #0]
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	0a1b      	lsrs	r3, r3, #8
 800636a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	1c5a      	adds	r2, r3, #1
 8006370:	607a      	str	r2, [r7, #4]
 8006372:	683a      	ldr	r2, [r7, #0]
 8006374:	b2d2      	uxtb	r2, r2
 8006376:	701a      	strb	r2, [r3, #0]
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	0a1b      	lsrs	r3, r3, #8
 800637c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	1c5a      	adds	r2, r3, #1
 8006382:	607a      	str	r2, [r7, #4]
 8006384:	683a      	ldr	r2, [r7, #0]
 8006386:	b2d2      	uxtb	r2, r2
 8006388:	701a      	strb	r2, [r3, #0]
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	0a1b      	lsrs	r3, r3, #8
 800638e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	1c5a      	adds	r2, r3, #1
 8006394:	607a      	str	r2, [r7, #4]
 8006396:	683a      	ldr	r2, [r7, #0]
 8006398:	b2d2      	uxtb	r2, r2
 800639a:	701a      	strb	r2, [r3, #0]
}
 800639c:	bf00      	nop
 800639e:	370c      	adds	r7, #12
 80063a0:	46bd      	mov	sp, r7
 80063a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a6:	4770      	bx	lr

080063a8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80063a8:	b480      	push	{r7}
 80063aa:	b087      	sub	sp, #28
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	60f8      	str	r0, [r7, #12]
 80063b0:	60b9      	str	r1, [r7, #8]
 80063b2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d00d      	beq.n	80063de <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80063c2:	693a      	ldr	r2, [r7, #16]
 80063c4:	1c53      	adds	r3, r2, #1
 80063c6:	613b      	str	r3, [r7, #16]
 80063c8:	697b      	ldr	r3, [r7, #20]
 80063ca:	1c59      	adds	r1, r3, #1
 80063cc:	6179      	str	r1, [r7, #20]
 80063ce:	7812      	ldrb	r2, [r2, #0]
 80063d0:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	3b01      	subs	r3, #1
 80063d6:	607b      	str	r3, [r7, #4]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d1f1      	bne.n	80063c2 <mem_cpy+0x1a>
	}
}
 80063de:	bf00      	nop
 80063e0:	371c      	adds	r7, #28
 80063e2:	46bd      	mov	sp, r7
 80063e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e8:	4770      	bx	lr

080063ea <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80063ea:	b480      	push	{r7}
 80063ec:	b087      	sub	sp, #28
 80063ee:	af00      	add	r7, sp, #0
 80063f0:	60f8      	str	r0, [r7, #12]
 80063f2:	60b9      	str	r1, [r7, #8]
 80063f4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	1c5a      	adds	r2, r3, #1
 80063fe:	617a      	str	r2, [r7, #20]
 8006400:	68ba      	ldr	r2, [r7, #8]
 8006402:	b2d2      	uxtb	r2, r2
 8006404:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	3b01      	subs	r3, #1
 800640a:	607b      	str	r3, [r7, #4]
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d1f3      	bne.n	80063fa <mem_set+0x10>
}
 8006412:	bf00      	nop
 8006414:	bf00      	nop
 8006416:	371c      	adds	r7, #28
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr

08006420 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8006420:	b480      	push	{r7}
 8006422:	b089      	sub	sp, #36	; 0x24
 8006424:	af00      	add	r7, sp, #0
 8006426:	60f8      	str	r0, [r7, #12]
 8006428:	60b9      	str	r1, [r7, #8]
 800642a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	61fb      	str	r3, [r7, #28]
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8006434:	2300      	movs	r3, #0
 8006436:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8006438:	69fb      	ldr	r3, [r7, #28]
 800643a:	1c5a      	adds	r2, r3, #1
 800643c:	61fa      	str	r2, [r7, #28]
 800643e:	781b      	ldrb	r3, [r3, #0]
 8006440:	4619      	mov	r1, r3
 8006442:	69bb      	ldr	r3, [r7, #24]
 8006444:	1c5a      	adds	r2, r3, #1
 8006446:	61ba      	str	r2, [r7, #24]
 8006448:	781b      	ldrb	r3, [r3, #0]
 800644a:	1acb      	subs	r3, r1, r3
 800644c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	3b01      	subs	r3, #1
 8006452:	607b      	str	r3, [r7, #4]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d002      	beq.n	8006460 <mem_cmp+0x40>
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d0eb      	beq.n	8006438 <mem_cmp+0x18>

	return r;
 8006460:	697b      	ldr	r3, [r7, #20]
}
 8006462:	4618      	mov	r0, r3
 8006464:	3724      	adds	r7, #36	; 0x24
 8006466:	46bd      	mov	sp, r7
 8006468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646c:	4770      	bx	lr

0800646e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800646e:	b480      	push	{r7}
 8006470:	b083      	sub	sp, #12
 8006472:	af00      	add	r7, sp, #0
 8006474:	6078      	str	r0, [r7, #4]
 8006476:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8006478:	e002      	b.n	8006480 <chk_chr+0x12>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	3301      	adds	r3, #1
 800647e:	607b      	str	r3, [r7, #4]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	781b      	ldrb	r3, [r3, #0]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d005      	beq.n	8006494 <chk_chr+0x26>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	781b      	ldrb	r3, [r3, #0]
 800648c:	461a      	mov	r2, r3
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	4293      	cmp	r3, r2
 8006492:	d1f2      	bne.n	800647a <chk_chr+0xc>
	return *str;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	781b      	ldrb	r3, [r3, #0]
}
 8006498:	4618      	mov	r0, r3
 800649a:	370c      	adds	r7, #12
 800649c:	46bd      	mov	sp, r7
 800649e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a2:	4770      	bx	lr

080064a4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80064a4:	b480      	push	{r7}
 80064a6:	b085      	sub	sp, #20
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
 80064ac:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80064ae:	2300      	movs	r3, #0
 80064b0:	60bb      	str	r3, [r7, #8]
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	60fb      	str	r3, [r7, #12]
 80064b6:	e029      	b.n	800650c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80064b8:	4a27      	ldr	r2, [pc, #156]	; (8006558 <chk_lock+0xb4>)
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	011b      	lsls	r3, r3, #4
 80064be:	4413      	add	r3, r2
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d01d      	beq.n	8006502 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80064c6:	4a24      	ldr	r2, [pc, #144]	; (8006558 <chk_lock+0xb4>)
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	011b      	lsls	r3, r3, #4
 80064cc:	4413      	add	r3, r2
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	429a      	cmp	r2, r3
 80064d6:	d116      	bne.n	8006506 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80064d8:	4a1f      	ldr	r2, [pc, #124]	; (8006558 <chk_lock+0xb4>)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	011b      	lsls	r3, r3, #4
 80064de:	4413      	add	r3, r2
 80064e0:	3304      	adds	r3, #4
 80064e2:	681a      	ldr	r2, [r3, #0]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d10c      	bne.n	8006506 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80064ec:	4a1a      	ldr	r2, [pc, #104]	; (8006558 <chk_lock+0xb4>)
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	011b      	lsls	r3, r3, #4
 80064f2:	4413      	add	r3, r2
 80064f4:	3308      	adds	r3, #8
 80064f6:	681a      	ldr	r2, [r3, #0]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80064fc:	429a      	cmp	r2, r3
 80064fe:	d102      	bne.n	8006506 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006500:	e007      	b.n	8006512 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8006502:	2301      	movs	r3, #1
 8006504:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	3301      	adds	r3, #1
 800650a:	60fb      	str	r3, [r7, #12]
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2b01      	cmp	r3, #1
 8006510:	d9d2      	bls.n	80064b8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2b02      	cmp	r3, #2
 8006516:	d109      	bne.n	800652c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d102      	bne.n	8006524 <chk_lock+0x80>
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	2b02      	cmp	r3, #2
 8006522:	d101      	bne.n	8006528 <chk_lock+0x84>
 8006524:	2300      	movs	r3, #0
 8006526:	e010      	b.n	800654a <chk_lock+0xa6>
 8006528:	2312      	movs	r3, #18
 800652a:	e00e      	b.n	800654a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d108      	bne.n	8006544 <chk_lock+0xa0>
 8006532:	4a09      	ldr	r2, [pc, #36]	; (8006558 <chk_lock+0xb4>)
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	011b      	lsls	r3, r3, #4
 8006538:	4413      	add	r3, r2
 800653a:	330c      	adds	r3, #12
 800653c:	881b      	ldrh	r3, [r3, #0]
 800653e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006542:	d101      	bne.n	8006548 <chk_lock+0xa4>
 8006544:	2310      	movs	r3, #16
 8006546:	e000      	b.n	800654a <chk_lock+0xa6>
 8006548:	2300      	movs	r3, #0
}
 800654a:	4618      	mov	r0, r3
 800654c:	3714      	adds	r7, #20
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr
 8006556:	bf00      	nop
 8006558:	20013348 	.word	0x20013348

0800655c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800655c:	b480      	push	{r7}
 800655e:	b083      	sub	sp, #12
 8006560:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006562:	2300      	movs	r3, #0
 8006564:	607b      	str	r3, [r7, #4]
 8006566:	e002      	b.n	800656e <enq_lock+0x12>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	3301      	adds	r3, #1
 800656c:	607b      	str	r3, [r7, #4]
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2b01      	cmp	r3, #1
 8006572:	d806      	bhi.n	8006582 <enq_lock+0x26>
 8006574:	4a09      	ldr	r2, [pc, #36]	; (800659c <enq_lock+0x40>)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	011b      	lsls	r3, r3, #4
 800657a:	4413      	add	r3, r2
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d1f2      	bne.n	8006568 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2b02      	cmp	r3, #2
 8006586:	bf14      	ite	ne
 8006588:	2301      	movne	r3, #1
 800658a:	2300      	moveq	r3, #0
 800658c:	b2db      	uxtb	r3, r3
}
 800658e:	4618      	mov	r0, r3
 8006590:	370c      	adds	r7, #12
 8006592:	46bd      	mov	sp, r7
 8006594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006598:	4770      	bx	lr
 800659a:	bf00      	nop
 800659c:	20013348 	.word	0x20013348

080065a0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b085      	sub	sp, #20
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
 80065a8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80065aa:	2300      	movs	r3, #0
 80065ac:	60fb      	str	r3, [r7, #12]
 80065ae:	e01f      	b.n	80065f0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80065b0:	4a41      	ldr	r2, [pc, #260]	; (80066b8 <inc_lock+0x118>)
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	011b      	lsls	r3, r3, #4
 80065b6:	4413      	add	r3, r2
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	429a      	cmp	r2, r3
 80065c0:	d113      	bne.n	80065ea <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80065c2:	4a3d      	ldr	r2, [pc, #244]	; (80066b8 <inc_lock+0x118>)
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	011b      	lsls	r3, r3, #4
 80065c8:	4413      	add	r3, r2
 80065ca:	3304      	adds	r3, #4
 80065cc:	681a      	ldr	r2, [r3, #0]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80065d2:	429a      	cmp	r2, r3
 80065d4:	d109      	bne.n	80065ea <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80065d6:	4a38      	ldr	r2, [pc, #224]	; (80066b8 <inc_lock+0x118>)
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	011b      	lsls	r3, r3, #4
 80065dc:	4413      	add	r3, r2
 80065de:	3308      	adds	r3, #8
 80065e0:	681a      	ldr	r2, [r3, #0]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80065e6:	429a      	cmp	r2, r3
 80065e8:	d006      	beq.n	80065f8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	3301      	adds	r3, #1
 80065ee:	60fb      	str	r3, [r7, #12]
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	2b01      	cmp	r3, #1
 80065f4:	d9dc      	bls.n	80065b0 <inc_lock+0x10>
 80065f6:	e000      	b.n	80065fa <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80065f8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2b02      	cmp	r3, #2
 80065fe:	d132      	bne.n	8006666 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006600:	2300      	movs	r3, #0
 8006602:	60fb      	str	r3, [r7, #12]
 8006604:	e002      	b.n	800660c <inc_lock+0x6c>
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	3301      	adds	r3, #1
 800660a:	60fb      	str	r3, [r7, #12]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2b01      	cmp	r3, #1
 8006610:	d806      	bhi.n	8006620 <inc_lock+0x80>
 8006612:	4a29      	ldr	r2, [pc, #164]	; (80066b8 <inc_lock+0x118>)
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	011b      	lsls	r3, r3, #4
 8006618:	4413      	add	r3, r2
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d1f2      	bne.n	8006606 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2b02      	cmp	r3, #2
 8006624:	d101      	bne.n	800662a <inc_lock+0x8a>
 8006626:	2300      	movs	r3, #0
 8006628:	e040      	b.n	80066ac <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681a      	ldr	r2, [r3, #0]
 800662e:	4922      	ldr	r1, [pc, #136]	; (80066b8 <inc_lock+0x118>)
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	011b      	lsls	r3, r3, #4
 8006634:	440b      	add	r3, r1
 8006636:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	689a      	ldr	r2, [r3, #8]
 800663c:	491e      	ldr	r1, [pc, #120]	; (80066b8 <inc_lock+0x118>)
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	011b      	lsls	r3, r3, #4
 8006642:	440b      	add	r3, r1
 8006644:	3304      	adds	r3, #4
 8006646:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	695a      	ldr	r2, [r3, #20]
 800664c:	491a      	ldr	r1, [pc, #104]	; (80066b8 <inc_lock+0x118>)
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	011b      	lsls	r3, r3, #4
 8006652:	440b      	add	r3, r1
 8006654:	3308      	adds	r3, #8
 8006656:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8006658:	4a17      	ldr	r2, [pc, #92]	; (80066b8 <inc_lock+0x118>)
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	011b      	lsls	r3, r3, #4
 800665e:	4413      	add	r3, r2
 8006660:	330c      	adds	r3, #12
 8006662:	2200      	movs	r2, #0
 8006664:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d009      	beq.n	8006680 <inc_lock+0xe0>
 800666c:	4a12      	ldr	r2, [pc, #72]	; (80066b8 <inc_lock+0x118>)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	011b      	lsls	r3, r3, #4
 8006672:	4413      	add	r3, r2
 8006674:	330c      	adds	r3, #12
 8006676:	881b      	ldrh	r3, [r3, #0]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d001      	beq.n	8006680 <inc_lock+0xe0>
 800667c:	2300      	movs	r3, #0
 800667e:	e015      	b.n	80066ac <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d108      	bne.n	8006698 <inc_lock+0xf8>
 8006686:	4a0c      	ldr	r2, [pc, #48]	; (80066b8 <inc_lock+0x118>)
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	011b      	lsls	r3, r3, #4
 800668c:	4413      	add	r3, r2
 800668e:	330c      	adds	r3, #12
 8006690:	881b      	ldrh	r3, [r3, #0]
 8006692:	3301      	adds	r3, #1
 8006694:	b29a      	uxth	r2, r3
 8006696:	e001      	b.n	800669c <inc_lock+0xfc>
 8006698:	f44f 7280 	mov.w	r2, #256	; 0x100
 800669c:	4906      	ldr	r1, [pc, #24]	; (80066b8 <inc_lock+0x118>)
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	011b      	lsls	r3, r3, #4
 80066a2:	440b      	add	r3, r1
 80066a4:	330c      	adds	r3, #12
 80066a6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	3301      	adds	r3, #1
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3714      	adds	r7, #20
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr
 80066b8:	20013348 	.word	0x20013348

080066bc <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80066bc:	b480      	push	{r7}
 80066be:	b085      	sub	sp, #20
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	3b01      	subs	r3, #1
 80066c8:	607b      	str	r3, [r7, #4]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d825      	bhi.n	800671c <dec_lock+0x60>
		n = Files[i].ctr;
 80066d0:	4a17      	ldr	r2, [pc, #92]	; (8006730 <dec_lock+0x74>)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	011b      	lsls	r3, r3, #4
 80066d6:	4413      	add	r3, r2
 80066d8:	330c      	adds	r3, #12
 80066da:	881b      	ldrh	r3, [r3, #0]
 80066dc:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80066de:	89fb      	ldrh	r3, [r7, #14]
 80066e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066e4:	d101      	bne.n	80066ea <dec_lock+0x2e>
 80066e6:	2300      	movs	r3, #0
 80066e8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80066ea:	89fb      	ldrh	r3, [r7, #14]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d002      	beq.n	80066f6 <dec_lock+0x3a>
 80066f0:	89fb      	ldrh	r3, [r7, #14]
 80066f2:	3b01      	subs	r3, #1
 80066f4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80066f6:	4a0e      	ldr	r2, [pc, #56]	; (8006730 <dec_lock+0x74>)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	011b      	lsls	r3, r3, #4
 80066fc:	4413      	add	r3, r2
 80066fe:	330c      	adds	r3, #12
 8006700:	89fa      	ldrh	r2, [r7, #14]
 8006702:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8006704:	89fb      	ldrh	r3, [r7, #14]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d105      	bne.n	8006716 <dec_lock+0x5a>
 800670a:	4a09      	ldr	r2, [pc, #36]	; (8006730 <dec_lock+0x74>)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	011b      	lsls	r3, r3, #4
 8006710:	4413      	add	r3, r2
 8006712:	2200      	movs	r2, #0
 8006714:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8006716:	2300      	movs	r3, #0
 8006718:	737b      	strb	r3, [r7, #13]
 800671a:	e001      	b.n	8006720 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800671c:	2302      	movs	r3, #2
 800671e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8006720:	7b7b      	ldrb	r3, [r7, #13]
}
 8006722:	4618      	mov	r0, r3
 8006724:	3714      	adds	r7, #20
 8006726:	46bd      	mov	sp, r7
 8006728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672c:	4770      	bx	lr
 800672e:	bf00      	nop
 8006730:	20013348 	.word	0x20013348

08006734 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8006734:	b480      	push	{r7}
 8006736:	b085      	sub	sp, #20
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800673c:	2300      	movs	r3, #0
 800673e:	60fb      	str	r3, [r7, #12]
 8006740:	e010      	b.n	8006764 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8006742:	4a0d      	ldr	r2, [pc, #52]	; (8006778 <clear_lock+0x44>)
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	011b      	lsls	r3, r3, #4
 8006748:	4413      	add	r3, r2
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	687a      	ldr	r2, [r7, #4]
 800674e:	429a      	cmp	r2, r3
 8006750:	d105      	bne.n	800675e <clear_lock+0x2a>
 8006752:	4a09      	ldr	r2, [pc, #36]	; (8006778 <clear_lock+0x44>)
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	011b      	lsls	r3, r3, #4
 8006758:	4413      	add	r3, r2
 800675a:	2200      	movs	r2, #0
 800675c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	3301      	adds	r3, #1
 8006762:	60fb      	str	r3, [r7, #12]
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	2b01      	cmp	r3, #1
 8006768:	d9eb      	bls.n	8006742 <clear_lock+0xe>
	}
}
 800676a:	bf00      	nop
 800676c:	bf00      	nop
 800676e:	3714      	adds	r7, #20
 8006770:	46bd      	mov	sp, r7
 8006772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006776:	4770      	bx	lr
 8006778:	20013348 	.word	0x20013348

0800677c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b086      	sub	sp, #24
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8006784:	2300      	movs	r3, #0
 8006786:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	78db      	ldrb	r3, [r3, #3]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d034      	beq.n	80067fa <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006794:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	7858      	ldrb	r0, [r3, #1]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80067a0:	2301      	movs	r3, #1
 80067a2:	697a      	ldr	r2, [r7, #20]
 80067a4:	f7ff fd40 	bl	8006228 <disk_write>
 80067a8:	4603      	mov	r3, r0
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d002      	beq.n	80067b4 <sync_window+0x38>
			res = FR_DISK_ERR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	73fb      	strb	r3, [r7, #15]
 80067b2:	e022      	b.n	80067fa <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2200      	movs	r2, #0
 80067b8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6a1b      	ldr	r3, [r3, #32]
 80067be:	697a      	ldr	r2, [r7, #20]
 80067c0:	1ad2      	subs	r2, r2, r3
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	699b      	ldr	r3, [r3, #24]
 80067c6:	429a      	cmp	r2, r3
 80067c8:	d217      	bcs.n	80067fa <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	789b      	ldrb	r3, [r3, #2]
 80067ce:	613b      	str	r3, [r7, #16]
 80067d0:	e010      	b.n	80067f4 <sync_window+0x78>
					wsect += fs->fsize;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	699b      	ldr	r3, [r3, #24]
 80067d6:	697a      	ldr	r2, [r7, #20]
 80067d8:	4413      	add	r3, r2
 80067da:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	7858      	ldrb	r0, [r3, #1]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80067e6:	2301      	movs	r3, #1
 80067e8:	697a      	ldr	r2, [r7, #20]
 80067ea:	f7ff fd1d 	bl	8006228 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80067ee:	693b      	ldr	r3, [r7, #16]
 80067f0:	3b01      	subs	r3, #1
 80067f2:	613b      	str	r3, [r7, #16]
 80067f4:	693b      	ldr	r3, [r7, #16]
 80067f6:	2b01      	cmp	r3, #1
 80067f8:	d8eb      	bhi.n	80067d2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80067fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3718      	adds	r7, #24
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}

08006804 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b084      	sub	sp, #16
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800680e:	2300      	movs	r3, #0
 8006810:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006816:	683a      	ldr	r2, [r7, #0]
 8006818:	429a      	cmp	r2, r3
 800681a:	d01b      	beq.n	8006854 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f7ff ffad 	bl	800677c <sync_window>
 8006822:	4603      	mov	r3, r0
 8006824:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8006826:	7bfb      	ldrb	r3, [r7, #15]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d113      	bne.n	8006854 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	7858      	ldrb	r0, [r3, #1]
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006836:	2301      	movs	r3, #1
 8006838:	683a      	ldr	r2, [r7, #0]
 800683a:	f7ff fcd5 	bl	80061e8 <disk_read>
 800683e:	4603      	mov	r3, r0
 8006840:	2b00      	cmp	r3, #0
 8006842:	d004      	beq.n	800684e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8006844:	f04f 33ff 	mov.w	r3, #4294967295
 8006848:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800684a:	2301      	movs	r3, #1
 800684c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	683a      	ldr	r2, [r7, #0]
 8006852:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8006854:	7bfb      	ldrb	r3, [r7, #15]
}
 8006856:	4618      	mov	r0, r3
 8006858:	3710      	adds	r7, #16
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}
	...

08006860 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b084      	sub	sp, #16
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f7ff ff87 	bl	800677c <sync_window>
 800686e:	4603      	mov	r3, r0
 8006870:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8006872:	7bfb      	ldrb	r3, [r7, #15]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d158      	bne.n	800692a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	781b      	ldrb	r3, [r3, #0]
 800687c:	2b03      	cmp	r3, #3
 800687e:	d148      	bne.n	8006912 <sync_fs+0xb2>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	791b      	ldrb	r3, [r3, #4]
 8006884:	2b01      	cmp	r3, #1
 8006886:	d144      	bne.n	8006912 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	3330      	adds	r3, #48	; 0x30
 800688c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006890:	2100      	movs	r1, #0
 8006892:	4618      	mov	r0, r3
 8006894:	f7ff fda9 	bl	80063ea <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	3330      	adds	r3, #48	; 0x30
 800689c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80068a0:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80068a4:	4618      	mov	r0, r3
 80068a6:	f7ff fd38 	bl	800631a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	3330      	adds	r3, #48	; 0x30
 80068ae:	4921      	ldr	r1, [pc, #132]	; (8006934 <sync_fs+0xd4>)
 80068b0:	4618      	mov	r0, r3
 80068b2:	f7ff fd4d 	bl	8006350 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	3330      	adds	r3, #48	; 0x30
 80068ba:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80068be:	491e      	ldr	r1, [pc, #120]	; (8006938 <sync_fs+0xd8>)
 80068c0:	4618      	mov	r0, r3
 80068c2:	f7ff fd45 	bl	8006350 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	3330      	adds	r3, #48	; 0x30
 80068ca:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	691b      	ldr	r3, [r3, #16]
 80068d2:	4619      	mov	r1, r3
 80068d4:	4610      	mov	r0, r2
 80068d6:	f7ff fd3b 	bl	8006350 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	3330      	adds	r3, #48	; 0x30
 80068de:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	68db      	ldr	r3, [r3, #12]
 80068e6:	4619      	mov	r1, r3
 80068e8:	4610      	mov	r0, r2
 80068ea:	f7ff fd31 	bl	8006350 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	69db      	ldr	r3, [r3, #28]
 80068f2:	1c5a      	adds	r2, r3, #1
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	7858      	ldrb	r0, [r3, #1]
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006906:	2301      	movs	r3, #1
 8006908:	f7ff fc8e 	bl	8006228 <disk_write>
			fs->fsi_flag = 0;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2200      	movs	r2, #0
 8006910:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	785b      	ldrb	r3, [r3, #1]
 8006916:	2200      	movs	r2, #0
 8006918:	2100      	movs	r1, #0
 800691a:	4618      	mov	r0, r3
 800691c:	f7ff fca4 	bl	8006268 <disk_ioctl>
 8006920:	4603      	mov	r3, r0
 8006922:	2b00      	cmp	r3, #0
 8006924:	d001      	beq.n	800692a <sync_fs+0xca>
 8006926:	2301      	movs	r3, #1
 8006928:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800692a:	7bfb      	ldrb	r3, [r7, #15]
}
 800692c:	4618      	mov	r0, r3
 800692e:	3710      	adds	r7, #16
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}
 8006934:	41615252 	.word	0x41615252
 8006938:	61417272 	.word	0x61417272

0800693c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800693c:	b480      	push	{r7}
 800693e:	b083      	sub	sp, #12
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
 8006944:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	3b02      	subs	r3, #2
 800694a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	695b      	ldr	r3, [r3, #20]
 8006950:	3b02      	subs	r3, #2
 8006952:	683a      	ldr	r2, [r7, #0]
 8006954:	429a      	cmp	r2, r3
 8006956:	d301      	bcc.n	800695c <clust2sect+0x20>
 8006958:	2300      	movs	r3, #0
 800695a:	e008      	b.n	800696e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	895b      	ldrh	r3, [r3, #10]
 8006960:	461a      	mov	r2, r3
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	fb03 f202 	mul.w	r2, r3, r2
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800696c:	4413      	add	r3, r2
}
 800696e:	4618      	mov	r0, r3
 8006970:	370c      	adds	r7, #12
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr

0800697a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800697a:	b580      	push	{r7, lr}
 800697c:	b086      	sub	sp, #24
 800697e:	af00      	add	r7, sp, #0
 8006980:	6078      	str	r0, [r7, #4]
 8006982:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	2b01      	cmp	r3, #1
 800698e:	d904      	bls.n	800699a <get_fat+0x20>
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	695b      	ldr	r3, [r3, #20]
 8006994:	683a      	ldr	r2, [r7, #0]
 8006996:	429a      	cmp	r2, r3
 8006998:	d302      	bcc.n	80069a0 <get_fat+0x26>
		val = 1;	/* Internal error */
 800699a:	2301      	movs	r3, #1
 800699c:	617b      	str	r3, [r7, #20]
 800699e:	e08f      	b.n	8006ac0 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80069a0:	f04f 33ff 	mov.w	r3, #4294967295
 80069a4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	781b      	ldrb	r3, [r3, #0]
 80069aa:	2b03      	cmp	r3, #3
 80069ac:	d062      	beq.n	8006a74 <get_fat+0xfa>
 80069ae:	2b03      	cmp	r3, #3
 80069b0:	dc7c      	bgt.n	8006aac <get_fat+0x132>
 80069b2:	2b01      	cmp	r3, #1
 80069b4:	d002      	beq.n	80069bc <get_fat+0x42>
 80069b6:	2b02      	cmp	r3, #2
 80069b8:	d042      	beq.n	8006a40 <get_fat+0xc6>
 80069ba:	e077      	b.n	8006aac <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	60fb      	str	r3, [r7, #12]
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	085b      	lsrs	r3, r3, #1
 80069c4:	68fa      	ldr	r2, [r7, #12]
 80069c6:	4413      	add	r3, r2
 80069c8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80069ca:	693b      	ldr	r3, [r7, #16]
 80069cc:	6a1a      	ldr	r2, [r3, #32]
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	0a5b      	lsrs	r3, r3, #9
 80069d2:	4413      	add	r3, r2
 80069d4:	4619      	mov	r1, r3
 80069d6:	6938      	ldr	r0, [r7, #16]
 80069d8:	f7ff ff14 	bl	8006804 <move_window>
 80069dc:	4603      	mov	r3, r0
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d167      	bne.n	8006ab2 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	1c5a      	adds	r2, r3, #1
 80069e6:	60fa      	str	r2, [r7, #12]
 80069e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069ec:	693a      	ldr	r2, [r7, #16]
 80069ee:	4413      	add	r3, r2
 80069f0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80069f4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	6a1a      	ldr	r2, [r3, #32]
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	0a5b      	lsrs	r3, r3, #9
 80069fe:	4413      	add	r3, r2
 8006a00:	4619      	mov	r1, r3
 8006a02:	6938      	ldr	r0, [r7, #16]
 8006a04:	f7ff fefe 	bl	8006804 <move_window>
 8006a08:	4603      	mov	r3, r0
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d153      	bne.n	8006ab6 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a14:	693a      	ldr	r2, [r7, #16]
 8006a16:	4413      	add	r3, r2
 8006a18:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006a1c:	021b      	lsls	r3, r3, #8
 8006a1e:	461a      	mov	r2, r3
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	4313      	orrs	r3, r2
 8006a24:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	f003 0301 	and.w	r3, r3, #1
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d002      	beq.n	8006a36 <get_fat+0xbc>
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	091b      	lsrs	r3, r3, #4
 8006a34:	e002      	b.n	8006a3c <get_fat+0xc2>
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a3c:	617b      	str	r3, [r7, #20]
			break;
 8006a3e:	e03f      	b.n	8006ac0 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	6a1a      	ldr	r2, [r3, #32]
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	0a1b      	lsrs	r3, r3, #8
 8006a48:	4413      	add	r3, r2
 8006a4a:	4619      	mov	r1, r3
 8006a4c:	6938      	ldr	r0, [r7, #16]
 8006a4e:	f7ff fed9 	bl	8006804 <move_window>
 8006a52:	4603      	mov	r3, r0
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d130      	bne.n	8006aba <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	005b      	lsls	r3, r3, #1
 8006a62:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8006a66:	4413      	add	r3, r2
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f7ff fc1b 	bl	80062a4 <ld_word>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	617b      	str	r3, [r7, #20]
			break;
 8006a72:	e025      	b.n	8006ac0 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	6a1a      	ldr	r2, [r3, #32]
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	09db      	lsrs	r3, r3, #7
 8006a7c:	4413      	add	r3, r2
 8006a7e:	4619      	mov	r1, r3
 8006a80:	6938      	ldr	r0, [r7, #16]
 8006a82:	f7ff febf 	bl	8006804 <move_window>
 8006a86:	4603      	mov	r3, r0
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d118      	bne.n	8006abe <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8006a8c:	693b      	ldr	r3, [r7, #16]
 8006a8e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	009b      	lsls	r3, r3, #2
 8006a96:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8006a9a:	4413      	add	r3, r2
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	f7ff fc19 	bl	80062d4 <ld_dword>
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006aa8:	617b      	str	r3, [r7, #20]
			break;
 8006aaa:	e009      	b.n	8006ac0 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8006aac:	2301      	movs	r3, #1
 8006aae:	617b      	str	r3, [r7, #20]
 8006ab0:	e006      	b.n	8006ac0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006ab2:	bf00      	nop
 8006ab4:	e004      	b.n	8006ac0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006ab6:	bf00      	nop
 8006ab8:	e002      	b.n	8006ac0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006aba:	bf00      	nop
 8006abc:	e000      	b.n	8006ac0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006abe:	bf00      	nop
		}
	}

	return val;
 8006ac0:	697b      	ldr	r3, [r7, #20]
}
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	3718      	adds	r7, #24
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	bd80      	pop	{r7, pc}

08006aca <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8006aca:	b590      	push	{r4, r7, lr}
 8006acc:	b089      	sub	sp, #36	; 0x24
 8006ace:	af00      	add	r7, sp, #0
 8006ad0:	60f8      	str	r0, [r7, #12]
 8006ad2:	60b9      	str	r1, [r7, #8]
 8006ad4:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8006ad6:	2302      	movs	r3, #2
 8006ad8:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	2b01      	cmp	r3, #1
 8006ade:	f240 80d2 	bls.w	8006c86 <put_fat+0x1bc>
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	695b      	ldr	r3, [r3, #20]
 8006ae6:	68ba      	ldr	r2, [r7, #8]
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	f080 80cc 	bcs.w	8006c86 <put_fat+0x1bc>
		switch (fs->fs_type) {
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	781b      	ldrb	r3, [r3, #0]
 8006af2:	2b03      	cmp	r3, #3
 8006af4:	f000 8096 	beq.w	8006c24 <put_fat+0x15a>
 8006af8:	2b03      	cmp	r3, #3
 8006afa:	f300 80cd 	bgt.w	8006c98 <put_fat+0x1ce>
 8006afe:	2b01      	cmp	r3, #1
 8006b00:	d002      	beq.n	8006b08 <put_fat+0x3e>
 8006b02:	2b02      	cmp	r3, #2
 8006b04:	d06e      	beq.n	8006be4 <put_fat+0x11a>
 8006b06:	e0c7      	b.n	8006c98 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	61bb      	str	r3, [r7, #24]
 8006b0c:	69bb      	ldr	r3, [r7, #24]
 8006b0e:	085b      	lsrs	r3, r3, #1
 8006b10:	69ba      	ldr	r2, [r7, #24]
 8006b12:	4413      	add	r3, r2
 8006b14:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	6a1a      	ldr	r2, [r3, #32]
 8006b1a:	69bb      	ldr	r3, [r7, #24]
 8006b1c:	0a5b      	lsrs	r3, r3, #9
 8006b1e:	4413      	add	r3, r2
 8006b20:	4619      	mov	r1, r3
 8006b22:	68f8      	ldr	r0, [r7, #12]
 8006b24:	f7ff fe6e 	bl	8006804 <move_window>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006b2c:	7ffb      	ldrb	r3, [r7, #31]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	f040 80ab 	bne.w	8006c8a <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006b3a:	69bb      	ldr	r3, [r7, #24]
 8006b3c:	1c59      	adds	r1, r3, #1
 8006b3e:	61b9      	str	r1, [r7, #24]
 8006b40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b44:	4413      	add	r3, r2
 8006b46:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	f003 0301 	and.w	r3, r3, #1
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d00d      	beq.n	8006b6e <put_fat+0xa4>
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	781b      	ldrb	r3, [r3, #0]
 8006b56:	b25b      	sxtb	r3, r3
 8006b58:	f003 030f 	and.w	r3, r3, #15
 8006b5c:	b25a      	sxtb	r2, r3
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	b2db      	uxtb	r3, r3
 8006b62:	011b      	lsls	r3, r3, #4
 8006b64:	b25b      	sxtb	r3, r3
 8006b66:	4313      	orrs	r3, r2
 8006b68:	b25b      	sxtb	r3, r3
 8006b6a:	b2db      	uxtb	r3, r3
 8006b6c:	e001      	b.n	8006b72 <put_fat+0xa8>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	697a      	ldr	r2, [r7, #20]
 8006b74:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	2201      	movs	r2, #1
 8006b7a:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	6a1a      	ldr	r2, [r3, #32]
 8006b80:	69bb      	ldr	r3, [r7, #24]
 8006b82:	0a5b      	lsrs	r3, r3, #9
 8006b84:	4413      	add	r3, r2
 8006b86:	4619      	mov	r1, r3
 8006b88:	68f8      	ldr	r0, [r7, #12]
 8006b8a:	f7ff fe3b 	bl	8006804 <move_window>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006b92:	7ffb      	ldrb	r3, [r7, #31]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d17a      	bne.n	8006c8e <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006b9e:	69bb      	ldr	r3, [r7, #24]
 8006ba0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ba4:	4413      	add	r3, r2
 8006ba6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	f003 0301 	and.w	r3, r3, #1
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d003      	beq.n	8006bba <put_fat+0xf0>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	091b      	lsrs	r3, r3, #4
 8006bb6:	b2db      	uxtb	r3, r3
 8006bb8:	e00e      	b.n	8006bd8 <put_fat+0x10e>
 8006bba:	697b      	ldr	r3, [r7, #20]
 8006bbc:	781b      	ldrb	r3, [r3, #0]
 8006bbe:	b25b      	sxtb	r3, r3
 8006bc0:	f023 030f 	bic.w	r3, r3, #15
 8006bc4:	b25a      	sxtb	r2, r3
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	0a1b      	lsrs	r3, r3, #8
 8006bca:	b25b      	sxtb	r3, r3
 8006bcc:	f003 030f 	and.w	r3, r3, #15
 8006bd0:	b25b      	sxtb	r3, r3
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	b25b      	sxtb	r3, r3
 8006bd6:	b2db      	uxtb	r3, r3
 8006bd8:	697a      	ldr	r2, [r7, #20]
 8006bda:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	2201      	movs	r2, #1
 8006be0:	70da      	strb	r2, [r3, #3]
			break;
 8006be2:	e059      	b.n	8006c98 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	6a1a      	ldr	r2, [r3, #32]
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	0a1b      	lsrs	r3, r3, #8
 8006bec:	4413      	add	r3, r2
 8006bee:	4619      	mov	r1, r3
 8006bf0:	68f8      	ldr	r0, [r7, #12]
 8006bf2:	f7ff fe07 	bl	8006804 <move_window>
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006bfa:	7ffb      	ldrb	r3, [r7, #31]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d148      	bne.n	8006c92 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	005b      	lsls	r3, r3, #1
 8006c0a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8006c0e:	4413      	add	r3, r2
 8006c10:	687a      	ldr	r2, [r7, #4]
 8006c12:	b292      	uxth	r2, r2
 8006c14:	4611      	mov	r1, r2
 8006c16:	4618      	mov	r0, r3
 8006c18:	f7ff fb7f 	bl	800631a <st_word>
			fs->wflag = 1;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	70da      	strb	r2, [r3, #3]
			break;
 8006c22:	e039      	b.n	8006c98 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	6a1a      	ldr	r2, [r3, #32]
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	09db      	lsrs	r3, r3, #7
 8006c2c:	4413      	add	r3, r2
 8006c2e:	4619      	mov	r1, r3
 8006c30:	68f8      	ldr	r0, [r7, #12]
 8006c32:	f7ff fde7 	bl	8006804 <move_window>
 8006c36:	4603      	mov	r3, r0
 8006c38:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006c3a:	7ffb      	ldrb	r3, [r7, #31]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d12a      	bne.n	8006c96 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	009b      	lsls	r3, r3, #2
 8006c50:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8006c54:	4413      	add	r3, r2
 8006c56:	4618      	mov	r0, r3
 8006c58:	f7ff fb3c 	bl	80062d4 <ld_dword>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8006c62:	4323      	orrs	r3, r4
 8006c64:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	009b      	lsls	r3, r3, #2
 8006c70:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8006c74:	4413      	add	r3, r2
 8006c76:	6879      	ldr	r1, [r7, #4]
 8006c78:	4618      	mov	r0, r3
 8006c7a:	f7ff fb69 	bl	8006350 <st_dword>
			fs->wflag = 1;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	2201      	movs	r2, #1
 8006c82:	70da      	strb	r2, [r3, #3]
			break;
 8006c84:	e008      	b.n	8006c98 <put_fat+0x1ce>
		}
	}
 8006c86:	bf00      	nop
 8006c88:	e006      	b.n	8006c98 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8006c8a:	bf00      	nop
 8006c8c:	e004      	b.n	8006c98 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8006c8e:	bf00      	nop
 8006c90:	e002      	b.n	8006c98 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8006c92:	bf00      	nop
 8006c94:	e000      	b.n	8006c98 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8006c96:	bf00      	nop
	return res;
 8006c98:	7ffb      	ldrb	r3, [r7, #31]
}
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	3724      	adds	r7, #36	; 0x24
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bd90      	pop	{r4, r7, pc}

08006ca2 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8006ca2:	b580      	push	{r7, lr}
 8006ca4:	b088      	sub	sp, #32
 8006ca6:	af00      	add	r7, sp, #0
 8006ca8:	60f8      	str	r0, [r7, #12]
 8006caa:	60b9      	str	r1, [r7, #8]
 8006cac:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8006cae:	2300      	movs	r3, #0
 8006cb0:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	2b01      	cmp	r3, #1
 8006cbc:	d904      	bls.n	8006cc8 <remove_chain+0x26>
 8006cbe:	69bb      	ldr	r3, [r7, #24]
 8006cc0:	695b      	ldr	r3, [r3, #20]
 8006cc2:	68ba      	ldr	r2, [r7, #8]
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d301      	bcc.n	8006ccc <remove_chain+0x2a>
 8006cc8:	2302      	movs	r3, #2
 8006cca:	e04b      	b.n	8006d64 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d00c      	beq.n	8006cec <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8006cd2:	f04f 32ff 	mov.w	r2, #4294967295
 8006cd6:	6879      	ldr	r1, [r7, #4]
 8006cd8:	69b8      	ldr	r0, [r7, #24]
 8006cda:	f7ff fef6 	bl	8006aca <put_fat>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8006ce2:	7ffb      	ldrb	r3, [r7, #31]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d001      	beq.n	8006cec <remove_chain+0x4a>
 8006ce8:	7ffb      	ldrb	r3, [r7, #31]
 8006cea:	e03b      	b.n	8006d64 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8006cec:	68b9      	ldr	r1, [r7, #8]
 8006cee:	68f8      	ldr	r0, [r7, #12]
 8006cf0:	f7ff fe43 	bl	800697a <get_fat>
 8006cf4:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8006cf6:	697b      	ldr	r3, [r7, #20]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d031      	beq.n	8006d60 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	2b01      	cmp	r3, #1
 8006d00:	d101      	bne.n	8006d06 <remove_chain+0x64>
 8006d02:	2302      	movs	r3, #2
 8006d04:	e02e      	b.n	8006d64 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d0c:	d101      	bne.n	8006d12 <remove_chain+0x70>
 8006d0e:	2301      	movs	r3, #1
 8006d10:	e028      	b.n	8006d64 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8006d12:	2200      	movs	r2, #0
 8006d14:	68b9      	ldr	r1, [r7, #8]
 8006d16:	69b8      	ldr	r0, [r7, #24]
 8006d18:	f7ff fed7 	bl	8006aca <put_fat>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8006d20:	7ffb      	ldrb	r3, [r7, #31]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d001      	beq.n	8006d2a <remove_chain+0x88>
 8006d26:	7ffb      	ldrb	r3, [r7, #31]
 8006d28:	e01c      	b.n	8006d64 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8006d2a:	69bb      	ldr	r3, [r7, #24]
 8006d2c:	691a      	ldr	r2, [r3, #16]
 8006d2e:	69bb      	ldr	r3, [r7, #24]
 8006d30:	695b      	ldr	r3, [r3, #20]
 8006d32:	3b02      	subs	r3, #2
 8006d34:	429a      	cmp	r2, r3
 8006d36:	d20b      	bcs.n	8006d50 <remove_chain+0xae>
			fs->free_clst++;
 8006d38:	69bb      	ldr	r3, [r7, #24]
 8006d3a:	691b      	ldr	r3, [r3, #16]
 8006d3c:	1c5a      	adds	r2, r3, #1
 8006d3e:	69bb      	ldr	r3, [r7, #24]
 8006d40:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8006d42:	69bb      	ldr	r3, [r7, #24]
 8006d44:	791b      	ldrb	r3, [r3, #4]
 8006d46:	f043 0301 	orr.w	r3, r3, #1
 8006d4a:	b2da      	uxtb	r2, r3
 8006d4c:	69bb      	ldr	r3, [r7, #24]
 8006d4e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8006d54:	69bb      	ldr	r3, [r7, #24]
 8006d56:	695b      	ldr	r3, [r3, #20]
 8006d58:	68ba      	ldr	r2, [r7, #8]
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d3c6      	bcc.n	8006cec <remove_chain+0x4a>
 8006d5e:	e000      	b.n	8006d62 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8006d60:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8006d62:	2300      	movs	r3, #0
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	3720      	adds	r7, #32
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}

08006d6c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b088      	sub	sp, #32
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
 8006d74:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d10d      	bne.n	8006d9e <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	68db      	ldr	r3, [r3, #12]
 8006d86:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8006d88:	69bb      	ldr	r3, [r7, #24]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d004      	beq.n	8006d98 <create_chain+0x2c>
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	695b      	ldr	r3, [r3, #20]
 8006d92:	69ba      	ldr	r2, [r7, #24]
 8006d94:	429a      	cmp	r2, r3
 8006d96:	d31b      	bcc.n	8006dd0 <create_chain+0x64>
 8006d98:	2301      	movs	r3, #1
 8006d9a:	61bb      	str	r3, [r7, #24]
 8006d9c:	e018      	b.n	8006dd0 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8006d9e:	6839      	ldr	r1, [r7, #0]
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	f7ff fdea 	bl	800697a <get_fat>
 8006da6:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	2b01      	cmp	r3, #1
 8006dac:	d801      	bhi.n	8006db2 <create_chain+0x46>
 8006dae:	2301      	movs	r3, #1
 8006db0:	e070      	b.n	8006e94 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006db8:	d101      	bne.n	8006dbe <create_chain+0x52>
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	e06a      	b.n	8006e94 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8006dbe:	693b      	ldr	r3, [r7, #16]
 8006dc0:	695b      	ldr	r3, [r3, #20]
 8006dc2:	68fa      	ldr	r2, [r7, #12]
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d201      	bcs.n	8006dcc <create_chain+0x60>
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	e063      	b.n	8006e94 <create_chain+0x128>
		scl = clst;
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8006dd0:	69bb      	ldr	r3, [r7, #24]
 8006dd2:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8006dd4:	69fb      	ldr	r3, [r7, #28]
 8006dd6:	3301      	adds	r3, #1
 8006dd8:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	695b      	ldr	r3, [r3, #20]
 8006dde:	69fa      	ldr	r2, [r7, #28]
 8006de0:	429a      	cmp	r2, r3
 8006de2:	d307      	bcc.n	8006df4 <create_chain+0x88>
				ncl = 2;
 8006de4:	2302      	movs	r3, #2
 8006de6:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8006de8:	69fa      	ldr	r2, [r7, #28]
 8006dea:	69bb      	ldr	r3, [r7, #24]
 8006dec:	429a      	cmp	r2, r3
 8006dee:	d901      	bls.n	8006df4 <create_chain+0x88>
 8006df0:	2300      	movs	r3, #0
 8006df2:	e04f      	b.n	8006e94 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8006df4:	69f9      	ldr	r1, [r7, #28]
 8006df6:	6878      	ldr	r0, [r7, #4]
 8006df8:	f7ff fdbf 	bl	800697a <get_fat>
 8006dfc:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d00e      	beq.n	8006e22 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2b01      	cmp	r3, #1
 8006e08:	d003      	beq.n	8006e12 <create_chain+0xa6>
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e10:	d101      	bne.n	8006e16 <create_chain+0xaa>
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	e03e      	b.n	8006e94 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8006e16:	69fa      	ldr	r2, [r7, #28]
 8006e18:	69bb      	ldr	r3, [r7, #24]
 8006e1a:	429a      	cmp	r2, r3
 8006e1c:	d1da      	bne.n	8006dd4 <create_chain+0x68>
 8006e1e:	2300      	movs	r3, #0
 8006e20:	e038      	b.n	8006e94 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8006e22:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8006e24:	f04f 32ff 	mov.w	r2, #4294967295
 8006e28:	69f9      	ldr	r1, [r7, #28]
 8006e2a:	6938      	ldr	r0, [r7, #16]
 8006e2c:	f7ff fe4d 	bl	8006aca <put_fat>
 8006e30:	4603      	mov	r3, r0
 8006e32:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8006e34:	7dfb      	ldrb	r3, [r7, #23]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d109      	bne.n	8006e4e <create_chain+0xe2>
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d006      	beq.n	8006e4e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8006e40:	69fa      	ldr	r2, [r7, #28]
 8006e42:	6839      	ldr	r1, [r7, #0]
 8006e44:	6938      	ldr	r0, [r7, #16]
 8006e46:	f7ff fe40 	bl	8006aca <put_fat>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8006e4e:	7dfb      	ldrb	r3, [r7, #23]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d116      	bne.n	8006e82 <create_chain+0x116>
		fs->last_clst = ncl;
 8006e54:	693b      	ldr	r3, [r7, #16]
 8006e56:	69fa      	ldr	r2, [r7, #28]
 8006e58:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8006e5a:	693b      	ldr	r3, [r7, #16]
 8006e5c:	691a      	ldr	r2, [r3, #16]
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	695b      	ldr	r3, [r3, #20]
 8006e62:	3b02      	subs	r3, #2
 8006e64:	429a      	cmp	r2, r3
 8006e66:	d804      	bhi.n	8006e72 <create_chain+0x106>
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	691b      	ldr	r3, [r3, #16]
 8006e6c:	1e5a      	subs	r2, r3, #1
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	791b      	ldrb	r3, [r3, #4]
 8006e76:	f043 0301 	orr.w	r3, r3, #1
 8006e7a:	b2da      	uxtb	r2, r3
 8006e7c:	693b      	ldr	r3, [r7, #16]
 8006e7e:	711a      	strb	r2, [r3, #4]
 8006e80:	e007      	b.n	8006e92 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8006e82:	7dfb      	ldrb	r3, [r7, #23]
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d102      	bne.n	8006e8e <create_chain+0x122>
 8006e88:	f04f 33ff 	mov.w	r3, #4294967295
 8006e8c:	e000      	b.n	8006e90 <create_chain+0x124>
 8006e8e:	2301      	movs	r3, #1
 8006e90:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8006e92:	69fb      	ldr	r3, [r7, #28]
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	3720      	adds	r7, #32
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}

08006e9c <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b087      	sub	sp, #28
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
 8006ea4:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eb0:	3304      	adds	r3, #4
 8006eb2:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	0a5b      	lsrs	r3, r3, #9
 8006eb8:	68fa      	ldr	r2, [r7, #12]
 8006eba:	8952      	ldrh	r2, [r2, #10]
 8006ebc:	fbb3 f3f2 	udiv	r3, r3, r2
 8006ec0:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006ec2:	693b      	ldr	r3, [r7, #16]
 8006ec4:	1d1a      	adds	r2, r3, #4
 8006ec6:	613a      	str	r2, [r7, #16]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d101      	bne.n	8006ed6 <clmt_clust+0x3a>
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	e010      	b.n	8006ef8 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8006ed6:	697a      	ldr	r2, [r7, #20]
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	429a      	cmp	r2, r3
 8006edc:	d307      	bcc.n	8006eee <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8006ede:	697a      	ldr	r2, [r7, #20]
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	1ad3      	subs	r3, r2, r3
 8006ee4:	617b      	str	r3, [r7, #20]
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	3304      	adds	r3, #4
 8006eea:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006eec:	e7e9      	b.n	8006ec2 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8006eee:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8006ef0:	693b      	ldr	r3, [r7, #16]
 8006ef2:	681a      	ldr	r2, [r3, #0]
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	4413      	add	r3, r2
}
 8006ef8:	4618      	mov	r0, r3
 8006efa:	371c      	adds	r7, #28
 8006efc:	46bd      	mov	sp, r7
 8006efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f02:	4770      	bx	lr

08006f04 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8006f04:	b580      	push	{r7, lr}
 8006f06:	b086      	sub	sp, #24
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
 8006f0c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006f1a:	d204      	bcs.n	8006f26 <dir_sdi+0x22>
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	f003 031f 	and.w	r3, r3, #31
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d001      	beq.n	8006f2a <dir_sdi+0x26>
		return FR_INT_ERR;
 8006f26:	2302      	movs	r3, #2
 8006f28:	e063      	b.n	8006ff2 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	683a      	ldr	r2, [r7, #0]
 8006f2e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d106      	bne.n	8006f4a <dir_sdi+0x46>
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	781b      	ldrb	r3, [r3, #0]
 8006f40:	2b02      	cmp	r3, #2
 8006f42:	d902      	bls.n	8006f4a <dir_sdi+0x46>
		clst = fs->dirbase;
 8006f44:	693b      	ldr	r3, [r7, #16]
 8006f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f48:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d10c      	bne.n	8006f6a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	095b      	lsrs	r3, r3, #5
 8006f54:	693a      	ldr	r2, [r7, #16]
 8006f56:	8912      	ldrh	r2, [r2, #8]
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d301      	bcc.n	8006f60 <dir_sdi+0x5c>
 8006f5c:	2302      	movs	r3, #2
 8006f5e:	e048      	b.n	8006ff2 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	61da      	str	r2, [r3, #28]
 8006f68:	e029      	b.n	8006fbe <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	895b      	ldrh	r3, [r3, #10]
 8006f6e:	025b      	lsls	r3, r3, #9
 8006f70:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006f72:	e019      	b.n	8006fa8 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6979      	ldr	r1, [r7, #20]
 8006f78:	4618      	mov	r0, r3
 8006f7a:	f7ff fcfe 	bl	800697a <get_fat>
 8006f7e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f86:	d101      	bne.n	8006f8c <dir_sdi+0x88>
 8006f88:	2301      	movs	r3, #1
 8006f8a:	e032      	b.n	8006ff2 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8006f8c:	697b      	ldr	r3, [r7, #20]
 8006f8e:	2b01      	cmp	r3, #1
 8006f90:	d904      	bls.n	8006f9c <dir_sdi+0x98>
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	695b      	ldr	r3, [r3, #20]
 8006f96:	697a      	ldr	r2, [r7, #20]
 8006f98:	429a      	cmp	r2, r3
 8006f9a:	d301      	bcc.n	8006fa0 <dir_sdi+0x9c>
 8006f9c:	2302      	movs	r3, #2
 8006f9e:	e028      	b.n	8006ff2 <dir_sdi+0xee>
			ofs -= csz;
 8006fa0:	683a      	ldr	r2, [r7, #0]
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	1ad3      	subs	r3, r2, r3
 8006fa6:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006fa8:	683a      	ldr	r2, [r7, #0]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	429a      	cmp	r2, r3
 8006fae:	d2e1      	bcs.n	8006f74 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8006fb0:	6979      	ldr	r1, [r7, #20]
 8006fb2:	6938      	ldr	r0, [r7, #16]
 8006fb4:	f7ff fcc2 	bl	800693c <clust2sect>
 8006fb8:	4602      	mov	r2, r0
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	697a      	ldr	r2, [r7, #20]
 8006fc2:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	69db      	ldr	r3, [r3, #28]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d101      	bne.n	8006fd0 <dir_sdi+0xcc>
 8006fcc:	2302      	movs	r3, #2
 8006fce:	e010      	b.n	8006ff2 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	69da      	ldr	r2, [r3, #28]
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	0a5b      	lsrs	r3, r3, #9
 8006fd8:	441a      	add	r2, r3
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8006fde:	693b      	ldr	r3, [r7, #16]
 8006fe0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fea:	441a      	add	r2, r3
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006ff0:	2300      	movs	r3, #0
}
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	3718      	adds	r7, #24
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	bd80      	pop	{r7, pc}

08006ffa <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006ffa:	b580      	push	{r7, lr}
 8006ffc:	b086      	sub	sp, #24
 8006ffe:	af00      	add	r7, sp, #0
 8007000:	6078      	str	r0, [r7, #4]
 8007002:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	695b      	ldr	r3, [r3, #20]
 800700e:	3320      	adds	r3, #32
 8007010:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	69db      	ldr	r3, [r3, #28]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d003      	beq.n	8007022 <dir_next+0x28>
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007020:	d301      	bcc.n	8007026 <dir_next+0x2c>
 8007022:	2304      	movs	r3, #4
 8007024:	e0aa      	b.n	800717c <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800702c:	2b00      	cmp	r3, #0
 800702e:	f040 8098 	bne.w	8007162 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	69db      	ldr	r3, [r3, #28]
 8007036:	1c5a      	adds	r2, r3, #1
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	699b      	ldr	r3, [r3, #24]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d10b      	bne.n	800705c <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	095b      	lsrs	r3, r3, #5
 8007048:	68fa      	ldr	r2, [r7, #12]
 800704a:	8912      	ldrh	r2, [r2, #8]
 800704c:	4293      	cmp	r3, r2
 800704e:	f0c0 8088 	bcc.w	8007162 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2200      	movs	r2, #0
 8007056:	61da      	str	r2, [r3, #28]
 8007058:	2304      	movs	r3, #4
 800705a:	e08f      	b.n	800717c <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	0a5b      	lsrs	r3, r3, #9
 8007060:	68fa      	ldr	r2, [r7, #12]
 8007062:	8952      	ldrh	r2, [r2, #10]
 8007064:	3a01      	subs	r2, #1
 8007066:	4013      	ands	r3, r2
 8007068:	2b00      	cmp	r3, #0
 800706a:	d17a      	bne.n	8007162 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	699b      	ldr	r3, [r3, #24]
 8007072:	4619      	mov	r1, r3
 8007074:	4610      	mov	r0, r2
 8007076:	f7ff fc80 	bl	800697a <get_fat>
 800707a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800707c:	697b      	ldr	r3, [r7, #20]
 800707e:	2b01      	cmp	r3, #1
 8007080:	d801      	bhi.n	8007086 <dir_next+0x8c>
 8007082:	2302      	movs	r3, #2
 8007084:	e07a      	b.n	800717c <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800708c:	d101      	bne.n	8007092 <dir_next+0x98>
 800708e:	2301      	movs	r3, #1
 8007090:	e074      	b.n	800717c <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	695b      	ldr	r3, [r3, #20]
 8007096:	697a      	ldr	r2, [r7, #20]
 8007098:	429a      	cmp	r2, r3
 800709a:	d358      	bcc.n	800714e <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d104      	bne.n	80070ac <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2200      	movs	r2, #0
 80070a6:	61da      	str	r2, [r3, #28]
 80070a8:	2304      	movs	r3, #4
 80070aa:	e067      	b.n	800717c <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80070ac:	687a      	ldr	r2, [r7, #4]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	699b      	ldr	r3, [r3, #24]
 80070b2:	4619      	mov	r1, r3
 80070b4:	4610      	mov	r0, r2
 80070b6:	f7ff fe59 	bl	8006d6c <create_chain>
 80070ba:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d101      	bne.n	80070c6 <dir_next+0xcc>
 80070c2:	2307      	movs	r3, #7
 80070c4:	e05a      	b.n	800717c <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	2b01      	cmp	r3, #1
 80070ca:	d101      	bne.n	80070d0 <dir_next+0xd6>
 80070cc:	2302      	movs	r3, #2
 80070ce:	e055      	b.n	800717c <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80070d0:	697b      	ldr	r3, [r7, #20]
 80070d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070d6:	d101      	bne.n	80070dc <dir_next+0xe2>
 80070d8:	2301      	movs	r3, #1
 80070da:	e04f      	b.n	800717c <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80070dc:	68f8      	ldr	r0, [r7, #12]
 80070de:	f7ff fb4d 	bl	800677c <sync_window>
 80070e2:	4603      	mov	r3, r0
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d001      	beq.n	80070ec <dir_next+0xf2>
 80070e8:	2301      	movs	r3, #1
 80070ea:	e047      	b.n	800717c <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	3330      	adds	r3, #48	; 0x30
 80070f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80070f4:	2100      	movs	r1, #0
 80070f6:	4618      	mov	r0, r3
 80070f8:	f7ff f977 	bl	80063ea <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80070fc:	2300      	movs	r3, #0
 80070fe:	613b      	str	r3, [r7, #16]
 8007100:	6979      	ldr	r1, [r7, #20]
 8007102:	68f8      	ldr	r0, [r7, #12]
 8007104:	f7ff fc1a 	bl	800693c <clust2sect>
 8007108:	4602      	mov	r2, r0
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	62da      	str	r2, [r3, #44]	; 0x2c
 800710e:	e012      	b.n	8007136 <dir_next+0x13c>
						fs->wflag = 1;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2201      	movs	r2, #1
 8007114:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8007116:	68f8      	ldr	r0, [r7, #12]
 8007118:	f7ff fb30 	bl	800677c <sync_window>
 800711c:	4603      	mov	r3, r0
 800711e:	2b00      	cmp	r3, #0
 8007120:	d001      	beq.n	8007126 <dir_next+0x12c>
 8007122:	2301      	movs	r3, #1
 8007124:	e02a      	b.n	800717c <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	3301      	adds	r3, #1
 800712a:	613b      	str	r3, [r7, #16]
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007130:	1c5a      	adds	r2, r3, #1
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	62da      	str	r2, [r3, #44]	; 0x2c
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	895b      	ldrh	r3, [r3, #10]
 800713a:	461a      	mov	r2, r3
 800713c:	693b      	ldr	r3, [r7, #16]
 800713e:	4293      	cmp	r3, r2
 8007140:	d3e6      	bcc.n	8007110 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007146:	693b      	ldr	r3, [r7, #16]
 8007148:	1ad2      	subs	r2, r2, r3
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	697a      	ldr	r2, [r7, #20]
 8007152:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8007154:	6979      	ldr	r1, [r7, #20]
 8007156:	68f8      	ldr	r0, [r7, #12]
 8007158:	f7ff fbf0 	bl	800693c <clust2sect>
 800715c:	4602      	mov	r2, r0
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	68ba      	ldr	r2, [r7, #8]
 8007166:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007174:	441a      	add	r2, r3
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800717a:	2300      	movs	r3, #0
}
 800717c:	4618      	mov	r0, r3
 800717e:	3718      	adds	r7, #24
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}

08007184 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b086      	sub	sp, #24
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
 800718c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8007194:	2100      	movs	r1, #0
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f7ff feb4 	bl	8006f04 <dir_sdi>
 800719c:	4603      	mov	r3, r0
 800719e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80071a0:	7dfb      	ldrb	r3, [r7, #23]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d12b      	bne.n	80071fe <dir_alloc+0x7a>
		n = 0;
 80071a6:	2300      	movs	r3, #0
 80071a8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	69db      	ldr	r3, [r3, #28]
 80071ae:	4619      	mov	r1, r3
 80071b0:	68f8      	ldr	r0, [r7, #12]
 80071b2:	f7ff fb27 	bl	8006804 <move_window>
 80071b6:	4603      	mov	r3, r0
 80071b8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80071ba:	7dfb      	ldrb	r3, [r7, #23]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d11d      	bne.n	80071fc <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6a1b      	ldr	r3, [r3, #32]
 80071c4:	781b      	ldrb	r3, [r3, #0]
 80071c6:	2be5      	cmp	r3, #229	; 0xe5
 80071c8:	d004      	beq.n	80071d4 <dir_alloc+0x50>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6a1b      	ldr	r3, [r3, #32]
 80071ce:	781b      	ldrb	r3, [r3, #0]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d107      	bne.n	80071e4 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	3301      	adds	r3, #1
 80071d8:	613b      	str	r3, [r7, #16]
 80071da:	693a      	ldr	r2, [r7, #16]
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	429a      	cmp	r2, r3
 80071e0:	d102      	bne.n	80071e8 <dir_alloc+0x64>
 80071e2:	e00c      	b.n	80071fe <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80071e4:	2300      	movs	r3, #0
 80071e6:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80071e8:	2101      	movs	r1, #1
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f7ff ff05 	bl	8006ffa <dir_next>
 80071f0:	4603      	mov	r3, r0
 80071f2:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80071f4:	7dfb      	ldrb	r3, [r7, #23]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d0d7      	beq.n	80071aa <dir_alloc+0x26>
 80071fa:	e000      	b.n	80071fe <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80071fc:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80071fe:	7dfb      	ldrb	r3, [r7, #23]
 8007200:	2b04      	cmp	r3, #4
 8007202:	d101      	bne.n	8007208 <dir_alloc+0x84>
 8007204:	2307      	movs	r3, #7
 8007206:	75fb      	strb	r3, [r7, #23]
	return res;
 8007208:	7dfb      	ldrb	r3, [r7, #23]
}
 800720a:	4618      	mov	r0, r3
 800720c:	3718      	adds	r7, #24
 800720e:	46bd      	mov	sp, r7
 8007210:	bd80      	pop	{r7, pc}

08007212 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8007212:	b580      	push	{r7, lr}
 8007214:	b084      	sub	sp, #16
 8007216:	af00      	add	r7, sp, #0
 8007218:	6078      	str	r0, [r7, #4]
 800721a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	331a      	adds	r3, #26
 8007220:	4618      	mov	r0, r3
 8007222:	f7ff f83f 	bl	80062a4 <ld_word>
 8007226:	4603      	mov	r3, r0
 8007228:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	781b      	ldrb	r3, [r3, #0]
 800722e:	2b03      	cmp	r3, #3
 8007230:	d109      	bne.n	8007246 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	3314      	adds	r3, #20
 8007236:	4618      	mov	r0, r3
 8007238:	f7ff f834 	bl	80062a4 <ld_word>
 800723c:	4603      	mov	r3, r0
 800723e:	041b      	lsls	r3, r3, #16
 8007240:	68fa      	ldr	r2, [r7, #12]
 8007242:	4313      	orrs	r3, r2
 8007244:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8007246:	68fb      	ldr	r3, [r7, #12]
}
 8007248:	4618      	mov	r0, r3
 800724a:	3710      	adds	r7, #16
 800724c:	46bd      	mov	sp, r7
 800724e:	bd80      	pop	{r7, pc}

08007250 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b084      	sub	sp, #16
 8007254:	af00      	add	r7, sp, #0
 8007256:	60f8      	str	r0, [r7, #12]
 8007258:	60b9      	str	r1, [r7, #8]
 800725a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	331a      	adds	r3, #26
 8007260:	687a      	ldr	r2, [r7, #4]
 8007262:	b292      	uxth	r2, r2
 8007264:	4611      	mov	r1, r2
 8007266:	4618      	mov	r0, r3
 8007268:	f7ff f857 	bl	800631a <st_word>
	if (fs->fs_type == FS_FAT32) {
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	781b      	ldrb	r3, [r3, #0]
 8007270:	2b03      	cmp	r3, #3
 8007272:	d109      	bne.n	8007288 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	f103 0214 	add.w	r2, r3, #20
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	0c1b      	lsrs	r3, r3, #16
 800727e:	b29b      	uxth	r3, r3
 8007280:	4619      	mov	r1, r3
 8007282:	4610      	mov	r0, r2
 8007284:	f7ff f849 	bl	800631a <st_word>
	}
}
 8007288:	bf00      	nop
 800728a:	3710      	adds	r7, #16
 800728c:	46bd      	mov	sp, r7
 800728e:	bd80      	pop	{r7, pc}

08007290 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b086      	sub	sp, #24
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800729e:	2100      	movs	r1, #0
 80072a0:	6878      	ldr	r0, [r7, #4]
 80072a2:	f7ff fe2f 	bl	8006f04 <dir_sdi>
 80072a6:	4603      	mov	r3, r0
 80072a8:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80072aa:	7dfb      	ldrb	r3, [r7, #23]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d001      	beq.n	80072b4 <dir_find+0x24>
 80072b0:	7dfb      	ldrb	r3, [r7, #23]
 80072b2:	e03e      	b.n	8007332 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	69db      	ldr	r3, [r3, #28]
 80072b8:	4619      	mov	r1, r3
 80072ba:	6938      	ldr	r0, [r7, #16]
 80072bc:	f7ff faa2 	bl	8006804 <move_window>
 80072c0:	4603      	mov	r3, r0
 80072c2:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80072c4:	7dfb      	ldrb	r3, [r7, #23]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d12f      	bne.n	800732a <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6a1b      	ldr	r3, [r3, #32]
 80072ce:	781b      	ldrb	r3, [r3, #0]
 80072d0:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80072d2:	7bfb      	ldrb	r3, [r7, #15]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d102      	bne.n	80072de <dir_find+0x4e>
 80072d8:	2304      	movs	r3, #4
 80072da:	75fb      	strb	r3, [r7, #23]
 80072dc:	e028      	b.n	8007330 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6a1b      	ldr	r3, [r3, #32]
 80072e2:	330b      	adds	r3, #11
 80072e4:	781b      	ldrb	r3, [r3, #0]
 80072e6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80072ea:	b2da      	uxtb	r2, r3
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6a1b      	ldr	r3, [r3, #32]
 80072f4:	330b      	adds	r3, #11
 80072f6:	781b      	ldrb	r3, [r3, #0]
 80072f8:	f003 0308 	and.w	r3, r3, #8
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d10a      	bne.n	8007316 <dir_find+0x86>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6a18      	ldr	r0, [r3, #32]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	3324      	adds	r3, #36	; 0x24
 8007308:	220b      	movs	r2, #11
 800730a:	4619      	mov	r1, r3
 800730c:	f7ff f888 	bl	8006420 <mem_cmp>
 8007310:	4603      	mov	r3, r0
 8007312:	2b00      	cmp	r3, #0
 8007314:	d00b      	beq.n	800732e <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8007316:	2100      	movs	r1, #0
 8007318:	6878      	ldr	r0, [r7, #4]
 800731a:	f7ff fe6e 	bl	8006ffa <dir_next>
 800731e:	4603      	mov	r3, r0
 8007320:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8007322:	7dfb      	ldrb	r3, [r7, #23]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d0c5      	beq.n	80072b4 <dir_find+0x24>
 8007328:	e002      	b.n	8007330 <dir_find+0xa0>
		if (res != FR_OK) break;
 800732a:	bf00      	nop
 800732c:	e000      	b.n	8007330 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800732e:	bf00      	nop

	return res;
 8007330:	7dfb      	ldrb	r3, [r7, #23]
}
 8007332:	4618      	mov	r0, r3
 8007334:	3718      	adds	r7, #24
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}

0800733a <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800733a:	b580      	push	{r7, lr}
 800733c:	b084      	sub	sp, #16
 800733e:	af00      	add	r7, sp, #0
 8007340:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8007348:	2101      	movs	r1, #1
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f7ff ff1a 	bl	8007184 <dir_alloc>
 8007350:	4603      	mov	r3, r0
 8007352:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8007354:	7bfb      	ldrb	r3, [r7, #15]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d11c      	bne.n	8007394 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	69db      	ldr	r3, [r3, #28]
 800735e:	4619      	mov	r1, r3
 8007360:	68b8      	ldr	r0, [r7, #8]
 8007362:	f7ff fa4f 	bl	8006804 <move_window>
 8007366:	4603      	mov	r3, r0
 8007368:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800736a:	7bfb      	ldrb	r3, [r7, #15]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d111      	bne.n	8007394 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6a1b      	ldr	r3, [r3, #32]
 8007374:	2220      	movs	r2, #32
 8007376:	2100      	movs	r1, #0
 8007378:	4618      	mov	r0, r3
 800737a:	f7ff f836 	bl	80063ea <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6a18      	ldr	r0, [r3, #32]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	3324      	adds	r3, #36	; 0x24
 8007386:	220b      	movs	r2, #11
 8007388:	4619      	mov	r1, r3
 800738a:	f7ff f80d 	bl	80063a8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	2201      	movs	r2, #1
 8007392:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8007394:	7bfb      	ldrb	r3, [r7, #15]
}
 8007396:	4618      	mov	r0, r3
 8007398:	3710      	adds	r7, #16
 800739a:	46bd      	mov	sp, r7
 800739c:	bd80      	pop	{r7, pc}
	...

080073a0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b088      	sub	sp, #32
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	60fb      	str	r3, [r7, #12]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	3324      	adds	r3, #36	; 0x24
 80073b4:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80073b6:	220b      	movs	r2, #11
 80073b8:	2120      	movs	r1, #32
 80073ba:	68b8      	ldr	r0, [r7, #8]
 80073bc:	f7ff f815 	bl	80063ea <mem_set>
	si = i = 0; ni = 8;
 80073c0:	2300      	movs	r3, #0
 80073c2:	613b      	str	r3, [r7, #16]
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	61fb      	str	r3, [r7, #28]
 80073c8:	2308      	movs	r3, #8
 80073ca:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80073cc:	69fb      	ldr	r3, [r7, #28]
 80073ce:	1c5a      	adds	r2, r3, #1
 80073d0:	61fa      	str	r2, [r7, #28]
 80073d2:	68fa      	ldr	r2, [r7, #12]
 80073d4:	4413      	add	r3, r2
 80073d6:	781b      	ldrb	r3, [r3, #0]
 80073d8:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80073da:	7efb      	ldrb	r3, [r7, #27]
 80073dc:	2b20      	cmp	r3, #32
 80073de:	d94e      	bls.n	800747e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80073e0:	7efb      	ldrb	r3, [r7, #27]
 80073e2:	2b2f      	cmp	r3, #47	; 0x2f
 80073e4:	d006      	beq.n	80073f4 <create_name+0x54>
 80073e6:	7efb      	ldrb	r3, [r7, #27]
 80073e8:	2b5c      	cmp	r3, #92	; 0x5c
 80073ea:	d110      	bne.n	800740e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80073ec:	e002      	b.n	80073f4 <create_name+0x54>
 80073ee:	69fb      	ldr	r3, [r7, #28]
 80073f0:	3301      	adds	r3, #1
 80073f2:	61fb      	str	r3, [r7, #28]
 80073f4:	68fa      	ldr	r2, [r7, #12]
 80073f6:	69fb      	ldr	r3, [r7, #28]
 80073f8:	4413      	add	r3, r2
 80073fa:	781b      	ldrb	r3, [r3, #0]
 80073fc:	2b2f      	cmp	r3, #47	; 0x2f
 80073fe:	d0f6      	beq.n	80073ee <create_name+0x4e>
 8007400:	68fa      	ldr	r2, [r7, #12]
 8007402:	69fb      	ldr	r3, [r7, #28]
 8007404:	4413      	add	r3, r2
 8007406:	781b      	ldrb	r3, [r3, #0]
 8007408:	2b5c      	cmp	r3, #92	; 0x5c
 800740a:	d0f0      	beq.n	80073ee <create_name+0x4e>
			break;
 800740c:	e038      	b.n	8007480 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800740e:	7efb      	ldrb	r3, [r7, #27]
 8007410:	2b2e      	cmp	r3, #46	; 0x2e
 8007412:	d003      	beq.n	800741c <create_name+0x7c>
 8007414:	693a      	ldr	r2, [r7, #16]
 8007416:	697b      	ldr	r3, [r7, #20]
 8007418:	429a      	cmp	r2, r3
 800741a:	d30c      	bcc.n	8007436 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800741c:	697b      	ldr	r3, [r7, #20]
 800741e:	2b0b      	cmp	r3, #11
 8007420:	d002      	beq.n	8007428 <create_name+0x88>
 8007422:	7efb      	ldrb	r3, [r7, #27]
 8007424:	2b2e      	cmp	r3, #46	; 0x2e
 8007426:	d001      	beq.n	800742c <create_name+0x8c>
 8007428:	2306      	movs	r3, #6
 800742a:	e044      	b.n	80074b6 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800742c:	2308      	movs	r3, #8
 800742e:	613b      	str	r3, [r7, #16]
 8007430:	230b      	movs	r3, #11
 8007432:	617b      	str	r3, [r7, #20]
			continue;
 8007434:	e022      	b.n	800747c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8007436:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800743a:	2b00      	cmp	r3, #0
 800743c:	da04      	bge.n	8007448 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800743e:	7efb      	ldrb	r3, [r7, #27]
 8007440:	3b80      	subs	r3, #128	; 0x80
 8007442:	4a1f      	ldr	r2, [pc, #124]	; (80074c0 <create_name+0x120>)
 8007444:	5cd3      	ldrb	r3, [r2, r3]
 8007446:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8007448:	7efb      	ldrb	r3, [r7, #27]
 800744a:	4619      	mov	r1, r3
 800744c:	481d      	ldr	r0, [pc, #116]	; (80074c4 <create_name+0x124>)
 800744e:	f7ff f80e 	bl	800646e <chk_chr>
 8007452:	4603      	mov	r3, r0
 8007454:	2b00      	cmp	r3, #0
 8007456:	d001      	beq.n	800745c <create_name+0xbc>
 8007458:	2306      	movs	r3, #6
 800745a:	e02c      	b.n	80074b6 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800745c:	7efb      	ldrb	r3, [r7, #27]
 800745e:	2b60      	cmp	r3, #96	; 0x60
 8007460:	d905      	bls.n	800746e <create_name+0xce>
 8007462:	7efb      	ldrb	r3, [r7, #27]
 8007464:	2b7a      	cmp	r3, #122	; 0x7a
 8007466:	d802      	bhi.n	800746e <create_name+0xce>
 8007468:	7efb      	ldrb	r3, [r7, #27]
 800746a:	3b20      	subs	r3, #32
 800746c:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800746e:	693b      	ldr	r3, [r7, #16]
 8007470:	1c5a      	adds	r2, r3, #1
 8007472:	613a      	str	r2, [r7, #16]
 8007474:	68ba      	ldr	r2, [r7, #8]
 8007476:	4413      	add	r3, r2
 8007478:	7efa      	ldrb	r2, [r7, #27]
 800747a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800747c:	e7a6      	b.n	80073cc <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800747e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8007480:	68fa      	ldr	r2, [r7, #12]
 8007482:	69fb      	ldr	r3, [r7, #28]
 8007484:	441a      	add	r2, r3
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800748a:	693b      	ldr	r3, [r7, #16]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d101      	bne.n	8007494 <create_name+0xf4>
 8007490:	2306      	movs	r3, #6
 8007492:	e010      	b.n	80074b6 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	781b      	ldrb	r3, [r3, #0]
 8007498:	2be5      	cmp	r3, #229	; 0xe5
 800749a:	d102      	bne.n	80074a2 <create_name+0x102>
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	2205      	movs	r2, #5
 80074a0:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80074a2:	7efb      	ldrb	r3, [r7, #27]
 80074a4:	2b20      	cmp	r3, #32
 80074a6:	d801      	bhi.n	80074ac <create_name+0x10c>
 80074a8:	2204      	movs	r2, #4
 80074aa:	e000      	b.n	80074ae <create_name+0x10e>
 80074ac:	2200      	movs	r2, #0
 80074ae:	68bb      	ldr	r3, [r7, #8]
 80074b0:	330b      	adds	r3, #11
 80074b2:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80074b4:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80074b6:	4618      	mov	r0, r3
 80074b8:	3720      	adds	r7, #32
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}
 80074be:	bf00      	nop
 80074c0:	080095ac 	.word	0x080095ac
 80074c4:	08009548 	.word	0x08009548

080074c8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b086      	sub	sp, #24
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
 80074d0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80074dc:	e002      	b.n	80074e4 <follow_path+0x1c>
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	3301      	adds	r3, #1
 80074e2:	603b      	str	r3, [r7, #0]
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	781b      	ldrb	r3, [r3, #0]
 80074e8:	2b2f      	cmp	r3, #47	; 0x2f
 80074ea:	d0f8      	beq.n	80074de <follow_path+0x16>
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	781b      	ldrb	r3, [r3, #0]
 80074f0:	2b5c      	cmp	r3, #92	; 0x5c
 80074f2:	d0f4      	beq.n	80074de <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80074f4:	693b      	ldr	r3, [r7, #16]
 80074f6:	2200      	movs	r2, #0
 80074f8:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	781b      	ldrb	r3, [r3, #0]
 80074fe:	2b1f      	cmp	r3, #31
 8007500:	d80a      	bhi.n	8007518 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2280      	movs	r2, #128	; 0x80
 8007506:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800750a:	2100      	movs	r1, #0
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f7ff fcf9 	bl	8006f04 <dir_sdi>
 8007512:	4603      	mov	r3, r0
 8007514:	75fb      	strb	r3, [r7, #23]
 8007516:	e043      	b.n	80075a0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007518:	463b      	mov	r3, r7
 800751a:	4619      	mov	r1, r3
 800751c:	6878      	ldr	r0, [r7, #4]
 800751e:	f7ff ff3f 	bl	80073a0 <create_name>
 8007522:	4603      	mov	r3, r0
 8007524:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007526:	7dfb      	ldrb	r3, [r7, #23]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d134      	bne.n	8007596 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800752c:	6878      	ldr	r0, [r7, #4]
 800752e:	f7ff feaf 	bl	8007290 <dir_find>
 8007532:	4603      	mov	r3, r0
 8007534:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800753c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800753e:	7dfb      	ldrb	r3, [r7, #23]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d00a      	beq.n	800755a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8007544:	7dfb      	ldrb	r3, [r7, #23]
 8007546:	2b04      	cmp	r3, #4
 8007548:	d127      	bne.n	800759a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800754a:	7afb      	ldrb	r3, [r7, #11]
 800754c:	f003 0304 	and.w	r3, r3, #4
 8007550:	2b00      	cmp	r3, #0
 8007552:	d122      	bne.n	800759a <follow_path+0xd2>
 8007554:	2305      	movs	r3, #5
 8007556:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8007558:	e01f      	b.n	800759a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800755a:	7afb      	ldrb	r3, [r7, #11]
 800755c:	f003 0304 	and.w	r3, r3, #4
 8007560:	2b00      	cmp	r3, #0
 8007562:	d11c      	bne.n	800759e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	799b      	ldrb	r3, [r3, #6]
 8007568:	f003 0310 	and.w	r3, r3, #16
 800756c:	2b00      	cmp	r3, #0
 800756e:	d102      	bne.n	8007576 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8007570:	2305      	movs	r3, #5
 8007572:	75fb      	strb	r3, [r7, #23]
 8007574:	e014      	b.n	80075a0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	695b      	ldr	r3, [r3, #20]
 8007580:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007584:	4413      	add	r3, r2
 8007586:	4619      	mov	r1, r3
 8007588:	68f8      	ldr	r0, [r7, #12]
 800758a:	f7ff fe42 	bl	8007212 <ld_clust>
 800758e:	4602      	mov	r2, r0
 8007590:	693b      	ldr	r3, [r7, #16]
 8007592:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007594:	e7c0      	b.n	8007518 <follow_path+0x50>
			if (res != FR_OK) break;
 8007596:	bf00      	nop
 8007598:	e002      	b.n	80075a0 <follow_path+0xd8>
				break;
 800759a:	bf00      	nop
 800759c:	e000      	b.n	80075a0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800759e:	bf00      	nop
			}
		}
	}

	return res;
 80075a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3718      	adds	r7, #24
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}

080075aa <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80075aa:	b480      	push	{r7}
 80075ac:	b087      	sub	sp, #28
 80075ae:	af00      	add	r7, sp, #0
 80075b0:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80075b2:	f04f 33ff 	mov.w	r3, #4294967295
 80075b6:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d031      	beq.n	8007624 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	617b      	str	r3, [r7, #20]
 80075c6:	e002      	b.n	80075ce <get_ldnumber+0x24>
 80075c8:	697b      	ldr	r3, [r7, #20]
 80075ca:	3301      	adds	r3, #1
 80075cc:	617b      	str	r3, [r7, #20]
 80075ce:	697b      	ldr	r3, [r7, #20]
 80075d0:	781b      	ldrb	r3, [r3, #0]
 80075d2:	2b20      	cmp	r3, #32
 80075d4:	d903      	bls.n	80075de <get_ldnumber+0x34>
 80075d6:	697b      	ldr	r3, [r7, #20]
 80075d8:	781b      	ldrb	r3, [r3, #0]
 80075da:	2b3a      	cmp	r3, #58	; 0x3a
 80075dc:	d1f4      	bne.n	80075c8 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80075de:	697b      	ldr	r3, [r7, #20]
 80075e0:	781b      	ldrb	r3, [r3, #0]
 80075e2:	2b3a      	cmp	r3, #58	; 0x3a
 80075e4:	d11c      	bne.n	8007620 <get_ldnumber+0x76>
			tp = *path;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	1c5a      	adds	r2, r3, #1
 80075f0:	60fa      	str	r2, [r7, #12]
 80075f2:	781b      	ldrb	r3, [r3, #0]
 80075f4:	3b30      	subs	r3, #48	; 0x30
 80075f6:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	2b09      	cmp	r3, #9
 80075fc:	d80e      	bhi.n	800761c <get_ldnumber+0x72>
 80075fe:	68fa      	ldr	r2, [r7, #12]
 8007600:	697b      	ldr	r3, [r7, #20]
 8007602:	429a      	cmp	r2, r3
 8007604:	d10a      	bne.n	800761c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d107      	bne.n	800761c <get_ldnumber+0x72>
					vol = (int)i;
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	3301      	adds	r3, #1
 8007614:	617b      	str	r3, [r7, #20]
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	697a      	ldr	r2, [r7, #20]
 800761a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800761c:	693b      	ldr	r3, [r7, #16]
 800761e:	e002      	b.n	8007626 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8007620:	2300      	movs	r3, #0
 8007622:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8007624:	693b      	ldr	r3, [r7, #16]
}
 8007626:	4618      	mov	r0, r3
 8007628:	371c      	adds	r7, #28
 800762a:	46bd      	mov	sp, r7
 800762c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007630:	4770      	bx	lr
	...

08007634 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b082      	sub	sp, #8
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
 800763c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2200      	movs	r2, #0
 8007642:	70da      	strb	r2, [r3, #3]
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	f04f 32ff 	mov.w	r2, #4294967295
 800764a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800764c:	6839      	ldr	r1, [r7, #0]
 800764e:	6878      	ldr	r0, [r7, #4]
 8007650:	f7ff f8d8 	bl	8006804 <move_window>
 8007654:	4603      	mov	r3, r0
 8007656:	2b00      	cmp	r3, #0
 8007658:	d001      	beq.n	800765e <check_fs+0x2a>
 800765a:	2304      	movs	r3, #4
 800765c:	e038      	b.n	80076d0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	3330      	adds	r3, #48	; 0x30
 8007662:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007666:	4618      	mov	r0, r3
 8007668:	f7fe fe1c 	bl	80062a4 <ld_word>
 800766c:	4603      	mov	r3, r0
 800766e:	461a      	mov	r2, r3
 8007670:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007674:	429a      	cmp	r2, r3
 8007676:	d001      	beq.n	800767c <check_fs+0x48>
 8007678:	2303      	movs	r3, #3
 800767a:	e029      	b.n	80076d0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007682:	2be9      	cmp	r3, #233	; 0xe9
 8007684:	d009      	beq.n	800769a <check_fs+0x66>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800768c:	2beb      	cmp	r3, #235	; 0xeb
 800768e:	d11e      	bne.n	80076ce <check_fs+0x9a>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8007696:	2b90      	cmp	r3, #144	; 0x90
 8007698:	d119      	bne.n	80076ce <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	3330      	adds	r3, #48	; 0x30
 800769e:	3336      	adds	r3, #54	; 0x36
 80076a0:	4618      	mov	r0, r3
 80076a2:	f7fe fe17 	bl	80062d4 <ld_dword>
 80076a6:	4603      	mov	r3, r0
 80076a8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80076ac:	4a0a      	ldr	r2, [pc, #40]	; (80076d8 <check_fs+0xa4>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d101      	bne.n	80076b6 <check_fs+0x82>
 80076b2:	2300      	movs	r3, #0
 80076b4:	e00c      	b.n	80076d0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	3330      	adds	r3, #48	; 0x30
 80076ba:	3352      	adds	r3, #82	; 0x52
 80076bc:	4618      	mov	r0, r3
 80076be:	f7fe fe09 	bl	80062d4 <ld_dword>
 80076c2:	4603      	mov	r3, r0
 80076c4:	4a05      	ldr	r2, [pc, #20]	; (80076dc <check_fs+0xa8>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d101      	bne.n	80076ce <check_fs+0x9a>
 80076ca:	2300      	movs	r3, #0
 80076cc:	e000      	b.n	80076d0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80076ce:	2302      	movs	r3, #2
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	3708      	adds	r7, #8
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}
 80076d8:	00544146 	.word	0x00544146
 80076dc:	33544146 	.word	0x33544146

080076e0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b096      	sub	sp, #88	; 0x58
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	60f8      	str	r0, [r7, #12]
 80076e8:	60b9      	str	r1, [r7, #8]
 80076ea:	4613      	mov	r3, r2
 80076ec:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	2200      	movs	r2, #0
 80076f2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80076f4:	68f8      	ldr	r0, [r7, #12]
 80076f6:	f7ff ff58 	bl	80075aa <get_ldnumber>
 80076fa:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80076fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076fe:	2b00      	cmp	r3, #0
 8007700:	da01      	bge.n	8007706 <find_volume+0x26>
 8007702:	230b      	movs	r3, #11
 8007704:	e22d      	b.n	8007b62 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8007706:	4aa1      	ldr	r2, [pc, #644]	; (800798c <find_volume+0x2ac>)
 8007708:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800770a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800770e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8007710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007712:	2b00      	cmp	r3, #0
 8007714:	d101      	bne.n	800771a <find_volume+0x3a>
 8007716:	230c      	movs	r3, #12
 8007718:	e223      	b.n	8007b62 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800771e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8007720:	79fb      	ldrb	r3, [r7, #7]
 8007722:	f023 0301 	bic.w	r3, r3, #1
 8007726:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8007728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800772a:	781b      	ldrb	r3, [r3, #0]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d01a      	beq.n	8007766 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8007730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007732:	785b      	ldrb	r3, [r3, #1]
 8007734:	4618      	mov	r0, r3
 8007736:	f7fe fd17 	bl	8006168 <disk_status>
 800773a:	4603      	mov	r3, r0
 800773c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8007740:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007744:	f003 0301 	and.w	r3, r3, #1
 8007748:	2b00      	cmp	r3, #0
 800774a:	d10c      	bne.n	8007766 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800774c:	79fb      	ldrb	r3, [r7, #7]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d007      	beq.n	8007762 <find_volume+0x82>
 8007752:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007756:	f003 0304 	and.w	r3, r3, #4
 800775a:	2b00      	cmp	r3, #0
 800775c:	d001      	beq.n	8007762 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800775e:	230a      	movs	r3, #10
 8007760:	e1ff      	b.n	8007b62 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8007762:	2300      	movs	r3, #0
 8007764:	e1fd      	b.n	8007b62 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8007766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007768:	2200      	movs	r2, #0
 800776a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800776c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800776e:	b2da      	uxtb	r2, r3
 8007770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007772:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8007774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007776:	785b      	ldrb	r3, [r3, #1]
 8007778:	4618      	mov	r0, r3
 800777a:	f7fe fd0f 	bl	800619c <disk_initialize>
 800777e:	4603      	mov	r3, r0
 8007780:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8007784:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007788:	f003 0301 	and.w	r3, r3, #1
 800778c:	2b00      	cmp	r3, #0
 800778e:	d001      	beq.n	8007794 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8007790:	2303      	movs	r3, #3
 8007792:	e1e6      	b.n	8007b62 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8007794:	79fb      	ldrb	r3, [r7, #7]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d007      	beq.n	80077aa <find_volume+0xca>
 800779a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800779e:	f003 0304 	and.w	r3, r3, #4
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d001      	beq.n	80077aa <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80077a6:	230a      	movs	r3, #10
 80077a8:	e1db      	b.n	8007b62 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80077aa:	2300      	movs	r3, #0
 80077ac:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80077ae:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80077b0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80077b2:	f7ff ff3f 	bl	8007634 <check_fs>
 80077b6:	4603      	mov	r3, r0
 80077b8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80077bc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80077c0:	2b02      	cmp	r3, #2
 80077c2:	d149      	bne.n	8007858 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80077c4:	2300      	movs	r3, #0
 80077c6:	643b      	str	r3, [r7, #64]	; 0x40
 80077c8:	e01e      	b.n	8007808 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80077ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077cc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80077d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80077d2:	011b      	lsls	r3, r3, #4
 80077d4:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80077d8:	4413      	add	r3, r2
 80077da:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80077dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077de:	3304      	adds	r3, #4
 80077e0:	781b      	ldrb	r3, [r3, #0]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d006      	beq.n	80077f4 <find_volume+0x114>
 80077e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077e8:	3308      	adds	r3, #8
 80077ea:	4618      	mov	r0, r3
 80077ec:	f7fe fd72 	bl	80062d4 <ld_dword>
 80077f0:	4602      	mov	r2, r0
 80077f2:	e000      	b.n	80077f6 <find_volume+0x116>
 80077f4:	2200      	movs	r2, #0
 80077f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80077f8:	009b      	lsls	r3, r3, #2
 80077fa:	3358      	adds	r3, #88	; 0x58
 80077fc:	443b      	add	r3, r7
 80077fe:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007802:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007804:	3301      	adds	r3, #1
 8007806:	643b      	str	r3, [r7, #64]	; 0x40
 8007808:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800780a:	2b03      	cmp	r3, #3
 800780c:	d9dd      	bls.n	80077ca <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800780e:	2300      	movs	r3, #0
 8007810:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8007812:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007814:	2b00      	cmp	r3, #0
 8007816:	d002      	beq.n	800781e <find_volume+0x13e>
 8007818:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800781a:	3b01      	subs	r3, #1
 800781c:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800781e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007820:	009b      	lsls	r3, r3, #2
 8007822:	3358      	adds	r3, #88	; 0x58
 8007824:	443b      	add	r3, r7
 8007826:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800782a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800782c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800782e:	2b00      	cmp	r3, #0
 8007830:	d005      	beq.n	800783e <find_volume+0x15e>
 8007832:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007834:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007836:	f7ff fefd 	bl	8007634 <check_fs>
 800783a:	4603      	mov	r3, r0
 800783c:	e000      	b.n	8007840 <find_volume+0x160>
 800783e:	2303      	movs	r3, #3
 8007840:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8007844:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007848:	2b01      	cmp	r3, #1
 800784a:	d905      	bls.n	8007858 <find_volume+0x178>
 800784c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800784e:	3301      	adds	r3, #1
 8007850:	643b      	str	r3, [r7, #64]	; 0x40
 8007852:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007854:	2b03      	cmp	r3, #3
 8007856:	d9e2      	bls.n	800781e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8007858:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800785c:	2b04      	cmp	r3, #4
 800785e:	d101      	bne.n	8007864 <find_volume+0x184>
 8007860:	2301      	movs	r3, #1
 8007862:	e17e      	b.n	8007b62 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8007864:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007868:	2b01      	cmp	r3, #1
 800786a:	d901      	bls.n	8007870 <find_volume+0x190>
 800786c:	230d      	movs	r3, #13
 800786e:	e178      	b.n	8007b62 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007872:	3330      	adds	r3, #48	; 0x30
 8007874:	330b      	adds	r3, #11
 8007876:	4618      	mov	r0, r3
 8007878:	f7fe fd14 	bl	80062a4 <ld_word>
 800787c:	4603      	mov	r3, r0
 800787e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007882:	d001      	beq.n	8007888 <find_volume+0x1a8>
 8007884:	230d      	movs	r3, #13
 8007886:	e16c      	b.n	8007b62 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8007888:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800788a:	3330      	adds	r3, #48	; 0x30
 800788c:	3316      	adds	r3, #22
 800788e:	4618      	mov	r0, r3
 8007890:	f7fe fd08 	bl	80062a4 <ld_word>
 8007894:	4603      	mov	r3, r0
 8007896:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8007898:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800789a:	2b00      	cmp	r3, #0
 800789c:	d106      	bne.n	80078ac <find_volume+0x1cc>
 800789e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078a0:	3330      	adds	r3, #48	; 0x30
 80078a2:	3324      	adds	r3, #36	; 0x24
 80078a4:	4618      	mov	r0, r3
 80078a6:	f7fe fd15 	bl	80062d4 <ld_dword>
 80078aa:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80078ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078ae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80078b0:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80078b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078b4:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 80078b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078ba:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80078bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078be:	789b      	ldrb	r3, [r3, #2]
 80078c0:	2b01      	cmp	r3, #1
 80078c2:	d005      	beq.n	80078d0 <find_volume+0x1f0>
 80078c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078c6:	789b      	ldrb	r3, [r3, #2]
 80078c8:	2b02      	cmp	r3, #2
 80078ca:	d001      	beq.n	80078d0 <find_volume+0x1f0>
 80078cc:	230d      	movs	r3, #13
 80078ce:	e148      	b.n	8007b62 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80078d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078d2:	789b      	ldrb	r3, [r3, #2]
 80078d4:	461a      	mov	r2, r3
 80078d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80078d8:	fb02 f303 	mul.w	r3, r2, r3
 80078dc:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80078de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078e4:	b29a      	uxth	r2, r3
 80078e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078e8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80078ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078ec:	895b      	ldrh	r3, [r3, #10]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d008      	beq.n	8007904 <find_volume+0x224>
 80078f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078f4:	895b      	ldrh	r3, [r3, #10]
 80078f6:	461a      	mov	r2, r3
 80078f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078fa:	895b      	ldrh	r3, [r3, #10]
 80078fc:	3b01      	subs	r3, #1
 80078fe:	4013      	ands	r3, r2
 8007900:	2b00      	cmp	r3, #0
 8007902:	d001      	beq.n	8007908 <find_volume+0x228>
 8007904:	230d      	movs	r3, #13
 8007906:	e12c      	b.n	8007b62 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8007908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800790a:	3330      	adds	r3, #48	; 0x30
 800790c:	3311      	adds	r3, #17
 800790e:	4618      	mov	r0, r3
 8007910:	f7fe fcc8 	bl	80062a4 <ld_word>
 8007914:	4603      	mov	r3, r0
 8007916:	461a      	mov	r2, r3
 8007918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800791a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800791c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800791e:	891b      	ldrh	r3, [r3, #8]
 8007920:	f003 030f 	and.w	r3, r3, #15
 8007924:	b29b      	uxth	r3, r3
 8007926:	2b00      	cmp	r3, #0
 8007928:	d001      	beq.n	800792e <find_volume+0x24e>
 800792a:	230d      	movs	r3, #13
 800792c:	e119      	b.n	8007b62 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800792e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007930:	3330      	adds	r3, #48	; 0x30
 8007932:	3313      	adds	r3, #19
 8007934:	4618      	mov	r0, r3
 8007936:	f7fe fcb5 	bl	80062a4 <ld_word>
 800793a:	4603      	mov	r3, r0
 800793c:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800793e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007940:	2b00      	cmp	r3, #0
 8007942:	d106      	bne.n	8007952 <find_volume+0x272>
 8007944:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007946:	3330      	adds	r3, #48	; 0x30
 8007948:	3320      	adds	r3, #32
 800794a:	4618      	mov	r0, r3
 800794c:	f7fe fcc2 	bl	80062d4 <ld_dword>
 8007950:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8007952:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007954:	3330      	adds	r3, #48	; 0x30
 8007956:	330e      	adds	r3, #14
 8007958:	4618      	mov	r0, r3
 800795a:	f7fe fca3 	bl	80062a4 <ld_word>
 800795e:	4603      	mov	r3, r0
 8007960:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8007962:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007964:	2b00      	cmp	r3, #0
 8007966:	d101      	bne.n	800796c <find_volume+0x28c>
 8007968:	230d      	movs	r3, #13
 800796a:	e0fa      	b.n	8007b62 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800796c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800796e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007970:	4413      	add	r3, r2
 8007972:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007974:	8912      	ldrh	r2, [r2, #8]
 8007976:	0912      	lsrs	r2, r2, #4
 8007978:	b292      	uxth	r2, r2
 800797a:	4413      	add	r3, r2
 800797c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800797e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007982:	429a      	cmp	r2, r3
 8007984:	d204      	bcs.n	8007990 <find_volume+0x2b0>
 8007986:	230d      	movs	r3, #13
 8007988:	e0eb      	b.n	8007b62 <find_volume+0x482>
 800798a:	bf00      	nop
 800798c:	20013340 	.word	0x20013340
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8007990:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007994:	1ad3      	subs	r3, r2, r3
 8007996:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007998:	8952      	ldrh	r2, [r2, #10]
 800799a:	fbb3 f3f2 	udiv	r3, r3, r2
 800799e:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80079a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d101      	bne.n	80079aa <find_volume+0x2ca>
 80079a6:	230d      	movs	r3, #13
 80079a8:	e0db      	b.n	8007b62 <find_volume+0x482>
		fmt = FS_FAT32;
 80079aa:	2303      	movs	r3, #3
 80079ac:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80079b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079b2:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d802      	bhi.n	80079c0 <find_volume+0x2e0>
 80079ba:	2302      	movs	r3, #2
 80079bc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80079c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c2:	f640 72f5 	movw	r2, #4085	; 0xff5
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d802      	bhi.n	80079d0 <find_volume+0x2f0>
 80079ca:	2301      	movs	r3, #1
 80079cc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80079d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079d2:	1c9a      	adds	r2, r3, #2
 80079d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079d6:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 80079d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079da:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80079dc:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80079de:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80079e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80079e2:	441a      	add	r2, r3
 80079e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079e6:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 80079e8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80079ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079ec:	441a      	add	r2, r3
 80079ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079f0:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 80079f2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80079f6:	2b03      	cmp	r3, #3
 80079f8:	d11e      	bne.n	8007a38 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80079fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079fc:	3330      	adds	r3, #48	; 0x30
 80079fe:	332a      	adds	r3, #42	; 0x2a
 8007a00:	4618      	mov	r0, r3
 8007a02:	f7fe fc4f 	bl	80062a4 <ld_word>
 8007a06:	4603      	mov	r3, r0
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d001      	beq.n	8007a10 <find_volume+0x330>
 8007a0c:	230d      	movs	r3, #13
 8007a0e:	e0a8      	b.n	8007b62 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8007a10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a12:	891b      	ldrh	r3, [r3, #8]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d001      	beq.n	8007a1c <find_volume+0x33c>
 8007a18:	230d      	movs	r3, #13
 8007a1a:	e0a2      	b.n	8007b62 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8007a1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a1e:	3330      	adds	r3, #48	; 0x30
 8007a20:	332c      	adds	r3, #44	; 0x2c
 8007a22:	4618      	mov	r0, r3
 8007a24:	f7fe fc56 	bl	80062d4 <ld_dword>
 8007a28:	4602      	mov	r2, r0
 8007a2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a2c:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8007a2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a30:	695b      	ldr	r3, [r3, #20]
 8007a32:	009b      	lsls	r3, r3, #2
 8007a34:	647b      	str	r3, [r7, #68]	; 0x44
 8007a36:	e01f      	b.n	8007a78 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8007a38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a3a:	891b      	ldrh	r3, [r3, #8]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d101      	bne.n	8007a44 <find_volume+0x364>
 8007a40:	230d      	movs	r3, #13
 8007a42:	e08e      	b.n	8007b62 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8007a44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a46:	6a1a      	ldr	r2, [r3, #32]
 8007a48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a4a:	441a      	add	r2, r3
 8007a4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a4e:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8007a50:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007a54:	2b02      	cmp	r3, #2
 8007a56:	d103      	bne.n	8007a60 <find_volume+0x380>
 8007a58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a5a:	695b      	ldr	r3, [r3, #20]
 8007a5c:	005b      	lsls	r3, r3, #1
 8007a5e:	e00a      	b.n	8007a76 <find_volume+0x396>
 8007a60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a62:	695a      	ldr	r2, [r3, #20]
 8007a64:	4613      	mov	r3, r2
 8007a66:	005b      	lsls	r3, r3, #1
 8007a68:	4413      	add	r3, r2
 8007a6a:	085a      	lsrs	r2, r3, #1
 8007a6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a6e:	695b      	ldr	r3, [r3, #20]
 8007a70:	f003 0301 	and.w	r3, r3, #1
 8007a74:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8007a76:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8007a78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a7a:	699a      	ldr	r2, [r3, #24]
 8007a7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007a7e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8007a82:	0a5b      	lsrs	r3, r3, #9
 8007a84:	429a      	cmp	r2, r3
 8007a86:	d201      	bcs.n	8007a8c <find_volume+0x3ac>
 8007a88:	230d      	movs	r3, #13
 8007a8a:	e06a      	b.n	8007b62 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8007a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a8e:	f04f 32ff 	mov.w	r2, #4294967295
 8007a92:	611a      	str	r2, [r3, #16]
 8007a94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a96:	691a      	ldr	r2, [r3, #16]
 8007a98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a9a:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8007a9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a9e:	2280      	movs	r2, #128	; 0x80
 8007aa0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8007aa2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007aa6:	2b03      	cmp	r3, #3
 8007aa8:	d149      	bne.n	8007b3e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8007aaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aac:	3330      	adds	r3, #48	; 0x30
 8007aae:	3330      	adds	r3, #48	; 0x30
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	f7fe fbf7 	bl	80062a4 <ld_word>
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	2b01      	cmp	r3, #1
 8007aba:	d140      	bne.n	8007b3e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8007abc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007abe:	3301      	adds	r3, #1
 8007ac0:	4619      	mov	r1, r3
 8007ac2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007ac4:	f7fe fe9e 	bl	8006804 <move_window>
 8007ac8:	4603      	mov	r3, r0
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d137      	bne.n	8007b3e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8007ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8007ad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ad6:	3330      	adds	r3, #48	; 0x30
 8007ad8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007adc:	4618      	mov	r0, r3
 8007ade:	f7fe fbe1 	bl	80062a4 <ld_word>
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	461a      	mov	r2, r3
 8007ae6:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007aea:	429a      	cmp	r2, r3
 8007aec:	d127      	bne.n	8007b3e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8007aee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007af0:	3330      	adds	r3, #48	; 0x30
 8007af2:	4618      	mov	r0, r3
 8007af4:	f7fe fbee 	bl	80062d4 <ld_dword>
 8007af8:	4603      	mov	r3, r0
 8007afa:	4a1c      	ldr	r2, [pc, #112]	; (8007b6c <find_volume+0x48c>)
 8007afc:	4293      	cmp	r3, r2
 8007afe:	d11e      	bne.n	8007b3e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8007b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b02:	3330      	adds	r3, #48	; 0x30
 8007b04:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007b08:	4618      	mov	r0, r3
 8007b0a:	f7fe fbe3 	bl	80062d4 <ld_dword>
 8007b0e:	4603      	mov	r3, r0
 8007b10:	4a17      	ldr	r2, [pc, #92]	; (8007b70 <find_volume+0x490>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d113      	bne.n	8007b3e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8007b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b18:	3330      	adds	r3, #48	; 0x30
 8007b1a:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8007b1e:	4618      	mov	r0, r3
 8007b20:	f7fe fbd8 	bl	80062d4 <ld_dword>
 8007b24:	4602      	mov	r2, r0
 8007b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b28:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8007b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b2c:	3330      	adds	r3, #48	; 0x30
 8007b2e:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8007b32:	4618      	mov	r0, r3
 8007b34:	f7fe fbce 	bl	80062d4 <ld_dword>
 8007b38:	4602      	mov	r2, r0
 8007b3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b3c:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8007b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b40:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8007b44:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8007b46:	4b0b      	ldr	r3, [pc, #44]	; (8007b74 <find_volume+0x494>)
 8007b48:	881b      	ldrh	r3, [r3, #0]
 8007b4a:	3301      	adds	r3, #1
 8007b4c:	b29a      	uxth	r2, r3
 8007b4e:	4b09      	ldr	r3, [pc, #36]	; (8007b74 <find_volume+0x494>)
 8007b50:	801a      	strh	r2, [r3, #0]
 8007b52:	4b08      	ldr	r3, [pc, #32]	; (8007b74 <find_volume+0x494>)
 8007b54:	881a      	ldrh	r2, [r3, #0]
 8007b56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b58:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8007b5a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007b5c:	f7fe fdea 	bl	8006734 <clear_lock>
#endif
	return FR_OK;
 8007b60:	2300      	movs	r3, #0
}
 8007b62:	4618      	mov	r0, r3
 8007b64:	3758      	adds	r7, #88	; 0x58
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}
 8007b6a:	bf00      	nop
 8007b6c:	41615252 	.word	0x41615252
 8007b70:	61417272 	.word	0x61417272
 8007b74:	20013344 	.word	0x20013344

08007b78 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b084      	sub	sp, #16
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
 8007b80:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8007b82:	2309      	movs	r3, #9
 8007b84:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d01c      	beq.n	8007bc6 <validate+0x4e>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d018      	beq.n	8007bc6 <validate+0x4e>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	781b      	ldrb	r3, [r3, #0]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d013      	beq.n	8007bc6 <validate+0x4e>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	889a      	ldrh	r2, [r3, #4]
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	88db      	ldrh	r3, [r3, #6]
 8007ba8:	429a      	cmp	r2, r3
 8007baa:	d10c      	bne.n	8007bc6 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	785b      	ldrb	r3, [r3, #1]
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	f7fe fad8 	bl	8006168 <disk_status>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	f003 0301 	and.w	r3, r3, #1
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d101      	bne.n	8007bc6 <validate+0x4e>
			res = FR_OK;
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8007bc6:	7bfb      	ldrb	r3, [r7, #15]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d102      	bne.n	8007bd2 <validate+0x5a>
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	e000      	b.n	8007bd4 <validate+0x5c>
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	683a      	ldr	r2, [r7, #0]
 8007bd6:	6013      	str	r3, [r2, #0]
	return res;
 8007bd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bda:	4618      	mov	r0, r3
 8007bdc:	3710      	adds	r7, #16
 8007bde:	46bd      	mov	sp, r7
 8007be0:	bd80      	pop	{r7, pc}
	...

08007be4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b088      	sub	sp, #32
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	60f8      	str	r0, [r7, #12]
 8007bec:	60b9      	str	r1, [r7, #8]
 8007bee:	4613      	mov	r3, r2
 8007bf0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8007bf6:	f107 0310 	add.w	r3, r7, #16
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f7ff fcd5 	bl	80075aa <get_ldnumber>
 8007c00:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8007c02:	69fb      	ldr	r3, [r7, #28]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	da01      	bge.n	8007c0c <f_mount+0x28>
 8007c08:	230b      	movs	r3, #11
 8007c0a:	e02b      	b.n	8007c64 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007c0c:	4a17      	ldr	r2, [pc, #92]	; (8007c6c <f_mount+0x88>)
 8007c0e:	69fb      	ldr	r3, [r7, #28]
 8007c10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c14:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8007c16:	69bb      	ldr	r3, [r7, #24]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d005      	beq.n	8007c28 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8007c1c:	69b8      	ldr	r0, [r7, #24]
 8007c1e:	f7fe fd89 	bl	8006734 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8007c22:	69bb      	ldr	r3, [r7, #24]
 8007c24:	2200      	movs	r2, #0
 8007c26:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d002      	beq.n	8007c34 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	2200      	movs	r2, #0
 8007c32:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8007c34:	68fa      	ldr	r2, [r7, #12]
 8007c36:	490d      	ldr	r1, [pc, #52]	; (8007c6c <f_mount+0x88>)
 8007c38:	69fb      	ldr	r3, [r7, #28]
 8007c3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d002      	beq.n	8007c4a <f_mount+0x66>
 8007c44:	79fb      	ldrb	r3, [r7, #7]
 8007c46:	2b01      	cmp	r3, #1
 8007c48:	d001      	beq.n	8007c4e <f_mount+0x6a>
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	e00a      	b.n	8007c64 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8007c4e:	f107 010c 	add.w	r1, r7, #12
 8007c52:	f107 0308 	add.w	r3, r7, #8
 8007c56:	2200      	movs	r2, #0
 8007c58:	4618      	mov	r0, r3
 8007c5a:	f7ff fd41 	bl	80076e0 <find_volume>
 8007c5e:	4603      	mov	r3, r0
 8007c60:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8007c62:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c64:	4618      	mov	r0, r3
 8007c66:	3720      	adds	r7, #32
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}
 8007c6c:	20013340 	.word	0x20013340

08007c70 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b098      	sub	sp, #96	; 0x60
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	60f8      	str	r0, [r7, #12]
 8007c78:	60b9      	str	r1, [r7, #8]
 8007c7a:	4613      	mov	r3, r2
 8007c7c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d101      	bne.n	8007c88 <f_open+0x18>
 8007c84:	2309      	movs	r3, #9
 8007c86:	e1ad      	b.n	8007fe4 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8007c88:	79fb      	ldrb	r3, [r7, #7]
 8007c8a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007c8e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8007c90:	79fa      	ldrb	r2, [r7, #7]
 8007c92:	f107 0110 	add.w	r1, r7, #16
 8007c96:	f107 0308 	add.w	r3, r7, #8
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	f7ff fd20 	bl	80076e0 <find_volume>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8007ca6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	f040 8191 	bne.w	8007fd2 <f_open+0x362>
		dj.obj.fs = fs;
 8007cb0:	693b      	ldr	r3, [r7, #16]
 8007cb2:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8007cb4:	68ba      	ldr	r2, [r7, #8]
 8007cb6:	f107 0314 	add.w	r3, r7, #20
 8007cba:	4611      	mov	r1, r2
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	f7ff fc03 	bl	80074c8 <follow_path>
 8007cc2:	4603      	mov	r3, r0
 8007cc4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8007cc8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d11a      	bne.n	8007d06 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8007cd0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007cd4:	b25b      	sxtb	r3, r3
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	da03      	bge.n	8007ce2 <f_open+0x72>
				res = FR_INVALID_NAME;
 8007cda:	2306      	movs	r3, #6
 8007cdc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007ce0:	e011      	b.n	8007d06 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007ce2:	79fb      	ldrb	r3, [r7, #7]
 8007ce4:	f023 0301 	bic.w	r3, r3, #1
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	bf14      	ite	ne
 8007cec:	2301      	movne	r3, #1
 8007cee:	2300      	moveq	r3, #0
 8007cf0:	b2db      	uxtb	r3, r3
 8007cf2:	461a      	mov	r2, r3
 8007cf4:	f107 0314 	add.w	r3, r7, #20
 8007cf8:	4611      	mov	r1, r2
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	f7fe fbd2 	bl	80064a4 <chk_lock>
 8007d00:	4603      	mov	r3, r0
 8007d02:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007d06:	79fb      	ldrb	r3, [r7, #7]
 8007d08:	f003 031c 	and.w	r3, r3, #28
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d07f      	beq.n	8007e10 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8007d10:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d017      	beq.n	8007d48 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8007d18:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007d1c:	2b04      	cmp	r3, #4
 8007d1e:	d10e      	bne.n	8007d3e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8007d20:	f7fe fc1c 	bl	800655c <enq_lock>
 8007d24:	4603      	mov	r3, r0
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d006      	beq.n	8007d38 <f_open+0xc8>
 8007d2a:	f107 0314 	add.w	r3, r7, #20
 8007d2e:	4618      	mov	r0, r3
 8007d30:	f7ff fb03 	bl	800733a <dir_register>
 8007d34:	4603      	mov	r3, r0
 8007d36:	e000      	b.n	8007d3a <f_open+0xca>
 8007d38:	2312      	movs	r3, #18
 8007d3a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007d3e:	79fb      	ldrb	r3, [r7, #7]
 8007d40:	f043 0308 	orr.w	r3, r3, #8
 8007d44:	71fb      	strb	r3, [r7, #7]
 8007d46:	e010      	b.n	8007d6a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007d48:	7ebb      	ldrb	r3, [r7, #26]
 8007d4a:	f003 0311 	and.w	r3, r3, #17
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d003      	beq.n	8007d5a <f_open+0xea>
					res = FR_DENIED;
 8007d52:	2307      	movs	r3, #7
 8007d54:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007d58:	e007      	b.n	8007d6a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8007d5a:	79fb      	ldrb	r3, [r7, #7]
 8007d5c:	f003 0304 	and.w	r3, r3, #4
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d002      	beq.n	8007d6a <f_open+0xfa>
 8007d64:	2308      	movs	r3, #8
 8007d66:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007d6a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d168      	bne.n	8007e44 <f_open+0x1d4>
 8007d72:	79fb      	ldrb	r3, [r7, #7]
 8007d74:	f003 0308 	and.w	r3, r3, #8
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d063      	beq.n	8007e44 <f_open+0x1d4>
				dw = GET_FATTIME();
 8007d7c:	f7fd fcb6 	bl	80056ec <get_fattime>
 8007d80:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8007d82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d84:	330e      	adds	r3, #14
 8007d86:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007d88:	4618      	mov	r0, r3
 8007d8a:	f7fe fae1 	bl	8006350 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8007d8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d90:	3316      	adds	r3, #22
 8007d92:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007d94:	4618      	mov	r0, r3
 8007d96:	f7fe fadb 	bl	8006350 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8007d9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d9c:	330b      	adds	r3, #11
 8007d9e:	2220      	movs	r2, #32
 8007da0:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8007da2:	693b      	ldr	r3, [r7, #16]
 8007da4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007da6:	4611      	mov	r1, r2
 8007da8:	4618      	mov	r0, r3
 8007daa:	f7ff fa32 	bl	8007212 <ld_clust>
 8007dae:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007db4:	2200      	movs	r2, #0
 8007db6:	4618      	mov	r0, r3
 8007db8:	f7ff fa4a 	bl	8007250 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8007dbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dbe:	331c      	adds	r3, #28
 8007dc0:	2100      	movs	r1, #0
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f7fe fac4 	bl	8006350 <st_dword>
					fs->wflag = 1;
 8007dc8:	693b      	ldr	r3, [r7, #16]
 8007dca:	2201      	movs	r2, #1
 8007dcc:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8007dce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d037      	beq.n	8007e44 <f_open+0x1d4>
						dw = fs->winsect;
 8007dd4:	693b      	ldr	r3, [r7, #16]
 8007dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dd8:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8007dda:	f107 0314 	add.w	r3, r7, #20
 8007dde:	2200      	movs	r2, #0
 8007de0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8007de2:	4618      	mov	r0, r3
 8007de4:	f7fe ff5d 	bl	8006ca2 <remove_chain>
 8007de8:	4603      	mov	r3, r0
 8007dea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8007dee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d126      	bne.n	8007e44 <f_open+0x1d4>
							res = move_window(fs, dw);
 8007df6:	693b      	ldr	r3, [r7, #16]
 8007df8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	f7fe fd02 	bl	8006804 <move_window>
 8007e00:	4603      	mov	r3, r0
 8007e02:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8007e06:	693b      	ldr	r3, [r7, #16]
 8007e08:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007e0a:	3a01      	subs	r2, #1
 8007e0c:	60da      	str	r2, [r3, #12]
 8007e0e:	e019      	b.n	8007e44 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8007e10:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d115      	bne.n	8007e44 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8007e18:	7ebb      	ldrb	r3, [r7, #26]
 8007e1a:	f003 0310 	and.w	r3, r3, #16
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d003      	beq.n	8007e2a <f_open+0x1ba>
					res = FR_NO_FILE;
 8007e22:	2304      	movs	r3, #4
 8007e24:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007e28:	e00c      	b.n	8007e44 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8007e2a:	79fb      	ldrb	r3, [r7, #7]
 8007e2c:	f003 0302 	and.w	r3, r3, #2
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d007      	beq.n	8007e44 <f_open+0x1d4>
 8007e34:	7ebb      	ldrb	r3, [r7, #26]
 8007e36:	f003 0301 	and.w	r3, r3, #1
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d002      	beq.n	8007e44 <f_open+0x1d4>
						res = FR_DENIED;
 8007e3e:	2307      	movs	r3, #7
 8007e40:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8007e44:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d128      	bne.n	8007e9e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007e4c:	79fb      	ldrb	r3, [r7, #7]
 8007e4e:	f003 0308 	and.w	r3, r3, #8
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d003      	beq.n	8007e5e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8007e56:	79fb      	ldrb	r3, [r7, #7]
 8007e58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e5c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007e5e:	693b      	ldr	r3, [r7, #16]
 8007e60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8007e66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007e6c:	79fb      	ldrb	r3, [r7, #7]
 8007e6e:	f023 0301 	bic.w	r3, r3, #1
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	bf14      	ite	ne
 8007e76:	2301      	movne	r3, #1
 8007e78:	2300      	moveq	r3, #0
 8007e7a:	b2db      	uxtb	r3, r3
 8007e7c:	461a      	mov	r2, r3
 8007e7e:	f107 0314 	add.w	r3, r7, #20
 8007e82:	4611      	mov	r1, r2
 8007e84:	4618      	mov	r0, r3
 8007e86:	f7fe fb8b 	bl	80065a0 <inc_lock>
 8007e8a:	4602      	mov	r2, r0
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	691b      	ldr	r3, [r3, #16]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d102      	bne.n	8007e9e <f_open+0x22e>
 8007e98:	2302      	movs	r3, #2
 8007e9a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8007e9e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	f040 8095 	bne.w	8007fd2 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007ea8:	693b      	ldr	r3, [r7, #16]
 8007eaa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007eac:	4611      	mov	r1, r2
 8007eae:	4618      	mov	r0, r3
 8007eb0:	f7ff f9af 	bl	8007212 <ld_clust>
 8007eb4:	4602      	mov	r2, r0
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8007eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ebc:	331c      	adds	r3, #28
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	f7fe fa08 	bl	80062d4 <ld_dword>
 8007ec4:	4602      	mov	r2, r0
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8007ed0:	693a      	ldr	r2, [r7, #16]
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8007ed6:	693b      	ldr	r3, [r7, #16]
 8007ed8:	88da      	ldrh	r2, [r3, #6]
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	79fa      	ldrb	r2, [r7, #7]
 8007ee2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	2200      	movs	r2, #0
 8007eee:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	3330      	adds	r3, #48	; 0x30
 8007efa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007efe:	2100      	movs	r1, #0
 8007f00:	4618      	mov	r0, r3
 8007f02:	f7fe fa72 	bl	80063ea <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8007f06:	79fb      	ldrb	r3, [r7, #7]
 8007f08:	f003 0320 	and.w	r3, r3, #32
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d060      	beq.n	8007fd2 <f_open+0x362>
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	68db      	ldr	r3, [r3, #12]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d05c      	beq.n	8007fd2 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	68da      	ldr	r2, [r3, #12]
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8007f20:	693b      	ldr	r3, [r7, #16]
 8007f22:	895b      	ldrh	r3, [r3, #10]
 8007f24:	025b      	lsls	r3, r3, #9
 8007f26:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	689b      	ldr	r3, [r3, #8]
 8007f2c:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	68db      	ldr	r3, [r3, #12]
 8007f32:	657b      	str	r3, [r7, #84]	; 0x54
 8007f34:	e016      	b.n	8007f64 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	f7fe fd1d 	bl	800697a <get_fat>
 8007f40:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8007f42:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007f44:	2b01      	cmp	r3, #1
 8007f46:	d802      	bhi.n	8007f4e <f_open+0x2de>
 8007f48:	2302      	movs	r3, #2
 8007f4a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007f4e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f54:	d102      	bne.n	8007f5c <f_open+0x2ec>
 8007f56:	2301      	movs	r3, #1
 8007f58:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007f5c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007f5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007f60:	1ad3      	subs	r3, r2, r3
 8007f62:	657b      	str	r3, [r7, #84]	; 0x54
 8007f64:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d103      	bne.n	8007f74 <f_open+0x304>
 8007f6c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007f6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d8e0      	bhi.n	8007f36 <f_open+0x2c6>
				}
				fp->clust = clst;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007f78:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007f7a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d127      	bne.n	8007fd2 <f_open+0x362>
 8007f82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007f84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d022      	beq.n	8007fd2 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007f90:	4618      	mov	r0, r3
 8007f92:	f7fe fcd3 	bl	800693c <clust2sect>
 8007f96:	6478      	str	r0, [r7, #68]	; 0x44
 8007f98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d103      	bne.n	8007fa6 <f_open+0x336>
						res = FR_INT_ERR;
 8007f9e:	2302      	movs	r3, #2
 8007fa0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007fa4:	e015      	b.n	8007fd2 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8007fa6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007fa8:	0a5a      	lsrs	r2, r3, #9
 8007faa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007fac:	441a      	add	r2, r3
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8007fb2:	693b      	ldr	r3, [r7, #16]
 8007fb4:	7858      	ldrb	r0, [r3, #1]
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	6a1a      	ldr	r2, [r3, #32]
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	f7fe f911 	bl	80061e8 <disk_read>
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d002      	beq.n	8007fd2 <f_open+0x362>
 8007fcc:	2301      	movs	r3, #1
 8007fce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8007fd2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d002      	beq.n	8007fe0 <f_open+0x370>
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8007fe0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	3760      	adds	r7, #96	; 0x60
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	bd80      	pop	{r7, pc}

08007fec <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b08e      	sub	sp, #56	; 0x38
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	60f8      	str	r0, [r7, #12]
 8007ff4:	60b9      	str	r1, [r7, #8]
 8007ff6:	607a      	str	r2, [r7, #4]
 8007ff8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	2200      	movs	r2, #0
 8008002:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	f107 0214 	add.w	r2, r7, #20
 800800a:	4611      	mov	r1, r2
 800800c:	4618      	mov	r0, r3
 800800e:	f7ff fdb3 	bl	8007b78 <validate>
 8008012:	4603      	mov	r3, r0
 8008014:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8008018:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800801c:	2b00      	cmp	r3, #0
 800801e:	d107      	bne.n	8008030 <f_read+0x44>
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	7d5b      	ldrb	r3, [r3, #21]
 8008024:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8008028:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800802c:	2b00      	cmp	r3, #0
 800802e:	d002      	beq.n	8008036 <f_read+0x4a>
 8008030:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008034:	e115      	b.n	8008262 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	7d1b      	ldrb	r3, [r3, #20]
 800803a:	f003 0301 	and.w	r3, r3, #1
 800803e:	2b00      	cmp	r3, #0
 8008040:	d101      	bne.n	8008046 <f_read+0x5a>
 8008042:	2307      	movs	r3, #7
 8008044:	e10d      	b.n	8008262 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	68da      	ldr	r2, [r3, #12]
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	699b      	ldr	r3, [r3, #24]
 800804e:	1ad3      	subs	r3, r2, r3
 8008050:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8008052:	687a      	ldr	r2, [r7, #4]
 8008054:	6a3b      	ldr	r3, [r7, #32]
 8008056:	429a      	cmp	r2, r3
 8008058:	f240 80fe 	bls.w	8008258 <f_read+0x26c>
 800805c:	6a3b      	ldr	r3, [r7, #32]
 800805e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8008060:	e0fa      	b.n	8008258 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	699b      	ldr	r3, [r3, #24]
 8008066:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800806a:	2b00      	cmp	r3, #0
 800806c:	f040 80c6 	bne.w	80081fc <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	699b      	ldr	r3, [r3, #24]
 8008074:	0a5b      	lsrs	r3, r3, #9
 8008076:	697a      	ldr	r2, [r7, #20]
 8008078:	8952      	ldrh	r2, [r2, #10]
 800807a:	3a01      	subs	r2, #1
 800807c:	4013      	ands	r3, r2
 800807e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8008080:	69fb      	ldr	r3, [r7, #28]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d12f      	bne.n	80080e6 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	699b      	ldr	r3, [r3, #24]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d103      	bne.n	8008096 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	689b      	ldr	r3, [r3, #8]
 8008092:	633b      	str	r3, [r7, #48]	; 0x30
 8008094:	e013      	b.n	80080be <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800809a:	2b00      	cmp	r3, #0
 800809c:	d007      	beq.n	80080ae <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	699b      	ldr	r3, [r3, #24]
 80080a2:	4619      	mov	r1, r3
 80080a4:	68f8      	ldr	r0, [r7, #12]
 80080a6:	f7fe fef9 	bl	8006e9c <clmt_clust>
 80080aa:	6338      	str	r0, [r7, #48]	; 0x30
 80080ac:	e007      	b.n	80080be <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80080ae:	68fa      	ldr	r2, [r7, #12]
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	69db      	ldr	r3, [r3, #28]
 80080b4:	4619      	mov	r1, r3
 80080b6:	4610      	mov	r0, r2
 80080b8:	f7fe fc5f 	bl	800697a <get_fat>
 80080bc:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80080be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080c0:	2b01      	cmp	r3, #1
 80080c2:	d804      	bhi.n	80080ce <f_read+0xe2>
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2202      	movs	r2, #2
 80080c8:	755a      	strb	r2, [r3, #21]
 80080ca:	2302      	movs	r3, #2
 80080cc:	e0c9      	b.n	8008262 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80080ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080d4:	d104      	bne.n	80080e0 <f_read+0xf4>
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	2201      	movs	r2, #1
 80080da:	755a      	strb	r2, [r3, #21]
 80080dc:	2301      	movs	r3, #1
 80080de:	e0c0      	b.n	8008262 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80080e4:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80080e6:	697a      	ldr	r2, [r7, #20]
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	69db      	ldr	r3, [r3, #28]
 80080ec:	4619      	mov	r1, r3
 80080ee:	4610      	mov	r0, r2
 80080f0:	f7fe fc24 	bl	800693c <clust2sect>
 80080f4:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80080f6:	69bb      	ldr	r3, [r7, #24]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d104      	bne.n	8008106 <f_read+0x11a>
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	2202      	movs	r2, #2
 8008100:	755a      	strb	r2, [r3, #21]
 8008102:	2302      	movs	r3, #2
 8008104:	e0ad      	b.n	8008262 <f_read+0x276>
			sect += csect;
 8008106:	69ba      	ldr	r2, [r7, #24]
 8008108:	69fb      	ldr	r3, [r7, #28]
 800810a:	4413      	add	r3, r2
 800810c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	0a5b      	lsrs	r3, r3, #9
 8008112:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8008114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008116:	2b00      	cmp	r3, #0
 8008118:	d039      	beq.n	800818e <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800811a:	69fa      	ldr	r2, [r7, #28]
 800811c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800811e:	4413      	add	r3, r2
 8008120:	697a      	ldr	r2, [r7, #20]
 8008122:	8952      	ldrh	r2, [r2, #10]
 8008124:	4293      	cmp	r3, r2
 8008126:	d905      	bls.n	8008134 <f_read+0x148>
					cc = fs->csize - csect;
 8008128:	697b      	ldr	r3, [r7, #20]
 800812a:	895b      	ldrh	r3, [r3, #10]
 800812c:	461a      	mov	r2, r3
 800812e:	69fb      	ldr	r3, [r7, #28]
 8008130:	1ad3      	subs	r3, r2, r3
 8008132:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008134:	697b      	ldr	r3, [r7, #20]
 8008136:	7858      	ldrb	r0, [r3, #1]
 8008138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800813a:	69ba      	ldr	r2, [r7, #24]
 800813c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800813e:	f7fe f853 	bl	80061e8 <disk_read>
 8008142:	4603      	mov	r3, r0
 8008144:	2b00      	cmp	r3, #0
 8008146:	d004      	beq.n	8008152 <f_read+0x166>
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	2201      	movs	r2, #1
 800814c:	755a      	strb	r2, [r3, #21]
 800814e:	2301      	movs	r3, #1
 8008150:	e087      	b.n	8008262 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	7d1b      	ldrb	r3, [r3, #20]
 8008156:	b25b      	sxtb	r3, r3
 8008158:	2b00      	cmp	r3, #0
 800815a:	da14      	bge.n	8008186 <f_read+0x19a>
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	6a1a      	ldr	r2, [r3, #32]
 8008160:	69bb      	ldr	r3, [r7, #24]
 8008162:	1ad3      	subs	r3, r2, r3
 8008164:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008166:	429a      	cmp	r2, r3
 8008168:	d90d      	bls.n	8008186 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	6a1a      	ldr	r2, [r3, #32]
 800816e:	69bb      	ldr	r3, [r7, #24]
 8008170:	1ad3      	subs	r3, r2, r3
 8008172:	025b      	lsls	r3, r3, #9
 8008174:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008176:	18d0      	adds	r0, r2, r3
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	3330      	adds	r3, #48	; 0x30
 800817c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008180:	4619      	mov	r1, r3
 8008182:	f7fe f911 	bl	80063a8 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8008186:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008188:	025b      	lsls	r3, r3, #9
 800818a:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800818c:	e050      	b.n	8008230 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	6a1b      	ldr	r3, [r3, #32]
 8008192:	69ba      	ldr	r2, [r7, #24]
 8008194:	429a      	cmp	r2, r3
 8008196:	d02e      	beq.n	80081f6 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	7d1b      	ldrb	r3, [r3, #20]
 800819c:	b25b      	sxtb	r3, r3
 800819e:	2b00      	cmp	r3, #0
 80081a0:	da18      	bge.n	80081d4 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80081a2:	697b      	ldr	r3, [r7, #20]
 80081a4:	7858      	ldrb	r0, [r3, #1]
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	6a1a      	ldr	r2, [r3, #32]
 80081b0:	2301      	movs	r3, #1
 80081b2:	f7fe f839 	bl	8006228 <disk_write>
 80081b6:	4603      	mov	r3, r0
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d004      	beq.n	80081c6 <f_read+0x1da>
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	2201      	movs	r2, #1
 80081c0:	755a      	strb	r2, [r3, #21]
 80081c2:	2301      	movs	r3, #1
 80081c4:	e04d      	b.n	8008262 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	7d1b      	ldrb	r3, [r3, #20]
 80081ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80081ce:	b2da      	uxtb	r2, r3
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80081d4:	697b      	ldr	r3, [r7, #20]
 80081d6:	7858      	ldrb	r0, [r3, #1]
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80081de:	2301      	movs	r3, #1
 80081e0:	69ba      	ldr	r2, [r7, #24]
 80081e2:	f7fe f801 	bl	80061e8 <disk_read>
 80081e6:	4603      	mov	r3, r0
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d004      	beq.n	80081f6 <f_read+0x20a>
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	2201      	movs	r2, #1
 80081f0:	755a      	strb	r2, [r3, #21]
 80081f2:	2301      	movs	r3, #1
 80081f4:	e035      	b.n	8008262 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	69ba      	ldr	r2, [r7, #24]
 80081fa:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	699b      	ldr	r3, [r3, #24]
 8008200:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008204:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8008208:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800820a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	429a      	cmp	r2, r3
 8008210:	d901      	bls.n	8008216 <f_read+0x22a>
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	699b      	ldr	r3, [r3, #24]
 8008220:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008224:	4413      	add	r3, r2
 8008226:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008228:	4619      	mov	r1, r3
 800822a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800822c:	f7fe f8bc 	bl	80063a8 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8008230:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008232:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008234:	4413      	add	r3, r2
 8008236:	627b      	str	r3, [r7, #36]	; 0x24
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	699a      	ldr	r2, [r3, #24]
 800823c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800823e:	441a      	add	r2, r3
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	619a      	str	r2, [r3, #24]
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	681a      	ldr	r2, [r3, #0]
 8008248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800824a:	441a      	add	r2, r3
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	601a      	str	r2, [r3, #0]
 8008250:	687a      	ldr	r2, [r7, #4]
 8008252:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008254:	1ad3      	subs	r3, r2, r3
 8008256:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2b00      	cmp	r3, #0
 800825c:	f47f af01 	bne.w	8008062 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8008260:	2300      	movs	r3, #0
}
 8008262:	4618      	mov	r0, r3
 8008264:	3738      	adds	r7, #56	; 0x38
 8008266:	46bd      	mov	sp, r7
 8008268:	bd80      	pop	{r7, pc}

0800826a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800826a:	b580      	push	{r7, lr}
 800826c:	b086      	sub	sp, #24
 800826e:	af00      	add	r7, sp, #0
 8008270:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	f107 0208 	add.w	r2, r7, #8
 8008278:	4611      	mov	r1, r2
 800827a:	4618      	mov	r0, r3
 800827c:	f7ff fc7c 	bl	8007b78 <validate>
 8008280:	4603      	mov	r3, r0
 8008282:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008284:	7dfb      	ldrb	r3, [r7, #23]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d168      	bne.n	800835c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	7d1b      	ldrb	r3, [r3, #20]
 800828e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008292:	2b00      	cmp	r3, #0
 8008294:	d062      	beq.n	800835c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	7d1b      	ldrb	r3, [r3, #20]
 800829a:	b25b      	sxtb	r3, r3
 800829c:	2b00      	cmp	r3, #0
 800829e:	da15      	bge.n	80082cc <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	7858      	ldrb	r0, [r3, #1]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6a1a      	ldr	r2, [r3, #32]
 80082ae:	2301      	movs	r3, #1
 80082b0:	f7fd ffba 	bl	8006228 <disk_write>
 80082b4:	4603      	mov	r3, r0
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d001      	beq.n	80082be <f_sync+0x54>
 80082ba:	2301      	movs	r3, #1
 80082bc:	e04f      	b.n	800835e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	7d1b      	ldrb	r3, [r3, #20]
 80082c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80082c6:	b2da      	uxtb	r2, r3
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80082cc:	f7fd fa0e 	bl	80056ec <get_fattime>
 80082d0:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80082d2:	68ba      	ldr	r2, [r7, #8]
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082d8:	4619      	mov	r1, r3
 80082da:	4610      	mov	r0, r2
 80082dc:	f7fe fa92 	bl	8006804 <move_window>
 80082e0:	4603      	mov	r3, r0
 80082e2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80082e4:	7dfb      	ldrb	r3, [r7, #23]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d138      	bne.n	800835c <f_sync+0xf2>
					dir = fp->dir_ptr;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082ee:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	330b      	adds	r3, #11
 80082f4:	781a      	ldrb	r2, [r3, #0]
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	330b      	adds	r3, #11
 80082fa:	f042 0220 	orr.w	r2, r2, #32
 80082fe:	b2d2      	uxtb	r2, r2
 8008300:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6818      	ldr	r0, [r3, #0]
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	461a      	mov	r2, r3
 800830c:	68f9      	ldr	r1, [r7, #12]
 800830e:	f7fe ff9f 	bl	8007250 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	f103 021c 	add.w	r2, r3, #28
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	68db      	ldr	r3, [r3, #12]
 800831c:	4619      	mov	r1, r3
 800831e:	4610      	mov	r0, r2
 8008320:	f7fe f816 	bl	8006350 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	3316      	adds	r3, #22
 8008328:	6939      	ldr	r1, [r7, #16]
 800832a:	4618      	mov	r0, r3
 800832c:	f7fe f810 	bl	8006350 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	3312      	adds	r3, #18
 8008334:	2100      	movs	r1, #0
 8008336:	4618      	mov	r0, r3
 8008338:	f7fd ffef 	bl	800631a <st_word>
					fs->wflag = 1;
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	2201      	movs	r2, #1
 8008340:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8008342:	68bb      	ldr	r3, [r7, #8]
 8008344:	4618      	mov	r0, r3
 8008346:	f7fe fa8b 	bl	8006860 <sync_fs>
 800834a:	4603      	mov	r3, r0
 800834c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	7d1b      	ldrb	r3, [r3, #20]
 8008352:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008356:	b2da      	uxtb	r2, r3
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800835c:	7dfb      	ldrb	r3, [r7, #23]
}
 800835e:	4618      	mov	r0, r3
 8008360:	3718      	adds	r7, #24
 8008362:	46bd      	mov	sp, r7
 8008364:	bd80      	pop	{r7, pc}

08008366 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8008366:	b580      	push	{r7, lr}
 8008368:	b084      	sub	sp, #16
 800836a:	af00      	add	r7, sp, #0
 800836c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f7ff ff7b 	bl	800826a <f_sync>
 8008374:	4603      	mov	r3, r0
 8008376:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8008378:	7bfb      	ldrb	r3, [r7, #15]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d118      	bne.n	80083b0 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f107 0208 	add.w	r2, r7, #8
 8008384:	4611      	mov	r1, r2
 8008386:	4618      	mov	r0, r3
 8008388:	f7ff fbf6 	bl	8007b78 <validate>
 800838c:	4603      	mov	r3, r0
 800838e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008390:	7bfb      	ldrb	r3, [r7, #15]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d10c      	bne.n	80083b0 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	691b      	ldr	r3, [r3, #16]
 800839a:	4618      	mov	r0, r3
 800839c:	f7fe f98e 	bl	80066bc <dec_lock>
 80083a0:	4603      	mov	r3, r0
 80083a2:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80083a4:	7bfb      	ldrb	r3, [r7, #15]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d102      	bne.n	80083b0 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2200      	movs	r2, #0
 80083ae:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80083b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80083b2:	4618      	mov	r0, r3
 80083b4:	3710      	adds	r7, #16
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}
	...

080083bc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80083bc:	b480      	push	{r7}
 80083be:	b087      	sub	sp, #28
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	60f8      	str	r0, [r7, #12]
 80083c4:	60b9      	str	r1, [r7, #8]
 80083c6:	4613      	mov	r3, r2
 80083c8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80083ca:	2301      	movs	r3, #1
 80083cc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80083ce:	2300      	movs	r3, #0
 80083d0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80083d2:	4b1f      	ldr	r3, [pc, #124]	; (8008450 <FATFS_LinkDriverEx+0x94>)
 80083d4:	7a5b      	ldrb	r3, [r3, #9]
 80083d6:	b2db      	uxtb	r3, r3
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d131      	bne.n	8008440 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80083dc:	4b1c      	ldr	r3, [pc, #112]	; (8008450 <FATFS_LinkDriverEx+0x94>)
 80083de:	7a5b      	ldrb	r3, [r3, #9]
 80083e0:	b2db      	uxtb	r3, r3
 80083e2:	461a      	mov	r2, r3
 80083e4:	4b1a      	ldr	r3, [pc, #104]	; (8008450 <FATFS_LinkDriverEx+0x94>)
 80083e6:	2100      	movs	r1, #0
 80083e8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80083ea:	4b19      	ldr	r3, [pc, #100]	; (8008450 <FATFS_LinkDriverEx+0x94>)
 80083ec:	7a5b      	ldrb	r3, [r3, #9]
 80083ee:	b2db      	uxtb	r3, r3
 80083f0:	4a17      	ldr	r2, [pc, #92]	; (8008450 <FATFS_LinkDriverEx+0x94>)
 80083f2:	009b      	lsls	r3, r3, #2
 80083f4:	4413      	add	r3, r2
 80083f6:	68fa      	ldr	r2, [r7, #12]
 80083f8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80083fa:	4b15      	ldr	r3, [pc, #84]	; (8008450 <FATFS_LinkDriverEx+0x94>)
 80083fc:	7a5b      	ldrb	r3, [r3, #9]
 80083fe:	b2db      	uxtb	r3, r3
 8008400:	461a      	mov	r2, r3
 8008402:	4b13      	ldr	r3, [pc, #76]	; (8008450 <FATFS_LinkDriverEx+0x94>)
 8008404:	4413      	add	r3, r2
 8008406:	79fa      	ldrb	r2, [r7, #7]
 8008408:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800840a:	4b11      	ldr	r3, [pc, #68]	; (8008450 <FATFS_LinkDriverEx+0x94>)
 800840c:	7a5b      	ldrb	r3, [r3, #9]
 800840e:	b2db      	uxtb	r3, r3
 8008410:	1c5a      	adds	r2, r3, #1
 8008412:	b2d1      	uxtb	r1, r2
 8008414:	4a0e      	ldr	r2, [pc, #56]	; (8008450 <FATFS_LinkDriverEx+0x94>)
 8008416:	7251      	strb	r1, [r2, #9]
 8008418:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800841a:	7dbb      	ldrb	r3, [r7, #22]
 800841c:	3330      	adds	r3, #48	; 0x30
 800841e:	b2da      	uxtb	r2, r3
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008424:	68bb      	ldr	r3, [r7, #8]
 8008426:	3301      	adds	r3, #1
 8008428:	223a      	movs	r2, #58	; 0x3a
 800842a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	3302      	adds	r3, #2
 8008430:	222f      	movs	r2, #47	; 0x2f
 8008432:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	3303      	adds	r3, #3
 8008438:	2200      	movs	r2, #0
 800843a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800843c:	2300      	movs	r3, #0
 800843e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8008440:	7dfb      	ldrb	r3, [r7, #23]
}
 8008442:	4618      	mov	r0, r3
 8008444:	371c      	adds	r7, #28
 8008446:	46bd      	mov	sp, r7
 8008448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844c:	4770      	bx	lr
 800844e:	bf00      	nop
 8008450:	20013368 	.word	0x20013368

08008454 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b082      	sub	sp, #8
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
 800845c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800845e:	2200      	movs	r2, #0
 8008460:	6839      	ldr	r1, [r7, #0]
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f7ff ffaa 	bl	80083bc <FATFS_LinkDriverEx>
 8008468:	4603      	mov	r3, r0
}
 800846a:	4618      	mov	r0, r3
 800846c:	3708      	adds	r7, #8
 800846e:	46bd      	mov	sp, r7
 8008470:	bd80      	pop	{r7, pc}
	...

08008474 <__errno>:
 8008474:	4b01      	ldr	r3, [pc, #4]	; (800847c <__errno+0x8>)
 8008476:	6818      	ldr	r0, [r3, #0]
 8008478:	4770      	bx	lr
 800847a:	bf00      	nop
 800847c:	20000024 	.word	0x20000024

08008480 <__libc_init_array>:
 8008480:	b570      	push	{r4, r5, r6, lr}
 8008482:	4d0d      	ldr	r5, [pc, #52]	; (80084b8 <__libc_init_array+0x38>)
 8008484:	4c0d      	ldr	r4, [pc, #52]	; (80084bc <__libc_init_array+0x3c>)
 8008486:	1b64      	subs	r4, r4, r5
 8008488:	10a4      	asrs	r4, r4, #2
 800848a:	2600      	movs	r6, #0
 800848c:	42a6      	cmp	r6, r4
 800848e:	d109      	bne.n	80084a4 <__libc_init_array+0x24>
 8008490:	4d0b      	ldr	r5, [pc, #44]	; (80084c0 <__libc_init_array+0x40>)
 8008492:	4c0c      	ldr	r4, [pc, #48]	; (80084c4 <__libc_init_array+0x44>)
 8008494:	f001 f824 	bl	80094e0 <_init>
 8008498:	1b64      	subs	r4, r4, r5
 800849a:	10a4      	asrs	r4, r4, #2
 800849c:	2600      	movs	r6, #0
 800849e:	42a6      	cmp	r6, r4
 80084a0:	d105      	bne.n	80084ae <__libc_init_array+0x2e>
 80084a2:	bd70      	pop	{r4, r5, r6, pc}
 80084a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80084a8:	4798      	blx	r3
 80084aa:	3601      	adds	r6, #1
 80084ac:	e7ee      	b.n	800848c <__libc_init_array+0xc>
 80084ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80084b2:	4798      	blx	r3
 80084b4:	3601      	adds	r6, #1
 80084b6:	e7f2      	b.n	800849e <__libc_init_array+0x1e>
 80084b8:	080096cc 	.word	0x080096cc
 80084bc:	080096cc 	.word	0x080096cc
 80084c0:	080096cc 	.word	0x080096cc
 80084c4:	080096d0 	.word	0x080096d0

080084c8 <memset>:
 80084c8:	4402      	add	r2, r0
 80084ca:	4603      	mov	r3, r0
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d100      	bne.n	80084d2 <memset+0xa>
 80084d0:	4770      	bx	lr
 80084d2:	f803 1b01 	strb.w	r1, [r3], #1
 80084d6:	e7f9      	b.n	80084cc <memset+0x4>

080084d8 <iprintf>:
 80084d8:	b40f      	push	{r0, r1, r2, r3}
 80084da:	4b0a      	ldr	r3, [pc, #40]	; (8008504 <iprintf+0x2c>)
 80084dc:	b513      	push	{r0, r1, r4, lr}
 80084de:	681c      	ldr	r4, [r3, #0]
 80084e0:	b124      	cbz	r4, 80084ec <iprintf+0x14>
 80084e2:	69a3      	ldr	r3, [r4, #24]
 80084e4:	b913      	cbnz	r3, 80084ec <iprintf+0x14>
 80084e6:	4620      	mov	r0, r4
 80084e8:	f000 fa5e 	bl	80089a8 <__sinit>
 80084ec:	ab05      	add	r3, sp, #20
 80084ee:	9a04      	ldr	r2, [sp, #16]
 80084f0:	68a1      	ldr	r1, [r4, #8]
 80084f2:	9301      	str	r3, [sp, #4]
 80084f4:	4620      	mov	r0, r4
 80084f6:	f000 fc67 	bl	8008dc8 <_vfiprintf_r>
 80084fa:	b002      	add	sp, #8
 80084fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008500:	b004      	add	sp, #16
 8008502:	4770      	bx	lr
 8008504:	20000024 	.word	0x20000024

08008508 <_puts_r>:
 8008508:	b570      	push	{r4, r5, r6, lr}
 800850a:	460e      	mov	r6, r1
 800850c:	4605      	mov	r5, r0
 800850e:	b118      	cbz	r0, 8008518 <_puts_r+0x10>
 8008510:	6983      	ldr	r3, [r0, #24]
 8008512:	b90b      	cbnz	r3, 8008518 <_puts_r+0x10>
 8008514:	f000 fa48 	bl	80089a8 <__sinit>
 8008518:	69ab      	ldr	r3, [r5, #24]
 800851a:	68ac      	ldr	r4, [r5, #8]
 800851c:	b913      	cbnz	r3, 8008524 <_puts_r+0x1c>
 800851e:	4628      	mov	r0, r5
 8008520:	f000 fa42 	bl	80089a8 <__sinit>
 8008524:	4b2c      	ldr	r3, [pc, #176]	; (80085d8 <_puts_r+0xd0>)
 8008526:	429c      	cmp	r4, r3
 8008528:	d120      	bne.n	800856c <_puts_r+0x64>
 800852a:	686c      	ldr	r4, [r5, #4]
 800852c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800852e:	07db      	lsls	r3, r3, #31
 8008530:	d405      	bmi.n	800853e <_puts_r+0x36>
 8008532:	89a3      	ldrh	r3, [r4, #12]
 8008534:	0598      	lsls	r0, r3, #22
 8008536:	d402      	bmi.n	800853e <_puts_r+0x36>
 8008538:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800853a:	f000 fad3 	bl	8008ae4 <__retarget_lock_acquire_recursive>
 800853e:	89a3      	ldrh	r3, [r4, #12]
 8008540:	0719      	lsls	r1, r3, #28
 8008542:	d51d      	bpl.n	8008580 <_puts_r+0x78>
 8008544:	6923      	ldr	r3, [r4, #16]
 8008546:	b1db      	cbz	r3, 8008580 <_puts_r+0x78>
 8008548:	3e01      	subs	r6, #1
 800854a:	68a3      	ldr	r3, [r4, #8]
 800854c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008550:	3b01      	subs	r3, #1
 8008552:	60a3      	str	r3, [r4, #8]
 8008554:	bb39      	cbnz	r1, 80085a6 <_puts_r+0x9e>
 8008556:	2b00      	cmp	r3, #0
 8008558:	da38      	bge.n	80085cc <_puts_r+0xc4>
 800855a:	4622      	mov	r2, r4
 800855c:	210a      	movs	r1, #10
 800855e:	4628      	mov	r0, r5
 8008560:	f000 f848 	bl	80085f4 <__swbuf_r>
 8008564:	3001      	adds	r0, #1
 8008566:	d011      	beq.n	800858c <_puts_r+0x84>
 8008568:	250a      	movs	r5, #10
 800856a:	e011      	b.n	8008590 <_puts_r+0x88>
 800856c:	4b1b      	ldr	r3, [pc, #108]	; (80085dc <_puts_r+0xd4>)
 800856e:	429c      	cmp	r4, r3
 8008570:	d101      	bne.n	8008576 <_puts_r+0x6e>
 8008572:	68ac      	ldr	r4, [r5, #8]
 8008574:	e7da      	b.n	800852c <_puts_r+0x24>
 8008576:	4b1a      	ldr	r3, [pc, #104]	; (80085e0 <_puts_r+0xd8>)
 8008578:	429c      	cmp	r4, r3
 800857a:	bf08      	it	eq
 800857c:	68ec      	ldreq	r4, [r5, #12]
 800857e:	e7d5      	b.n	800852c <_puts_r+0x24>
 8008580:	4621      	mov	r1, r4
 8008582:	4628      	mov	r0, r5
 8008584:	f000 f888 	bl	8008698 <__swsetup_r>
 8008588:	2800      	cmp	r0, #0
 800858a:	d0dd      	beq.n	8008548 <_puts_r+0x40>
 800858c:	f04f 35ff 	mov.w	r5, #4294967295
 8008590:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008592:	07da      	lsls	r2, r3, #31
 8008594:	d405      	bmi.n	80085a2 <_puts_r+0x9a>
 8008596:	89a3      	ldrh	r3, [r4, #12]
 8008598:	059b      	lsls	r3, r3, #22
 800859a:	d402      	bmi.n	80085a2 <_puts_r+0x9a>
 800859c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800859e:	f000 faa2 	bl	8008ae6 <__retarget_lock_release_recursive>
 80085a2:	4628      	mov	r0, r5
 80085a4:	bd70      	pop	{r4, r5, r6, pc}
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	da04      	bge.n	80085b4 <_puts_r+0xac>
 80085aa:	69a2      	ldr	r2, [r4, #24]
 80085ac:	429a      	cmp	r2, r3
 80085ae:	dc06      	bgt.n	80085be <_puts_r+0xb6>
 80085b0:	290a      	cmp	r1, #10
 80085b2:	d004      	beq.n	80085be <_puts_r+0xb6>
 80085b4:	6823      	ldr	r3, [r4, #0]
 80085b6:	1c5a      	adds	r2, r3, #1
 80085b8:	6022      	str	r2, [r4, #0]
 80085ba:	7019      	strb	r1, [r3, #0]
 80085bc:	e7c5      	b.n	800854a <_puts_r+0x42>
 80085be:	4622      	mov	r2, r4
 80085c0:	4628      	mov	r0, r5
 80085c2:	f000 f817 	bl	80085f4 <__swbuf_r>
 80085c6:	3001      	adds	r0, #1
 80085c8:	d1bf      	bne.n	800854a <_puts_r+0x42>
 80085ca:	e7df      	b.n	800858c <_puts_r+0x84>
 80085cc:	6823      	ldr	r3, [r4, #0]
 80085ce:	250a      	movs	r5, #10
 80085d0:	1c5a      	adds	r2, r3, #1
 80085d2:	6022      	str	r2, [r4, #0]
 80085d4:	701d      	strb	r5, [r3, #0]
 80085d6:	e7db      	b.n	8008590 <_puts_r+0x88>
 80085d8:	08009650 	.word	0x08009650
 80085dc:	08009670 	.word	0x08009670
 80085e0:	08009630 	.word	0x08009630

080085e4 <puts>:
 80085e4:	4b02      	ldr	r3, [pc, #8]	; (80085f0 <puts+0xc>)
 80085e6:	4601      	mov	r1, r0
 80085e8:	6818      	ldr	r0, [r3, #0]
 80085ea:	f7ff bf8d 	b.w	8008508 <_puts_r>
 80085ee:	bf00      	nop
 80085f0:	20000024 	.word	0x20000024

080085f4 <__swbuf_r>:
 80085f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085f6:	460e      	mov	r6, r1
 80085f8:	4614      	mov	r4, r2
 80085fa:	4605      	mov	r5, r0
 80085fc:	b118      	cbz	r0, 8008606 <__swbuf_r+0x12>
 80085fe:	6983      	ldr	r3, [r0, #24]
 8008600:	b90b      	cbnz	r3, 8008606 <__swbuf_r+0x12>
 8008602:	f000 f9d1 	bl	80089a8 <__sinit>
 8008606:	4b21      	ldr	r3, [pc, #132]	; (800868c <__swbuf_r+0x98>)
 8008608:	429c      	cmp	r4, r3
 800860a:	d12b      	bne.n	8008664 <__swbuf_r+0x70>
 800860c:	686c      	ldr	r4, [r5, #4]
 800860e:	69a3      	ldr	r3, [r4, #24]
 8008610:	60a3      	str	r3, [r4, #8]
 8008612:	89a3      	ldrh	r3, [r4, #12]
 8008614:	071a      	lsls	r2, r3, #28
 8008616:	d52f      	bpl.n	8008678 <__swbuf_r+0x84>
 8008618:	6923      	ldr	r3, [r4, #16]
 800861a:	b36b      	cbz	r3, 8008678 <__swbuf_r+0x84>
 800861c:	6923      	ldr	r3, [r4, #16]
 800861e:	6820      	ldr	r0, [r4, #0]
 8008620:	1ac0      	subs	r0, r0, r3
 8008622:	6963      	ldr	r3, [r4, #20]
 8008624:	b2f6      	uxtb	r6, r6
 8008626:	4283      	cmp	r3, r0
 8008628:	4637      	mov	r7, r6
 800862a:	dc04      	bgt.n	8008636 <__swbuf_r+0x42>
 800862c:	4621      	mov	r1, r4
 800862e:	4628      	mov	r0, r5
 8008630:	f000 f926 	bl	8008880 <_fflush_r>
 8008634:	bb30      	cbnz	r0, 8008684 <__swbuf_r+0x90>
 8008636:	68a3      	ldr	r3, [r4, #8]
 8008638:	3b01      	subs	r3, #1
 800863a:	60a3      	str	r3, [r4, #8]
 800863c:	6823      	ldr	r3, [r4, #0]
 800863e:	1c5a      	adds	r2, r3, #1
 8008640:	6022      	str	r2, [r4, #0]
 8008642:	701e      	strb	r6, [r3, #0]
 8008644:	6963      	ldr	r3, [r4, #20]
 8008646:	3001      	adds	r0, #1
 8008648:	4283      	cmp	r3, r0
 800864a:	d004      	beq.n	8008656 <__swbuf_r+0x62>
 800864c:	89a3      	ldrh	r3, [r4, #12]
 800864e:	07db      	lsls	r3, r3, #31
 8008650:	d506      	bpl.n	8008660 <__swbuf_r+0x6c>
 8008652:	2e0a      	cmp	r6, #10
 8008654:	d104      	bne.n	8008660 <__swbuf_r+0x6c>
 8008656:	4621      	mov	r1, r4
 8008658:	4628      	mov	r0, r5
 800865a:	f000 f911 	bl	8008880 <_fflush_r>
 800865e:	b988      	cbnz	r0, 8008684 <__swbuf_r+0x90>
 8008660:	4638      	mov	r0, r7
 8008662:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008664:	4b0a      	ldr	r3, [pc, #40]	; (8008690 <__swbuf_r+0x9c>)
 8008666:	429c      	cmp	r4, r3
 8008668:	d101      	bne.n	800866e <__swbuf_r+0x7a>
 800866a:	68ac      	ldr	r4, [r5, #8]
 800866c:	e7cf      	b.n	800860e <__swbuf_r+0x1a>
 800866e:	4b09      	ldr	r3, [pc, #36]	; (8008694 <__swbuf_r+0xa0>)
 8008670:	429c      	cmp	r4, r3
 8008672:	bf08      	it	eq
 8008674:	68ec      	ldreq	r4, [r5, #12]
 8008676:	e7ca      	b.n	800860e <__swbuf_r+0x1a>
 8008678:	4621      	mov	r1, r4
 800867a:	4628      	mov	r0, r5
 800867c:	f000 f80c 	bl	8008698 <__swsetup_r>
 8008680:	2800      	cmp	r0, #0
 8008682:	d0cb      	beq.n	800861c <__swbuf_r+0x28>
 8008684:	f04f 37ff 	mov.w	r7, #4294967295
 8008688:	e7ea      	b.n	8008660 <__swbuf_r+0x6c>
 800868a:	bf00      	nop
 800868c:	08009650 	.word	0x08009650
 8008690:	08009670 	.word	0x08009670
 8008694:	08009630 	.word	0x08009630

08008698 <__swsetup_r>:
 8008698:	4b32      	ldr	r3, [pc, #200]	; (8008764 <__swsetup_r+0xcc>)
 800869a:	b570      	push	{r4, r5, r6, lr}
 800869c:	681d      	ldr	r5, [r3, #0]
 800869e:	4606      	mov	r6, r0
 80086a0:	460c      	mov	r4, r1
 80086a2:	b125      	cbz	r5, 80086ae <__swsetup_r+0x16>
 80086a4:	69ab      	ldr	r3, [r5, #24]
 80086a6:	b913      	cbnz	r3, 80086ae <__swsetup_r+0x16>
 80086a8:	4628      	mov	r0, r5
 80086aa:	f000 f97d 	bl	80089a8 <__sinit>
 80086ae:	4b2e      	ldr	r3, [pc, #184]	; (8008768 <__swsetup_r+0xd0>)
 80086b0:	429c      	cmp	r4, r3
 80086b2:	d10f      	bne.n	80086d4 <__swsetup_r+0x3c>
 80086b4:	686c      	ldr	r4, [r5, #4]
 80086b6:	89a3      	ldrh	r3, [r4, #12]
 80086b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80086bc:	0719      	lsls	r1, r3, #28
 80086be:	d42c      	bmi.n	800871a <__swsetup_r+0x82>
 80086c0:	06dd      	lsls	r5, r3, #27
 80086c2:	d411      	bmi.n	80086e8 <__swsetup_r+0x50>
 80086c4:	2309      	movs	r3, #9
 80086c6:	6033      	str	r3, [r6, #0]
 80086c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80086cc:	81a3      	strh	r3, [r4, #12]
 80086ce:	f04f 30ff 	mov.w	r0, #4294967295
 80086d2:	e03e      	b.n	8008752 <__swsetup_r+0xba>
 80086d4:	4b25      	ldr	r3, [pc, #148]	; (800876c <__swsetup_r+0xd4>)
 80086d6:	429c      	cmp	r4, r3
 80086d8:	d101      	bne.n	80086de <__swsetup_r+0x46>
 80086da:	68ac      	ldr	r4, [r5, #8]
 80086dc:	e7eb      	b.n	80086b6 <__swsetup_r+0x1e>
 80086de:	4b24      	ldr	r3, [pc, #144]	; (8008770 <__swsetup_r+0xd8>)
 80086e0:	429c      	cmp	r4, r3
 80086e2:	bf08      	it	eq
 80086e4:	68ec      	ldreq	r4, [r5, #12]
 80086e6:	e7e6      	b.n	80086b6 <__swsetup_r+0x1e>
 80086e8:	0758      	lsls	r0, r3, #29
 80086ea:	d512      	bpl.n	8008712 <__swsetup_r+0x7a>
 80086ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80086ee:	b141      	cbz	r1, 8008702 <__swsetup_r+0x6a>
 80086f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80086f4:	4299      	cmp	r1, r3
 80086f6:	d002      	beq.n	80086fe <__swsetup_r+0x66>
 80086f8:	4630      	mov	r0, r6
 80086fa:	f000 fa5b 	bl	8008bb4 <_free_r>
 80086fe:	2300      	movs	r3, #0
 8008700:	6363      	str	r3, [r4, #52]	; 0x34
 8008702:	89a3      	ldrh	r3, [r4, #12]
 8008704:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008708:	81a3      	strh	r3, [r4, #12]
 800870a:	2300      	movs	r3, #0
 800870c:	6063      	str	r3, [r4, #4]
 800870e:	6923      	ldr	r3, [r4, #16]
 8008710:	6023      	str	r3, [r4, #0]
 8008712:	89a3      	ldrh	r3, [r4, #12]
 8008714:	f043 0308 	orr.w	r3, r3, #8
 8008718:	81a3      	strh	r3, [r4, #12]
 800871a:	6923      	ldr	r3, [r4, #16]
 800871c:	b94b      	cbnz	r3, 8008732 <__swsetup_r+0x9a>
 800871e:	89a3      	ldrh	r3, [r4, #12]
 8008720:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008724:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008728:	d003      	beq.n	8008732 <__swsetup_r+0x9a>
 800872a:	4621      	mov	r1, r4
 800872c:	4630      	mov	r0, r6
 800872e:	f000 fa01 	bl	8008b34 <__smakebuf_r>
 8008732:	89a0      	ldrh	r0, [r4, #12]
 8008734:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008738:	f010 0301 	ands.w	r3, r0, #1
 800873c:	d00a      	beq.n	8008754 <__swsetup_r+0xbc>
 800873e:	2300      	movs	r3, #0
 8008740:	60a3      	str	r3, [r4, #8]
 8008742:	6963      	ldr	r3, [r4, #20]
 8008744:	425b      	negs	r3, r3
 8008746:	61a3      	str	r3, [r4, #24]
 8008748:	6923      	ldr	r3, [r4, #16]
 800874a:	b943      	cbnz	r3, 800875e <__swsetup_r+0xc6>
 800874c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008750:	d1ba      	bne.n	80086c8 <__swsetup_r+0x30>
 8008752:	bd70      	pop	{r4, r5, r6, pc}
 8008754:	0781      	lsls	r1, r0, #30
 8008756:	bf58      	it	pl
 8008758:	6963      	ldrpl	r3, [r4, #20]
 800875a:	60a3      	str	r3, [r4, #8]
 800875c:	e7f4      	b.n	8008748 <__swsetup_r+0xb0>
 800875e:	2000      	movs	r0, #0
 8008760:	e7f7      	b.n	8008752 <__swsetup_r+0xba>
 8008762:	bf00      	nop
 8008764:	20000024 	.word	0x20000024
 8008768:	08009650 	.word	0x08009650
 800876c:	08009670 	.word	0x08009670
 8008770:	08009630 	.word	0x08009630

08008774 <__sflush_r>:
 8008774:	898a      	ldrh	r2, [r1, #12]
 8008776:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800877a:	4605      	mov	r5, r0
 800877c:	0710      	lsls	r0, r2, #28
 800877e:	460c      	mov	r4, r1
 8008780:	d458      	bmi.n	8008834 <__sflush_r+0xc0>
 8008782:	684b      	ldr	r3, [r1, #4]
 8008784:	2b00      	cmp	r3, #0
 8008786:	dc05      	bgt.n	8008794 <__sflush_r+0x20>
 8008788:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800878a:	2b00      	cmp	r3, #0
 800878c:	dc02      	bgt.n	8008794 <__sflush_r+0x20>
 800878e:	2000      	movs	r0, #0
 8008790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008794:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008796:	2e00      	cmp	r6, #0
 8008798:	d0f9      	beq.n	800878e <__sflush_r+0x1a>
 800879a:	2300      	movs	r3, #0
 800879c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80087a0:	682f      	ldr	r7, [r5, #0]
 80087a2:	602b      	str	r3, [r5, #0]
 80087a4:	d032      	beq.n	800880c <__sflush_r+0x98>
 80087a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80087a8:	89a3      	ldrh	r3, [r4, #12]
 80087aa:	075a      	lsls	r2, r3, #29
 80087ac:	d505      	bpl.n	80087ba <__sflush_r+0x46>
 80087ae:	6863      	ldr	r3, [r4, #4]
 80087b0:	1ac0      	subs	r0, r0, r3
 80087b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80087b4:	b10b      	cbz	r3, 80087ba <__sflush_r+0x46>
 80087b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80087b8:	1ac0      	subs	r0, r0, r3
 80087ba:	2300      	movs	r3, #0
 80087bc:	4602      	mov	r2, r0
 80087be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80087c0:	6a21      	ldr	r1, [r4, #32]
 80087c2:	4628      	mov	r0, r5
 80087c4:	47b0      	blx	r6
 80087c6:	1c43      	adds	r3, r0, #1
 80087c8:	89a3      	ldrh	r3, [r4, #12]
 80087ca:	d106      	bne.n	80087da <__sflush_r+0x66>
 80087cc:	6829      	ldr	r1, [r5, #0]
 80087ce:	291d      	cmp	r1, #29
 80087d0:	d82c      	bhi.n	800882c <__sflush_r+0xb8>
 80087d2:	4a2a      	ldr	r2, [pc, #168]	; (800887c <__sflush_r+0x108>)
 80087d4:	40ca      	lsrs	r2, r1
 80087d6:	07d6      	lsls	r6, r2, #31
 80087d8:	d528      	bpl.n	800882c <__sflush_r+0xb8>
 80087da:	2200      	movs	r2, #0
 80087dc:	6062      	str	r2, [r4, #4]
 80087de:	04d9      	lsls	r1, r3, #19
 80087e0:	6922      	ldr	r2, [r4, #16]
 80087e2:	6022      	str	r2, [r4, #0]
 80087e4:	d504      	bpl.n	80087f0 <__sflush_r+0x7c>
 80087e6:	1c42      	adds	r2, r0, #1
 80087e8:	d101      	bne.n	80087ee <__sflush_r+0x7a>
 80087ea:	682b      	ldr	r3, [r5, #0]
 80087ec:	b903      	cbnz	r3, 80087f0 <__sflush_r+0x7c>
 80087ee:	6560      	str	r0, [r4, #84]	; 0x54
 80087f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80087f2:	602f      	str	r7, [r5, #0]
 80087f4:	2900      	cmp	r1, #0
 80087f6:	d0ca      	beq.n	800878e <__sflush_r+0x1a>
 80087f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80087fc:	4299      	cmp	r1, r3
 80087fe:	d002      	beq.n	8008806 <__sflush_r+0x92>
 8008800:	4628      	mov	r0, r5
 8008802:	f000 f9d7 	bl	8008bb4 <_free_r>
 8008806:	2000      	movs	r0, #0
 8008808:	6360      	str	r0, [r4, #52]	; 0x34
 800880a:	e7c1      	b.n	8008790 <__sflush_r+0x1c>
 800880c:	6a21      	ldr	r1, [r4, #32]
 800880e:	2301      	movs	r3, #1
 8008810:	4628      	mov	r0, r5
 8008812:	47b0      	blx	r6
 8008814:	1c41      	adds	r1, r0, #1
 8008816:	d1c7      	bne.n	80087a8 <__sflush_r+0x34>
 8008818:	682b      	ldr	r3, [r5, #0]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d0c4      	beq.n	80087a8 <__sflush_r+0x34>
 800881e:	2b1d      	cmp	r3, #29
 8008820:	d001      	beq.n	8008826 <__sflush_r+0xb2>
 8008822:	2b16      	cmp	r3, #22
 8008824:	d101      	bne.n	800882a <__sflush_r+0xb6>
 8008826:	602f      	str	r7, [r5, #0]
 8008828:	e7b1      	b.n	800878e <__sflush_r+0x1a>
 800882a:	89a3      	ldrh	r3, [r4, #12]
 800882c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008830:	81a3      	strh	r3, [r4, #12]
 8008832:	e7ad      	b.n	8008790 <__sflush_r+0x1c>
 8008834:	690f      	ldr	r7, [r1, #16]
 8008836:	2f00      	cmp	r7, #0
 8008838:	d0a9      	beq.n	800878e <__sflush_r+0x1a>
 800883a:	0793      	lsls	r3, r2, #30
 800883c:	680e      	ldr	r6, [r1, #0]
 800883e:	bf08      	it	eq
 8008840:	694b      	ldreq	r3, [r1, #20]
 8008842:	600f      	str	r7, [r1, #0]
 8008844:	bf18      	it	ne
 8008846:	2300      	movne	r3, #0
 8008848:	eba6 0807 	sub.w	r8, r6, r7
 800884c:	608b      	str	r3, [r1, #8]
 800884e:	f1b8 0f00 	cmp.w	r8, #0
 8008852:	dd9c      	ble.n	800878e <__sflush_r+0x1a>
 8008854:	6a21      	ldr	r1, [r4, #32]
 8008856:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008858:	4643      	mov	r3, r8
 800885a:	463a      	mov	r2, r7
 800885c:	4628      	mov	r0, r5
 800885e:	47b0      	blx	r6
 8008860:	2800      	cmp	r0, #0
 8008862:	dc06      	bgt.n	8008872 <__sflush_r+0xfe>
 8008864:	89a3      	ldrh	r3, [r4, #12]
 8008866:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800886a:	81a3      	strh	r3, [r4, #12]
 800886c:	f04f 30ff 	mov.w	r0, #4294967295
 8008870:	e78e      	b.n	8008790 <__sflush_r+0x1c>
 8008872:	4407      	add	r7, r0
 8008874:	eba8 0800 	sub.w	r8, r8, r0
 8008878:	e7e9      	b.n	800884e <__sflush_r+0xda>
 800887a:	bf00      	nop
 800887c:	20400001 	.word	0x20400001

08008880 <_fflush_r>:
 8008880:	b538      	push	{r3, r4, r5, lr}
 8008882:	690b      	ldr	r3, [r1, #16]
 8008884:	4605      	mov	r5, r0
 8008886:	460c      	mov	r4, r1
 8008888:	b913      	cbnz	r3, 8008890 <_fflush_r+0x10>
 800888a:	2500      	movs	r5, #0
 800888c:	4628      	mov	r0, r5
 800888e:	bd38      	pop	{r3, r4, r5, pc}
 8008890:	b118      	cbz	r0, 800889a <_fflush_r+0x1a>
 8008892:	6983      	ldr	r3, [r0, #24]
 8008894:	b90b      	cbnz	r3, 800889a <_fflush_r+0x1a>
 8008896:	f000 f887 	bl	80089a8 <__sinit>
 800889a:	4b14      	ldr	r3, [pc, #80]	; (80088ec <_fflush_r+0x6c>)
 800889c:	429c      	cmp	r4, r3
 800889e:	d11b      	bne.n	80088d8 <_fflush_r+0x58>
 80088a0:	686c      	ldr	r4, [r5, #4]
 80088a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d0ef      	beq.n	800888a <_fflush_r+0xa>
 80088aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80088ac:	07d0      	lsls	r0, r2, #31
 80088ae:	d404      	bmi.n	80088ba <_fflush_r+0x3a>
 80088b0:	0599      	lsls	r1, r3, #22
 80088b2:	d402      	bmi.n	80088ba <_fflush_r+0x3a>
 80088b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80088b6:	f000 f915 	bl	8008ae4 <__retarget_lock_acquire_recursive>
 80088ba:	4628      	mov	r0, r5
 80088bc:	4621      	mov	r1, r4
 80088be:	f7ff ff59 	bl	8008774 <__sflush_r>
 80088c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80088c4:	07da      	lsls	r2, r3, #31
 80088c6:	4605      	mov	r5, r0
 80088c8:	d4e0      	bmi.n	800888c <_fflush_r+0xc>
 80088ca:	89a3      	ldrh	r3, [r4, #12]
 80088cc:	059b      	lsls	r3, r3, #22
 80088ce:	d4dd      	bmi.n	800888c <_fflush_r+0xc>
 80088d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80088d2:	f000 f908 	bl	8008ae6 <__retarget_lock_release_recursive>
 80088d6:	e7d9      	b.n	800888c <_fflush_r+0xc>
 80088d8:	4b05      	ldr	r3, [pc, #20]	; (80088f0 <_fflush_r+0x70>)
 80088da:	429c      	cmp	r4, r3
 80088dc:	d101      	bne.n	80088e2 <_fflush_r+0x62>
 80088de:	68ac      	ldr	r4, [r5, #8]
 80088e0:	e7df      	b.n	80088a2 <_fflush_r+0x22>
 80088e2:	4b04      	ldr	r3, [pc, #16]	; (80088f4 <_fflush_r+0x74>)
 80088e4:	429c      	cmp	r4, r3
 80088e6:	bf08      	it	eq
 80088e8:	68ec      	ldreq	r4, [r5, #12]
 80088ea:	e7da      	b.n	80088a2 <_fflush_r+0x22>
 80088ec:	08009650 	.word	0x08009650
 80088f0:	08009670 	.word	0x08009670
 80088f4:	08009630 	.word	0x08009630

080088f8 <std>:
 80088f8:	2300      	movs	r3, #0
 80088fa:	b510      	push	{r4, lr}
 80088fc:	4604      	mov	r4, r0
 80088fe:	e9c0 3300 	strd	r3, r3, [r0]
 8008902:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008906:	6083      	str	r3, [r0, #8]
 8008908:	8181      	strh	r1, [r0, #12]
 800890a:	6643      	str	r3, [r0, #100]	; 0x64
 800890c:	81c2      	strh	r2, [r0, #14]
 800890e:	6183      	str	r3, [r0, #24]
 8008910:	4619      	mov	r1, r3
 8008912:	2208      	movs	r2, #8
 8008914:	305c      	adds	r0, #92	; 0x5c
 8008916:	f7ff fdd7 	bl	80084c8 <memset>
 800891a:	4b05      	ldr	r3, [pc, #20]	; (8008930 <std+0x38>)
 800891c:	6263      	str	r3, [r4, #36]	; 0x24
 800891e:	4b05      	ldr	r3, [pc, #20]	; (8008934 <std+0x3c>)
 8008920:	62a3      	str	r3, [r4, #40]	; 0x28
 8008922:	4b05      	ldr	r3, [pc, #20]	; (8008938 <std+0x40>)
 8008924:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008926:	4b05      	ldr	r3, [pc, #20]	; (800893c <std+0x44>)
 8008928:	6224      	str	r4, [r4, #32]
 800892a:	6323      	str	r3, [r4, #48]	; 0x30
 800892c:	bd10      	pop	{r4, pc}
 800892e:	bf00      	nop
 8008930:	08009371 	.word	0x08009371
 8008934:	08009393 	.word	0x08009393
 8008938:	080093cb 	.word	0x080093cb
 800893c:	080093ef 	.word	0x080093ef

08008940 <_cleanup_r>:
 8008940:	4901      	ldr	r1, [pc, #4]	; (8008948 <_cleanup_r+0x8>)
 8008942:	f000 b8af 	b.w	8008aa4 <_fwalk_reent>
 8008946:	bf00      	nop
 8008948:	08008881 	.word	0x08008881

0800894c <__sfmoreglue>:
 800894c:	b570      	push	{r4, r5, r6, lr}
 800894e:	2268      	movs	r2, #104	; 0x68
 8008950:	1e4d      	subs	r5, r1, #1
 8008952:	4355      	muls	r5, r2
 8008954:	460e      	mov	r6, r1
 8008956:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800895a:	f000 f997 	bl	8008c8c <_malloc_r>
 800895e:	4604      	mov	r4, r0
 8008960:	b140      	cbz	r0, 8008974 <__sfmoreglue+0x28>
 8008962:	2100      	movs	r1, #0
 8008964:	e9c0 1600 	strd	r1, r6, [r0]
 8008968:	300c      	adds	r0, #12
 800896a:	60a0      	str	r0, [r4, #8]
 800896c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008970:	f7ff fdaa 	bl	80084c8 <memset>
 8008974:	4620      	mov	r0, r4
 8008976:	bd70      	pop	{r4, r5, r6, pc}

08008978 <__sfp_lock_acquire>:
 8008978:	4801      	ldr	r0, [pc, #4]	; (8008980 <__sfp_lock_acquire+0x8>)
 800897a:	f000 b8b3 	b.w	8008ae4 <__retarget_lock_acquire_recursive>
 800897e:	bf00      	nop
 8008980:	20013375 	.word	0x20013375

08008984 <__sfp_lock_release>:
 8008984:	4801      	ldr	r0, [pc, #4]	; (800898c <__sfp_lock_release+0x8>)
 8008986:	f000 b8ae 	b.w	8008ae6 <__retarget_lock_release_recursive>
 800898a:	bf00      	nop
 800898c:	20013375 	.word	0x20013375

08008990 <__sinit_lock_acquire>:
 8008990:	4801      	ldr	r0, [pc, #4]	; (8008998 <__sinit_lock_acquire+0x8>)
 8008992:	f000 b8a7 	b.w	8008ae4 <__retarget_lock_acquire_recursive>
 8008996:	bf00      	nop
 8008998:	20013376 	.word	0x20013376

0800899c <__sinit_lock_release>:
 800899c:	4801      	ldr	r0, [pc, #4]	; (80089a4 <__sinit_lock_release+0x8>)
 800899e:	f000 b8a2 	b.w	8008ae6 <__retarget_lock_release_recursive>
 80089a2:	bf00      	nop
 80089a4:	20013376 	.word	0x20013376

080089a8 <__sinit>:
 80089a8:	b510      	push	{r4, lr}
 80089aa:	4604      	mov	r4, r0
 80089ac:	f7ff fff0 	bl	8008990 <__sinit_lock_acquire>
 80089b0:	69a3      	ldr	r3, [r4, #24]
 80089b2:	b11b      	cbz	r3, 80089bc <__sinit+0x14>
 80089b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089b8:	f7ff bff0 	b.w	800899c <__sinit_lock_release>
 80089bc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80089c0:	6523      	str	r3, [r4, #80]	; 0x50
 80089c2:	4b13      	ldr	r3, [pc, #76]	; (8008a10 <__sinit+0x68>)
 80089c4:	4a13      	ldr	r2, [pc, #76]	; (8008a14 <__sinit+0x6c>)
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	62a2      	str	r2, [r4, #40]	; 0x28
 80089ca:	42a3      	cmp	r3, r4
 80089cc:	bf04      	itt	eq
 80089ce:	2301      	moveq	r3, #1
 80089d0:	61a3      	streq	r3, [r4, #24]
 80089d2:	4620      	mov	r0, r4
 80089d4:	f000 f820 	bl	8008a18 <__sfp>
 80089d8:	6060      	str	r0, [r4, #4]
 80089da:	4620      	mov	r0, r4
 80089dc:	f000 f81c 	bl	8008a18 <__sfp>
 80089e0:	60a0      	str	r0, [r4, #8]
 80089e2:	4620      	mov	r0, r4
 80089e4:	f000 f818 	bl	8008a18 <__sfp>
 80089e8:	2200      	movs	r2, #0
 80089ea:	60e0      	str	r0, [r4, #12]
 80089ec:	2104      	movs	r1, #4
 80089ee:	6860      	ldr	r0, [r4, #4]
 80089f0:	f7ff ff82 	bl	80088f8 <std>
 80089f4:	68a0      	ldr	r0, [r4, #8]
 80089f6:	2201      	movs	r2, #1
 80089f8:	2109      	movs	r1, #9
 80089fa:	f7ff ff7d 	bl	80088f8 <std>
 80089fe:	68e0      	ldr	r0, [r4, #12]
 8008a00:	2202      	movs	r2, #2
 8008a02:	2112      	movs	r1, #18
 8008a04:	f7ff ff78 	bl	80088f8 <std>
 8008a08:	2301      	movs	r3, #1
 8008a0a:	61a3      	str	r3, [r4, #24]
 8008a0c:	e7d2      	b.n	80089b4 <__sinit+0xc>
 8008a0e:	bf00      	nop
 8008a10:	0800962c 	.word	0x0800962c
 8008a14:	08008941 	.word	0x08008941

08008a18 <__sfp>:
 8008a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a1a:	4607      	mov	r7, r0
 8008a1c:	f7ff ffac 	bl	8008978 <__sfp_lock_acquire>
 8008a20:	4b1e      	ldr	r3, [pc, #120]	; (8008a9c <__sfp+0x84>)
 8008a22:	681e      	ldr	r6, [r3, #0]
 8008a24:	69b3      	ldr	r3, [r6, #24]
 8008a26:	b913      	cbnz	r3, 8008a2e <__sfp+0x16>
 8008a28:	4630      	mov	r0, r6
 8008a2a:	f7ff ffbd 	bl	80089a8 <__sinit>
 8008a2e:	3648      	adds	r6, #72	; 0x48
 8008a30:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008a34:	3b01      	subs	r3, #1
 8008a36:	d503      	bpl.n	8008a40 <__sfp+0x28>
 8008a38:	6833      	ldr	r3, [r6, #0]
 8008a3a:	b30b      	cbz	r3, 8008a80 <__sfp+0x68>
 8008a3c:	6836      	ldr	r6, [r6, #0]
 8008a3e:	e7f7      	b.n	8008a30 <__sfp+0x18>
 8008a40:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008a44:	b9d5      	cbnz	r5, 8008a7c <__sfp+0x64>
 8008a46:	4b16      	ldr	r3, [pc, #88]	; (8008aa0 <__sfp+0x88>)
 8008a48:	60e3      	str	r3, [r4, #12]
 8008a4a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008a4e:	6665      	str	r5, [r4, #100]	; 0x64
 8008a50:	f000 f847 	bl	8008ae2 <__retarget_lock_init_recursive>
 8008a54:	f7ff ff96 	bl	8008984 <__sfp_lock_release>
 8008a58:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008a5c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008a60:	6025      	str	r5, [r4, #0]
 8008a62:	61a5      	str	r5, [r4, #24]
 8008a64:	2208      	movs	r2, #8
 8008a66:	4629      	mov	r1, r5
 8008a68:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008a6c:	f7ff fd2c 	bl	80084c8 <memset>
 8008a70:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008a74:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008a78:	4620      	mov	r0, r4
 8008a7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a7c:	3468      	adds	r4, #104	; 0x68
 8008a7e:	e7d9      	b.n	8008a34 <__sfp+0x1c>
 8008a80:	2104      	movs	r1, #4
 8008a82:	4638      	mov	r0, r7
 8008a84:	f7ff ff62 	bl	800894c <__sfmoreglue>
 8008a88:	4604      	mov	r4, r0
 8008a8a:	6030      	str	r0, [r6, #0]
 8008a8c:	2800      	cmp	r0, #0
 8008a8e:	d1d5      	bne.n	8008a3c <__sfp+0x24>
 8008a90:	f7ff ff78 	bl	8008984 <__sfp_lock_release>
 8008a94:	230c      	movs	r3, #12
 8008a96:	603b      	str	r3, [r7, #0]
 8008a98:	e7ee      	b.n	8008a78 <__sfp+0x60>
 8008a9a:	bf00      	nop
 8008a9c:	0800962c 	.word	0x0800962c
 8008aa0:	ffff0001 	.word	0xffff0001

08008aa4 <_fwalk_reent>:
 8008aa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008aa8:	4606      	mov	r6, r0
 8008aaa:	4688      	mov	r8, r1
 8008aac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008ab0:	2700      	movs	r7, #0
 8008ab2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008ab6:	f1b9 0901 	subs.w	r9, r9, #1
 8008aba:	d505      	bpl.n	8008ac8 <_fwalk_reent+0x24>
 8008abc:	6824      	ldr	r4, [r4, #0]
 8008abe:	2c00      	cmp	r4, #0
 8008ac0:	d1f7      	bne.n	8008ab2 <_fwalk_reent+0xe>
 8008ac2:	4638      	mov	r0, r7
 8008ac4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ac8:	89ab      	ldrh	r3, [r5, #12]
 8008aca:	2b01      	cmp	r3, #1
 8008acc:	d907      	bls.n	8008ade <_fwalk_reent+0x3a>
 8008ace:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008ad2:	3301      	adds	r3, #1
 8008ad4:	d003      	beq.n	8008ade <_fwalk_reent+0x3a>
 8008ad6:	4629      	mov	r1, r5
 8008ad8:	4630      	mov	r0, r6
 8008ada:	47c0      	blx	r8
 8008adc:	4307      	orrs	r7, r0
 8008ade:	3568      	adds	r5, #104	; 0x68
 8008ae0:	e7e9      	b.n	8008ab6 <_fwalk_reent+0x12>

08008ae2 <__retarget_lock_init_recursive>:
 8008ae2:	4770      	bx	lr

08008ae4 <__retarget_lock_acquire_recursive>:
 8008ae4:	4770      	bx	lr

08008ae6 <__retarget_lock_release_recursive>:
 8008ae6:	4770      	bx	lr

08008ae8 <__swhatbuf_r>:
 8008ae8:	b570      	push	{r4, r5, r6, lr}
 8008aea:	460e      	mov	r6, r1
 8008aec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008af0:	2900      	cmp	r1, #0
 8008af2:	b096      	sub	sp, #88	; 0x58
 8008af4:	4614      	mov	r4, r2
 8008af6:	461d      	mov	r5, r3
 8008af8:	da08      	bge.n	8008b0c <__swhatbuf_r+0x24>
 8008afa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008afe:	2200      	movs	r2, #0
 8008b00:	602a      	str	r2, [r5, #0]
 8008b02:	061a      	lsls	r2, r3, #24
 8008b04:	d410      	bmi.n	8008b28 <__swhatbuf_r+0x40>
 8008b06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b0a:	e00e      	b.n	8008b2a <__swhatbuf_r+0x42>
 8008b0c:	466a      	mov	r2, sp
 8008b0e:	f000 fc95 	bl	800943c <_fstat_r>
 8008b12:	2800      	cmp	r0, #0
 8008b14:	dbf1      	blt.n	8008afa <__swhatbuf_r+0x12>
 8008b16:	9a01      	ldr	r2, [sp, #4]
 8008b18:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008b1c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008b20:	425a      	negs	r2, r3
 8008b22:	415a      	adcs	r2, r3
 8008b24:	602a      	str	r2, [r5, #0]
 8008b26:	e7ee      	b.n	8008b06 <__swhatbuf_r+0x1e>
 8008b28:	2340      	movs	r3, #64	; 0x40
 8008b2a:	2000      	movs	r0, #0
 8008b2c:	6023      	str	r3, [r4, #0]
 8008b2e:	b016      	add	sp, #88	; 0x58
 8008b30:	bd70      	pop	{r4, r5, r6, pc}
	...

08008b34 <__smakebuf_r>:
 8008b34:	898b      	ldrh	r3, [r1, #12]
 8008b36:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008b38:	079d      	lsls	r5, r3, #30
 8008b3a:	4606      	mov	r6, r0
 8008b3c:	460c      	mov	r4, r1
 8008b3e:	d507      	bpl.n	8008b50 <__smakebuf_r+0x1c>
 8008b40:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008b44:	6023      	str	r3, [r4, #0]
 8008b46:	6123      	str	r3, [r4, #16]
 8008b48:	2301      	movs	r3, #1
 8008b4a:	6163      	str	r3, [r4, #20]
 8008b4c:	b002      	add	sp, #8
 8008b4e:	bd70      	pop	{r4, r5, r6, pc}
 8008b50:	ab01      	add	r3, sp, #4
 8008b52:	466a      	mov	r2, sp
 8008b54:	f7ff ffc8 	bl	8008ae8 <__swhatbuf_r>
 8008b58:	9900      	ldr	r1, [sp, #0]
 8008b5a:	4605      	mov	r5, r0
 8008b5c:	4630      	mov	r0, r6
 8008b5e:	f000 f895 	bl	8008c8c <_malloc_r>
 8008b62:	b948      	cbnz	r0, 8008b78 <__smakebuf_r+0x44>
 8008b64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b68:	059a      	lsls	r2, r3, #22
 8008b6a:	d4ef      	bmi.n	8008b4c <__smakebuf_r+0x18>
 8008b6c:	f023 0303 	bic.w	r3, r3, #3
 8008b70:	f043 0302 	orr.w	r3, r3, #2
 8008b74:	81a3      	strh	r3, [r4, #12]
 8008b76:	e7e3      	b.n	8008b40 <__smakebuf_r+0xc>
 8008b78:	4b0d      	ldr	r3, [pc, #52]	; (8008bb0 <__smakebuf_r+0x7c>)
 8008b7a:	62b3      	str	r3, [r6, #40]	; 0x28
 8008b7c:	89a3      	ldrh	r3, [r4, #12]
 8008b7e:	6020      	str	r0, [r4, #0]
 8008b80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b84:	81a3      	strh	r3, [r4, #12]
 8008b86:	9b00      	ldr	r3, [sp, #0]
 8008b88:	6163      	str	r3, [r4, #20]
 8008b8a:	9b01      	ldr	r3, [sp, #4]
 8008b8c:	6120      	str	r0, [r4, #16]
 8008b8e:	b15b      	cbz	r3, 8008ba8 <__smakebuf_r+0x74>
 8008b90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b94:	4630      	mov	r0, r6
 8008b96:	f000 fc63 	bl	8009460 <_isatty_r>
 8008b9a:	b128      	cbz	r0, 8008ba8 <__smakebuf_r+0x74>
 8008b9c:	89a3      	ldrh	r3, [r4, #12]
 8008b9e:	f023 0303 	bic.w	r3, r3, #3
 8008ba2:	f043 0301 	orr.w	r3, r3, #1
 8008ba6:	81a3      	strh	r3, [r4, #12]
 8008ba8:	89a0      	ldrh	r0, [r4, #12]
 8008baa:	4305      	orrs	r5, r0
 8008bac:	81a5      	strh	r5, [r4, #12]
 8008bae:	e7cd      	b.n	8008b4c <__smakebuf_r+0x18>
 8008bb0:	08008941 	.word	0x08008941

08008bb4 <_free_r>:
 8008bb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008bb6:	2900      	cmp	r1, #0
 8008bb8:	d044      	beq.n	8008c44 <_free_r+0x90>
 8008bba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008bbe:	9001      	str	r0, [sp, #4]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	f1a1 0404 	sub.w	r4, r1, #4
 8008bc6:	bfb8      	it	lt
 8008bc8:	18e4      	addlt	r4, r4, r3
 8008bca:	f000 fc6b 	bl	80094a4 <__malloc_lock>
 8008bce:	4a1e      	ldr	r2, [pc, #120]	; (8008c48 <_free_r+0x94>)
 8008bd0:	9801      	ldr	r0, [sp, #4]
 8008bd2:	6813      	ldr	r3, [r2, #0]
 8008bd4:	b933      	cbnz	r3, 8008be4 <_free_r+0x30>
 8008bd6:	6063      	str	r3, [r4, #4]
 8008bd8:	6014      	str	r4, [r2, #0]
 8008bda:	b003      	add	sp, #12
 8008bdc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008be0:	f000 bc66 	b.w	80094b0 <__malloc_unlock>
 8008be4:	42a3      	cmp	r3, r4
 8008be6:	d908      	bls.n	8008bfa <_free_r+0x46>
 8008be8:	6825      	ldr	r5, [r4, #0]
 8008bea:	1961      	adds	r1, r4, r5
 8008bec:	428b      	cmp	r3, r1
 8008bee:	bf01      	itttt	eq
 8008bf0:	6819      	ldreq	r1, [r3, #0]
 8008bf2:	685b      	ldreq	r3, [r3, #4]
 8008bf4:	1949      	addeq	r1, r1, r5
 8008bf6:	6021      	streq	r1, [r4, #0]
 8008bf8:	e7ed      	b.n	8008bd6 <_free_r+0x22>
 8008bfa:	461a      	mov	r2, r3
 8008bfc:	685b      	ldr	r3, [r3, #4]
 8008bfe:	b10b      	cbz	r3, 8008c04 <_free_r+0x50>
 8008c00:	42a3      	cmp	r3, r4
 8008c02:	d9fa      	bls.n	8008bfa <_free_r+0x46>
 8008c04:	6811      	ldr	r1, [r2, #0]
 8008c06:	1855      	adds	r5, r2, r1
 8008c08:	42a5      	cmp	r5, r4
 8008c0a:	d10b      	bne.n	8008c24 <_free_r+0x70>
 8008c0c:	6824      	ldr	r4, [r4, #0]
 8008c0e:	4421      	add	r1, r4
 8008c10:	1854      	adds	r4, r2, r1
 8008c12:	42a3      	cmp	r3, r4
 8008c14:	6011      	str	r1, [r2, #0]
 8008c16:	d1e0      	bne.n	8008bda <_free_r+0x26>
 8008c18:	681c      	ldr	r4, [r3, #0]
 8008c1a:	685b      	ldr	r3, [r3, #4]
 8008c1c:	6053      	str	r3, [r2, #4]
 8008c1e:	4421      	add	r1, r4
 8008c20:	6011      	str	r1, [r2, #0]
 8008c22:	e7da      	b.n	8008bda <_free_r+0x26>
 8008c24:	d902      	bls.n	8008c2c <_free_r+0x78>
 8008c26:	230c      	movs	r3, #12
 8008c28:	6003      	str	r3, [r0, #0]
 8008c2a:	e7d6      	b.n	8008bda <_free_r+0x26>
 8008c2c:	6825      	ldr	r5, [r4, #0]
 8008c2e:	1961      	adds	r1, r4, r5
 8008c30:	428b      	cmp	r3, r1
 8008c32:	bf04      	itt	eq
 8008c34:	6819      	ldreq	r1, [r3, #0]
 8008c36:	685b      	ldreq	r3, [r3, #4]
 8008c38:	6063      	str	r3, [r4, #4]
 8008c3a:	bf04      	itt	eq
 8008c3c:	1949      	addeq	r1, r1, r5
 8008c3e:	6021      	streq	r1, [r4, #0]
 8008c40:	6054      	str	r4, [r2, #4]
 8008c42:	e7ca      	b.n	8008bda <_free_r+0x26>
 8008c44:	b003      	add	sp, #12
 8008c46:	bd30      	pop	{r4, r5, pc}
 8008c48:	20013378 	.word	0x20013378

08008c4c <sbrk_aligned>:
 8008c4c:	b570      	push	{r4, r5, r6, lr}
 8008c4e:	4e0e      	ldr	r6, [pc, #56]	; (8008c88 <sbrk_aligned+0x3c>)
 8008c50:	460c      	mov	r4, r1
 8008c52:	6831      	ldr	r1, [r6, #0]
 8008c54:	4605      	mov	r5, r0
 8008c56:	b911      	cbnz	r1, 8008c5e <sbrk_aligned+0x12>
 8008c58:	f000 fb7a 	bl	8009350 <_sbrk_r>
 8008c5c:	6030      	str	r0, [r6, #0]
 8008c5e:	4621      	mov	r1, r4
 8008c60:	4628      	mov	r0, r5
 8008c62:	f000 fb75 	bl	8009350 <_sbrk_r>
 8008c66:	1c43      	adds	r3, r0, #1
 8008c68:	d00a      	beq.n	8008c80 <sbrk_aligned+0x34>
 8008c6a:	1cc4      	adds	r4, r0, #3
 8008c6c:	f024 0403 	bic.w	r4, r4, #3
 8008c70:	42a0      	cmp	r0, r4
 8008c72:	d007      	beq.n	8008c84 <sbrk_aligned+0x38>
 8008c74:	1a21      	subs	r1, r4, r0
 8008c76:	4628      	mov	r0, r5
 8008c78:	f000 fb6a 	bl	8009350 <_sbrk_r>
 8008c7c:	3001      	adds	r0, #1
 8008c7e:	d101      	bne.n	8008c84 <sbrk_aligned+0x38>
 8008c80:	f04f 34ff 	mov.w	r4, #4294967295
 8008c84:	4620      	mov	r0, r4
 8008c86:	bd70      	pop	{r4, r5, r6, pc}
 8008c88:	2001337c 	.word	0x2001337c

08008c8c <_malloc_r>:
 8008c8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c90:	1ccd      	adds	r5, r1, #3
 8008c92:	f025 0503 	bic.w	r5, r5, #3
 8008c96:	3508      	adds	r5, #8
 8008c98:	2d0c      	cmp	r5, #12
 8008c9a:	bf38      	it	cc
 8008c9c:	250c      	movcc	r5, #12
 8008c9e:	2d00      	cmp	r5, #0
 8008ca0:	4607      	mov	r7, r0
 8008ca2:	db01      	blt.n	8008ca8 <_malloc_r+0x1c>
 8008ca4:	42a9      	cmp	r1, r5
 8008ca6:	d905      	bls.n	8008cb4 <_malloc_r+0x28>
 8008ca8:	230c      	movs	r3, #12
 8008caa:	603b      	str	r3, [r7, #0]
 8008cac:	2600      	movs	r6, #0
 8008cae:	4630      	mov	r0, r6
 8008cb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cb4:	4e2e      	ldr	r6, [pc, #184]	; (8008d70 <_malloc_r+0xe4>)
 8008cb6:	f000 fbf5 	bl	80094a4 <__malloc_lock>
 8008cba:	6833      	ldr	r3, [r6, #0]
 8008cbc:	461c      	mov	r4, r3
 8008cbe:	bb34      	cbnz	r4, 8008d0e <_malloc_r+0x82>
 8008cc0:	4629      	mov	r1, r5
 8008cc2:	4638      	mov	r0, r7
 8008cc4:	f7ff ffc2 	bl	8008c4c <sbrk_aligned>
 8008cc8:	1c43      	adds	r3, r0, #1
 8008cca:	4604      	mov	r4, r0
 8008ccc:	d14d      	bne.n	8008d6a <_malloc_r+0xde>
 8008cce:	6834      	ldr	r4, [r6, #0]
 8008cd0:	4626      	mov	r6, r4
 8008cd2:	2e00      	cmp	r6, #0
 8008cd4:	d140      	bne.n	8008d58 <_malloc_r+0xcc>
 8008cd6:	6823      	ldr	r3, [r4, #0]
 8008cd8:	4631      	mov	r1, r6
 8008cda:	4638      	mov	r0, r7
 8008cdc:	eb04 0803 	add.w	r8, r4, r3
 8008ce0:	f000 fb36 	bl	8009350 <_sbrk_r>
 8008ce4:	4580      	cmp	r8, r0
 8008ce6:	d13a      	bne.n	8008d5e <_malloc_r+0xd2>
 8008ce8:	6821      	ldr	r1, [r4, #0]
 8008cea:	3503      	adds	r5, #3
 8008cec:	1a6d      	subs	r5, r5, r1
 8008cee:	f025 0503 	bic.w	r5, r5, #3
 8008cf2:	3508      	adds	r5, #8
 8008cf4:	2d0c      	cmp	r5, #12
 8008cf6:	bf38      	it	cc
 8008cf8:	250c      	movcc	r5, #12
 8008cfa:	4629      	mov	r1, r5
 8008cfc:	4638      	mov	r0, r7
 8008cfe:	f7ff ffa5 	bl	8008c4c <sbrk_aligned>
 8008d02:	3001      	adds	r0, #1
 8008d04:	d02b      	beq.n	8008d5e <_malloc_r+0xd2>
 8008d06:	6823      	ldr	r3, [r4, #0]
 8008d08:	442b      	add	r3, r5
 8008d0a:	6023      	str	r3, [r4, #0]
 8008d0c:	e00e      	b.n	8008d2c <_malloc_r+0xa0>
 8008d0e:	6822      	ldr	r2, [r4, #0]
 8008d10:	1b52      	subs	r2, r2, r5
 8008d12:	d41e      	bmi.n	8008d52 <_malloc_r+0xc6>
 8008d14:	2a0b      	cmp	r2, #11
 8008d16:	d916      	bls.n	8008d46 <_malloc_r+0xba>
 8008d18:	1961      	adds	r1, r4, r5
 8008d1a:	42a3      	cmp	r3, r4
 8008d1c:	6025      	str	r5, [r4, #0]
 8008d1e:	bf18      	it	ne
 8008d20:	6059      	strne	r1, [r3, #4]
 8008d22:	6863      	ldr	r3, [r4, #4]
 8008d24:	bf08      	it	eq
 8008d26:	6031      	streq	r1, [r6, #0]
 8008d28:	5162      	str	r2, [r4, r5]
 8008d2a:	604b      	str	r3, [r1, #4]
 8008d2c:	4638      	mov	r0, r7
 8008d2e:	f104 060b 	add.w	r6, r4, #11
 8008d32:	f000 fbbd 	bl	80094b0 <__malloc_unlock>
 8008d36:	f026 0607 	bic.w	r6, r6, #7
 8008d3a:	1d23      	adds	r3, r4, #4
 8008d3c:	1af2      	subs	r2, r6, r3
 8008d3e:	d0b6      	beq.n	8008cae <_malloc_r+0x22>
 8008d40:	1b9b      	subs	r3, r3, r6
 8008d42:	50a3      	str	r3, [r4, r2]
 8008d44:	e7b3      	b.n	8008cae <_malloc_r+0x22>
 8008d46:	6862      	ldr	r2, [r4, #4]
 8008d48:	42a3      	cmp	r3, r4
 8008d4a:	bf0c      	ite	eq
 8008d4c:	6032      	streq	r2, [r6, #0]
 8008d4e:	605a      	strne	r2, [r3, #4]
 8008d50:	e7ec      	b.n	8008d2c <_malloc_r+0xa0>
 8008d52:	4623      	mov	r3, r4
 8008d54:	6864      	ldr	r4, [r4, #4]
 8008d56:	e7b2      	b.n	8008cbe <_malloc_r+0x32>
 8008d58:	4634      	mov	r4, r6
 8008d5a:	6876      	ldr	r6, [r6, #4]
 8008d5c:	e7b9      	b.n	8008cd2 <_malloc_r+0x46>
 8008d5e:	230c      	movs	r3, #12
 8008d60:	603b      	str	r3, [r7, #0]
 8008d62:	4638      	mov	r0, r7
 8008d64:	f000 fba4 	bl	80094b0 <__malloc_unlock>
 8008d68:	e7a1      	b.n	8008cae <_malloc_r+0x22>
 8008d6a:	6025      	str	r5, [r4, #0]
 8008d6c:	e7de      	b.n	8008d2c <_malloc_r+0xa0>
 8008d6e:	bf00      	nop
 8008d70:	20013378 	.word	0x20013378

08008d74 <__sfputc_r>:
 8008d74:	6893      	ldr	r3, [r2, #8]
 8008d76:	3b01      	subs	r3, #1
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	b410      	push	{r4}
 8008d7c:	6093      	str	r3, [r2, #8]
 8008d7e:	da08      	bge.n	8008d92 <__sfputc_r+0x1e>
 8008d80:	6994      	ldr	r4, [r2, #24]
 8008d82:	42a3      	cmp	r3, r4
 8008d84:	db01      	blt.n	8008d8a <__sfputc_r+0x16>
 8008d86:	290a      	cmp	r1, #10
 8008d88:	d103      	bne.n	8008d92 <__sfputc_r+0x1e>
 8008d8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008d8e:	f7ff bc31 	b.w	80085f4 <__swbuf_r>
 8008d92:	6813      	ldr	r3, [r2, #0]
 8008d94:	1c58      	adds	r0, r3, #1
 8008d96:	6010      	str	r0, [r2, #0]
 8008d98:	7019      	strb	r1, [r3, #0]
 8008d9a:	4608      	mov	r0, r1
 8008d9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008da0:	4770      	bx	lr

08008da2 <__sfputs_r>:
 8008da2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008da4:	4606      	mov	r6, r0
 8008da6:	460f      	mov	r7, r1
 8008da8:	4614      	mov	r4, r2
 8008daa:	18d5      	adds	r5, r2, r3
 8008dac:	42ac      	cmp	r4, r5
 8008dae:	d101      	bne.n	8008db4 <__sfputs_r+0x12>
 8008db0:	2000      	movs	r0, #0
 8008db2:	e007      	b.n	8008dc4 <__sfputs_r+0x22>
 8008db4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008db8:	463a      	mov	r2, r7
 8008dba:	4630      	mov	r0, r6
 8008dbc:	f7ff ffda 	bl	8008d74 <__sfputc_r>
 8008dc0:	1c43      	adds	r3, r0, #1
 8008dc2:	d1f3      	bne.n	8008dac <__sfputs_r+0xa>
 8008dc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008dc8 <_vfiprintf_r>:
 8008dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dcc:	460d      	mov	r5, r1
 8008dce:	b09d      	sub	sp, #116	; 0x74
 8008dd0:	4614      	mov	r4, r2
 8008dd2:	4698      	mov	r8, r3
 8008dd4:	4606      	mov	r6, r0
 8008dd6:	b118      	cbz	r0, 8008de0 <_vfiprintf_r+0x18>
 8008dd8:	6983      	ldr	r3, [r0, #24]
 8008dda:	b90b      	cbnz	r3, 8008de0 <_vfiprintf_r+0x18>
 8008ddc:	f7ff fde4 	bl	80089a8 <__sinit>
 8008de0:	4b89      	ldr	r3, [pc, #548]	; (8009008 <_vfiprintf_r+0x240>)
 8008de2:	429d      	cmp	r5, r3
 8008de4:	d11b      	bne.n	8008e1e <_vfiprintf_r+0x56>
 8008de6:	6875      	ldr	r5, [r6, #4]
 8008de8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008dea:	07d9      	lsls	r1, r3, #31
 8008dec:	d405      	bmi.n	8008dfa <_vfiprintf_r+0x32>
 8008dee:	89ab      	ldrh	r3, [r5, #12]
 8008df0:	059a      	lsls	r2, r3, #22
 8008df2:	d402      	bmi.n	8008dfa <_vfiprintf_r+0x32>
 8008df4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008df6:	f7ff fe75 	bl	8008ae4 <__retarget_lock_acquire_recursive>
 8008dfa:	89ab      	ldrh	r3, [r5, #12]
 8008dfc:	071b      	lsls	r3, r3, #28
 8008dfe:	d501      	bpl.n	8008e04 <_vfiprintf_r+0x3c>
 8008e00:	692b      	ldr	r3, [r5, #16]
 8008e02:	b9eb      	cbnz	r3, 8008e40 <_vfiprintf_r+0x78>
 8008e04:	4629      	mov	r1, r5
 8008e06:	4630      	mov	r0, r6
 8008e08:	f7ff fc46 	bl	8008698 <__swsetup_r>
 8008e0c:	b1c0      	cbz	r0, 8008e40 <_vfiprintf_r+0x78>
 8008e0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e10:	07dc      	lsls	r4, r3, #31
 8008e12:	d50e      	bpl.n	8008e32 <_vfiprintf_r+0x6a>
 8008e14:	f04f 30ff 	mov.w	r0, #4294967295
 8008e18:	b01d      	add	sp, #116	; 0x74
 8008e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e1e:	4b7b      	ldr	r3, [pc, #492]	; (800900c <_vfiprintf_r+0x244>)
 8008e20:	429d      	cmp	r5, r3
 8008e22:	d101      	bne.n	8008e28 <_vfiprintf_r+0x60>
 8008e24:	68b5      	ldr	r5, [r6, #8]
 8008e26:	e7df      	b.n	8008de8 <_vfiprintf_r+0x20>
 8008e28:	4b79      	ldr	r3, [pc, #484]	; (8009010 <_vfiprintf_r+0x248>)
 8008e2a:	429d      	cmp	r5, r3
 8008e2c:	bf08      	it	eq
 8008e2e:	68f5      	ldreq	r5, [r6, #12]
 8008e30:	e7da      	b.n	8008de8 <_vfiprintf_r+0x20>
 8008e32:	89ab      	ldrh	r3, [r5, #12]
 8008e34:	0598      	lsls	r0, r3, #22
 8008e36:	d4ed      	bmi.n	8008e14 <_vfiprintf_r+0x4c>
 8008e38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e3a:	f7ff fe54 	bl	8008ae6 <__retarget_lock_release_recursive>
 8008e3e:	e7e9      	b.n	8008e14 <_vfiprintf_r+0x4c>
 8008e40:	2300      	movs	r3, #0
 8008e42:	9309      	str	r3, [sp, #36]	; 0x24
 8008e44:	2320      	movs	r3, #32
 8008e46:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008e4a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e4e:	2330      	movs	r3, #48	; 0x30
 8008e50:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009014 <_vfiprintf_r+0x24c>
 8008e54:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008e58:	f04f 0901 	mov.w	r9, #1
 8008e5c:	4623      	mov	r3, r4
 8008e5e:	469a      	mov	sl, r3
 8008e60:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e64:	b10a      	cbz	r2, 8008e6a <_vfiprintf_r+0xa2>
 8008e66:	2a25      	cmp	r2, #37	; 0x25
 8008e68:	d1f9      	bne.n	8008e5e <_vfiprintf_r+0x96>
 8008e6a:	ebba 0b04 	subs.w	fp, sl, r4
 8008e6e:	d00b      	beq.n	8008e88 <_vfiprintf_r+0xc0>
 8008e70:	465b      	mov	r3, fp
 8008e72:	4622      	mov	r2, r4
 8008e74:	4629      	mov	r1, r5
 8008e76:	4630      	mov	r0, r6
 8008e78:	f7ff ff93 	bl	8008da2 <__sfputs_r>
 8008e7c:	3001      	adds	r0, #1
 8008e7e:	f000 80aa 	beq.w	8008fd6 <_vfiprintf_r+0x20e>
 8008e82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e84:	445a      	add	r2, fp
 8008e86:	9209      	str	r2, [sp, #36]	; 0x24
 8008e88:	f89a 3000 	ldrb.w	r3, [sl]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	f000 80a2 	beq.w	8008fd6 <_vfiprintf_r+0x20e>
 8008e92:	2300      	movs	r3, #0
 8008e94:	f04f 32ff 	mov.w	r2, #4294967295
 8008e98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e9c:	f10a 0a01 	add.w	sl, sl, #1
 8008ea0:	9304      	str	r3, [sp, #16]
 8008ea2:	9307      	str	r3, [sp, #28]
 8008ea4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008ea8:	931a      	str	r3, [sp, #104]	; 0x68
 8008eaa:	4654      	mov	r4, sl
 8008eac:	2205      	movs	r2, #5
 8008eae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008eb2:	4858      	ldr	r0, [pc, #352]	; (8009014 <_vfiprintf_r+0x24c>)
 8008eb4:	f7f7 f98c 	bl	80001d0 <memchr>
 8008eb8:	9a04      	ldr	r2, [sp, #16]
 8008eba:	b9d8      	cbnz	r0, 8008ef4 <_vfiprintf_r+0x12c>
 8008ebc:	06d1      	lsls	r1, r2, #27
 8008ebe:	bf44      	itt	mi
 8008ec0:	2320      	movmi	r3, #32
 8008ec2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ec6:	0713      	lsls	r3, r2, #28
 8008ec8:	bf44      	itt	mi
 8008eca:	232b      	movmi	r3, #43	; 0x2b
 8008ecc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ed0:	f89a 3000 	ldrb.w	r3, [sl]
 8008ed4:	2b2a      	cmp	r3, #42	; 0x2a
 8008ed6:	d015      	beq.n	8008f04 <_vfiprintf_r+0x13c>
 8008ed8:	9a07      	ldr	r2, [sp, #28]
 8008eda:	4654      	mov	r4, sl
 8008edc:	2000      	movs	r0, #0
 8008ede:	f04f 0c0a 	mov.w	ip, #10
 8008ee2:	4621      	mov	r1, r4
 8008ee4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008ee8:	3b30      	subs	r3, #48	; 0x30
 8008eea:	2b09      	cmp	r3, #9
 8008eec:	d94e      	bls.n	8008f8c <_vfiprintf_r+0x1c4>
 8008eee:	b1b0      	cbz	r0, 8008f1e <_vfiprintf_r+0x156>
 8008ef0:	9207      	str	r2, [sp, #28]
 8008ef2:	e014      	b.n	8008f1e <_vfiprintf_r+0x156>
 8008ef4:	eba0 0308 	sub.w	r3, r0, r8
 8008ef8:	fa09 f303 	lsl.w	r3, r9, r3
 8008efc:	4313      	orrs	r3, r2
 8008efe:	9304      	str	r3, [sp, #16]
 8008f00:	46a2      	mov	sl, r4
 8008f02:	e7d2      	b.n	8008eaa <_vfiprintf_r+0xe2>
 8008f04:	9b03      	ldr	r3, [sp, #12]
 8008f06:	1d19      	adds	r1, r3, #4
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	9103      	str	r1, [sp, #12]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	bfbb      	ittet	lt
 8008f10:	425b      	neglt	r3, r3
 8008f12:	f042 0202 	orrlt.w	r2, r2, #2
 8008f16:	9307      	strge	r3, [sp, #28]
 8008f18:	9307      	strlt	r3, [sp, #28]
 8008f1a:	bfb8      	it	lt
 8008f1c:	9204      	strlt	r2, [sp, #16]
 8008f1e:	7823      	ldrb	r3, [r4, #0]
 8008f20:	2b2e      	cmp	r3, #46	; 0x2e
 8008f22:	d10c      	bne.n	8008f3e <_vfiprintf_r+0x176>
 8008f24:	7863      	ldrb	r3, [r4, #1]
 8008f26:	2b2a      	cmp	r3, #42	; 0x2a
 8008f28:	d135      	bne.n	8008f96 <_vfiprintf_r+0x1ce>
 8008f2a:	9b03      	ldr	r3, [sp, #12]
 8008f2c:	1d1a      	adds	r2, r3, #4
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	9203      	str	r2, [sp, #12]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	bfb8      	it	lt
 8008f36:	f04f 33ff 	movlt.w	r3, #4294967295
 8008f3a:	3402      	adds	r4, #2
 8008f3c:	9305      	str	r3, [sp, #20]
 8008f3e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009024 <_vfiprintf_r+0x25c>
 8008f42:	7821      	ldrb	r1, [r4, #0]
 8008f44:	2203      	movs	r2, #3
 8008f46:	4650      	mov	r0, sl
 8008f48:	f7f7 f942 	bl	80001d0 <memchr>
 8008f4c:	b140      	cbz	r0, 8008f60 <_vfiprintf_r+0x198>
 8008f4e:	2340      	movs	r3, #64	; 0x40
 8008f50:	eba0 000a 	sub.w	r0, r0, sl
 8008f54:	fa03 f000 	lsl.w	r0, r3, r0
 8008f58:	9b04      	ldr	r3, [sp, #16]
 8008f5a:	4303      	orrs	r3, r0
 8008f5c:	3401      	adds	r4, #1
 8008f5e:	9304      	str	r3, [sp, #16]
 8008f60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f64:	482c      	ldr	r0, [pc, #176]	; (8009018 <_vfiprintf_r+0x250>)
 8008f66:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008f6a:	2206      	movs	r2, #6
 8008f6c:	f7f7 f930 	bl	80001d0 <memchr>
 8008f70:	2800      	cmp	r0, #0
 8008f72:	d03f      	beq.n	8008ff4 <_vfiprintf_r+0x22c>
 8008f74:	4b29      	ldr	r3, [pc, #164]	; (800901c <_vfiprintf_r+0x254>)
 8008f76:	bb1b      	cbnz	r3, 8008fc0 <_vfiprintf_r+0x1f8>
 8008f78:	9b03      	ldr	r3, [sp, #12]
 8008f7a:	3307      	adds	r3, #7
 8008f7c:	f023 0307 	bic.w	r3, r3, #7
 8008f80:	3308      	adds	r3, #8
 8008f82:	9303      	str	r3, [sp, #12]
 8008f84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f86:	443b      	add	r3, r7
 8008f88:	9309      	str	r3, [sp, #36]	; 0x24
 8008f8a:	e767      	b.n	8008e5c <_vfiprintf_r+0x94>
 8008f8c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f90:	460c      	mov	r4, r1
 8008f92:	2001      	movs	r0, #1
 8008f94:	e7a5      	b.n	8008ee2 <_vfiprintf_r+0x11a>
 8008f96:	2300      	movs	r3, #0
 8008f98:	3401      	adds	r4, #1
 8008f9a:	9305      	str	r3, [sp, #20]
 8008f9c:	4619      	mov	r1, r3
 8008f9e:	f04f 0c0a 	mov.w	ip, #10
 8008fa2:	4620      	mov	r0, r4
 8008fa4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008fa8:	3a30      	subs	r2, #48	; 0x30
 8008faa:	2a09      	cmp	r2, #9
 8008fac:	d903      	bls.n	8008fb6 <_vfiprintf_r+0x1ee>
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d0c5      	beq.n	8008f3e <_vfiprintf_r+0x176>
 8008fb2:	9105      	str	r1, [sp, #20]
 8008fb4:	e7c3      	b.n	8008f3e <_vfiprintf_r+0x176>
 8008fb6:	fb0c 2101 	mla	r1, ip, r1, r2
 8008fba:	4604      	mov	r4, r0
 8008fbc:	2301      	movs	r3, #1
 8008fbe:	e7f0      	b.n	8008fa2 <_vfiprintf_r+0x1da>
 8008fc0:	ab03      	add	r3, sp, #12
 8008fc2:	9300      	str	r3, [sp, #0]
 8008fc4:	462a      	mov	r2, r5
 8008fc6:	4b16      	ldr	r3, [pc, #88]	; (8009020 <_vfiprintf_r+0x258>)
 8008fc8:	a904      	add	r1, sp, #16
 8008fca:	4630      	mov	r0, r6
 8008fcc:	f3af 8000 	nop.w
 8008fd0:	4607      	mov	r7, r0
 8008fd2:	1c78      	adds	r0, r7, #1
 8008fd4:	d1d6      	bne.n	8008f84 <_vfiprintf_r+0x1bc>
 8008fd6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008fd8:	07d9      	lsls	r1, r3, #31
 8008fda:	d405      	bmi.n	8008fe8 <_vfiprintf_r+0x220>
 8008fdc:	89ab      	ldrh	r3, [r5, #12]
 8008fde:	059a      	lsls	r2, r3, #22
 8008fe0:	d402      	bmi.n	8008fe8 <_vfiprintf_r+0x220>
 8008fe2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008fe4:	f7ff fd7f 	bl	8008ae6 <__retarget_lock_release_recursive>
 8008fe8:	89ab      	ldrh	r3, [r5, #12]
 8008fea:	065b      	lsls	r3, r3, #25
 8008fec:	f53f af12 	bmi.w	8008e14 <_vfiprintf_r+0x4c>
 8008ff0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008ff2:	e711      	b.n	8008e18 <_vfiprintf_r+0x50>
 8008ff4:	ab03      	add	r3, sp, #12
 8008ff6:	9300      	str	r3, [sp, #0]
 8008ff8:	462a      	mov	r2, r5
 8008ffa:	4b09      	ldr	r3, [pc, #36]	; (8009020 <_vfiprintf_r+0x258>)
 8008ffc:	a904      	add	r1, sp, #16
 8008ffe:	4630      	mov	r0, r6
 8009000:	f000 f880 	bl	8009104 <_printf_i>
 8009004:	e7e4      	b.n	8008fd0 <_vfiprintf_r+0x208>
 8009006:	bf00      	nop
 8009008:	08009650 	.word	0x08009650
 800900c:	08009670 	.word	0x08009670
 8009010:	08009630 	.word	0x08009630
 8009014:	08009690 	.word	0x08009690
 8009018:	0800969a 	.word	0x0800969a
 800901c:	00000000 	.word	0x00000000
 8009020:	08008da3 	.word	0x08008da3
 8009024:	08009696 	.word	0x08009696

08009028 <_printf_common>:
 8009028:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800902c:	4616      	mov	r6, r2
 800902e:	4699      	mov	r9, r3
 8009030:	688a      	ldr	r2, [r1, #8]
 8009032:	690b      	ldr	r3, [r1, #16]
 8009034:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009038:	4293      	cmp	r3, r2
 800903a:	bfb8      	it	lt
 800903c:	4613      	movlt	r3, r2
 800903e:	6033      	str	r3, [r6, #0]
 8009040:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009044:	4607      	mov	r7, r0
 8009046:	460c      	mov	r4, r1
 8009048:	b10a      	cbz	r2, 800904e <_printf_common+0x26>
 800904a:	3301      	adds	r3, #1
 800904c:	6033      	str	r3, [r6, #0]
 800904e:	6823      	ldr	r3, [r4, #0]
 8009050:	0699      	lsls	r1, r3, #26
 8009052:	bf42      	ittt	mi
 8009054:	6833      	ldrmi	r3, [r6, #0]
 8009056:	3302      	addmi	r3, #2
 8009058:	6033      	strmi	r3, [r6, #0]
 800905a:	6825      	ldr	r5, [r4, #0]
 800905c:	f015 0506 	ands.w	r5, r5, #6
 8009060:	d106      	bne.n	8009070 <_printf_common+0x48>
 8009062:	f104 0a19 	add.w	sl, r4, #25
 8009066:	68e3      	ldr	r3, [r4, #12]
 8009068:	6832      	ldr	r2, [r6, #0]
 800906a:	1a9b      	subs	r3, r3, r2
 800906c:	42ab      	cmp	r3, r5
 800906e:	dc26      	bgt.n	80090be <_printf_common+0x96>
 8009070:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009074:	1e13      	subs	r3, r2, #0
 8009076:	6822      	ldr	r2, [r4, #0]
 8009078:	bf18      	it	ne
 800907a:	2301      	movne	r3, #1
 800907c:	0692      	lsls	r2, r2, #26
 800907e:	d42b      	bmi.n	80090d8 <_printf_common+0xb0>
 8009080:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009084:	4649      	mov	r1, r9
 8009086:	4638      	mov	r0, r7
 8009088:	47c0      	blx	r8
 800908a:	3001      	adds	r0, #1
 800908c:	d01e      	beq.n	80090cc <_printf_common+0xa4>
 800908e:	6823      	ldr	r3, [r4, #0]
 8009090:	68e5      	ldr	r5, [r4, #12]
 8009092:	6832      	ldr	r2, [r6, #0]
 8009094:	f003 0306 	and.w	r3, r3, #6
 8009098:	2b04      	cmp	r3, #4
 800909a:	bf08      	it	eq
 800909c:	1aad      	subeq	r5, r5, r2
 800909e:	68a3      	ldr	r3, [r4, #8]
 80090a0:	6922      	ldr	r2, [r4, #16]
 80090a2:	bf0c      	ite	eq
 80090a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80090a8:	2500      	movne	r5, #0
 80090aa:	4293      	cmp	r3, r2
 80090ac:	bfc4      	itt	gt
 80090ae:	1a9b      	subgt	r3, r3, r2
 80090b0:	18ed      	addgt	r5, r5, r3
 80090b2:	2600      	movs	r6, #0
 80090b4:	341a      	adds	r4, #26
 80090b6:	42b5      	cmp	r5, r6
 80090b8:	d11a      	bne.n	80090f0 <_printf_common+0xc8>
 80090ba:	2000      	movs	r0, #0
 80090bc:	e008      	b.n	80090d0 <_printf_common+0xa8>
 80090be:	2301      	movs	r3, #1
 80090c0:	4652      	mov	r2, sl
 80090c2:	4649      	mov	r1, r9
 80090c4:	4638      	mov	r0, r7
 80090c6:	47c0      	blx	r8
 80090c8:	3001      	adds	r0, #1
 80090ca:	d103      	bne.n	80090d4 <_printf_common+0xac>
 80090cc:	f04f 30ff 	mov.w	r0, #4294967295
 80090d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090d4:	3501      	adds	r5, #1
 80090d6:	e7c6      	b.n	8009066 <_printf_common+0x3e>
 80090d8:	18e1      	adds	r1, r4, r3
 80090da:	1c5a      	adds	r2, r3, #1
 80090dc:	2030      	movs	r0, #48	; 0x30
 80090de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80090e2:	4422      	add	r2, r4
 80090e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80090e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80090ec:	3302      	adds	r3, #2
 80090ee:	e7c7      	b.n	8009080 <_printf_common+0x58>
 80090f0:	2301      	movs	r3, #1
 80090f2:	4622      	mov	r2, r4
 80090f4:	4649      	mov	r1, r9
 80090f6:	4638      	mov	r0, r7
 80090f8:	47c0      	blx	r8
 80090fa:	3001      	adds	r0, #1
 80090fc:	d0e6      	beq.n	80090cc <_printf_common+0xa4>
 80090fe:	3601      	adds	r6, #1
 8009100:	e7d9      	b.n	80090b6 <_printf_common+0x8e>
	...

08009104 <_printf_i>:
 8009104:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009108:	7e0f      	ldrb	r7, [r1, #24]
 800910a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800910c:	2f78      	cmp	r7, #120	; 0x78
 800910e:	4691      	mov	r9, r2
 8009110:	4680      	mov	r8, r0
 8009112:	460c      	mov	r4, r1
 8009114:	469a      	mov	sl, r3
 8009116:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800911a:	d807      	bhi.n	800912c <_printf_i+0x28>
 800911c:	2f62      	cmp	r7, #98	; 0x62
 800911e:	d80a      	bhi.n	8009136 <_printf_i+0x32>
 8009120:	2f00      	cmp	r7, #0
 8009122:	f000 80d8 	beq.w	80092d6 <_printf_i+0x1d2>
 8009126:	2f58      	cmp	r7, #88	; 0x58
 8009128:	f000 80a3 	beq.w	8009272 <_printf_i+0x16e>
 800912c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009130:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009134:	e03a      	b.n	80091ac <_printf_i+0xa8>
 8009136:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800913a:	2b15      	cmp	r3, #21
 800913c:	d8f6      	bhi.n	800912c <_printf_i+0x28>
 800913e:	a101      	add	r1, pc, #4	; (adr r1, 8009144 <_printf_i+0x40>)
 8009140:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009144:	0800919d 	.word	0x0800919d
 8009148:	080091b1 	.word	0x080091b1
 800914c:	0800912d 	.word	0x0800912d
 8009150:	0800912d 	.word	0x0800912d
 8009154:	0800912d 	.word	0x0800912d
 8009158:	0800912d 	.word	0x0800912d
 800915c:	080091b1 	.word	0x080091b1
 8009160:	0800912d 	.word	0x0800912d
 8009164:	0800912d 	.word	0x0800912d
 8009168:	0800912d 	.word	0x0800912d
 800916c:	0800912d 	.word	0x0800912d
 8009170:	080092bd 	.word	0x080092bd
 8009174:	080091e1 	.word	0x080091e1
 8009178:	0800929f 	.word	0x0800929f
 800917c:	0800912d 	.word	0x0800912d
 8009180:	0800912d 	.word	0x0800912d
 8009184:	080092df 	.word	0x080092df
 8009188:	0800912d 	.word	0x0800912d
 800918c:	080091e1 	.word	0x080091e1
 8009190:	0800912d 	.word	0x0800912d
 8009194:	0800912d 	.word	0x0800912d
 8009198:	080092a7 	.word	0x080092a7
 800919c:	682b      	ldr	r3, [r5, #0]
 800919e:	1d1a      	adds	r2, r3, #4
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	602a      	str	r2, [r5, #0]
 80091a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80091a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80091ac:	2301      	movs	r3, #1
 80091ae:	e0a3      	b.n	80092f8 <_printf_i+0x1f4>
 80091b0:	6820      	ldr	r0, [r4, #0]
 80091b2:	6829      	ldr	r1, [r5, #0]
 80091b4:	0606      	lsls	r6, r0, #24
 80091b6:	f101 0304 	add.w	r3, r1, #4
 80091ba:	d50a      	bpl.n	80091d2 <_printf_i+0xce>
 80091bc:	680e      	ldr	r6, [r1, #0]
 80091be:	602b      	str	r3, [r5, #0]
 80091c0:	2e00      	cmp	r6, #0
 80091c2:	da03      	bge.n	80091cc <_printf_i+0xc8>
 80091c4:	232d      	movs	r3, #45	; 0x2d
 80091c6:	4276      	negs	r6, r6
 80091c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80091cc:	485e      	ldr	r0, [pc, #376]	; (8009348 <_printf_i+0x244>)
 80091ce:	230a      	movs	r3, #10
 80091d0:	e019      	b.n	8009206 <_printf_i+0x102>
 80091d2:	680e      	ldr	r6, [r1, #0]
 80091d4:	602b      	str	r3, [r5, #0]
 80091d6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80091da:	bf18      	it	ne
 80091dc:	b236      	sxthne	r6, r6
 80091de:	e7ef      	b.n	80091c0 <_printf_i+0xbc>
 80091e0:	682b      	ldr	r3, [r5, #0]
 80091e2:	6820      	ldr	r0, [r4, #0]
 80091e4:	1d19      	adds	r1, r3, #4
 80091e6:	6029      	str	r1, [r5, #0]
 80091e8:	0601      	lsls	r1, r0, #24
 80091ea:	d501      	bpl.n	80091f0 <_printf_i+0xec>
 80091ec:	681e      	ldr	r6, [r3, #0]
 80091ee:	e002      	b.n	80091f6 <_printf_i+0xf2>
 80091f0:	0646      	lsls	r6, r0, #25
 80091f2:	d5fb      	bpl.n	80091ec <_printf_i+0xe8>
 80091f4:	881e      	ldrh	r6, [r3, #0]
 80091f6:	4854      	ldr	r0, [pc, #336]	; (8009348 <_printf_i+0x244>)
 80091f8:	2f6f      	cmp	r7, #111	; 0x6f
 80091fa:	bf0c      	ite	eq
 80091fc:	2308      	moveq	r3, #8
 80091fe:	230a      	movne	r3, #10
 8009200:	2100      	movs	r1, #0
 8009202:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009206:	6865      	ldr	r5, [r4, #4]
 8009208:	60a5      	str	r5, [r4, #8]
 800920a:	2d00      	cmp	r5, #0
 800920c:	bfa2      	ittt	ge
 800920e:	6821      	ldrge	r1, [r4, #0]
 8009210:	f021 0104 	bicge.w	r1, r1, #4
 8009214:	6021      	strge	r1, [r4, #0]
 8009216:	b90e      	cbnz	r6, 800921c <_printf_i+0x118>
 8009218:	2d00      	cmp	r5, #0
 800921a:	d04d      	beq.n	80092b8 <_printf_i+0x1b4>
 800921c:	4615      	mov	r5, r2
 800921e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009222:	fb03 6711 	mls	r7, r3, r1, r6
 8009226:	5dc7      	ldrb	r7, [r0, r7]
 8009228:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800922c:	4637      	mov	r7, r6
 800922e:	42bb      	cmp	r3, r7
 8009230:	460e      	mov	r6, r1
 8009232:	d9f4      	bls.n	800921e <_printf_i+0x11a>
 8009234:	2b08      	cmp	r3, #8
 8009236:	d10b      	bne.n	8009250 <_printf_i+0x14c>
 8009238:	6823      	ldr	r3, [r4, #0]
 800923a:	07de      	lsls	r6, r3, #31
 800923c:	d508      	bpl.n	8009250 <_printf_i+0x14c>
 800923e:	6923      	ldr	r3, [r4, #16]
 8009240:	6861      	ldr	r1, [r4, #4]
 8009242:	4299      	cmp	r1, r3
 8009244:	bfde      	ittt	le
 8009246:	2330      	movle	r3, #48	; 0x30
 8009248:	f805 3c01 	strble.w	r3, [r5, #-1]
 800924c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009250:	1b52      	subs	r2, r2, r5
 8009252:	6122      	str	r2, [r4, #16]
 8009254:	f8cd a000 	str.w	sl, [sp]
 8009258:	464b      	mov	r3, r9
 800925a:	aa03      	add	r2, sp, #12
 800925c:	4621      	mov	r1, r4
 800925e:	4640      	mov	r0, r8
 8009260:	f7ff fee2 	bl	8009028 <_printf_common>
 8009264:	3001      	adds	r0, #1
 8009266:	d14c      	bne.n	8009302 <_printf_i+0x1fe>
 8009268:	f04f 30ff 	mov.w	r0, #4294967295
 800926c:	b004      	add	sp, #16
 800926e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009272:	4835      	ldr	r0, [pc, #212]	; (8009348 <_printf_i+0x244>)
 8009274:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009278:	6829      	ldr	r1, [r5, #0]
 800927a:	6823      	ldr	r3, [r4, #0]
 800927c:	f851 6b04 	ldr.w	r6, [r1], #4
 8009280:	6029      	str	r1, [r5, #0]
 8009282:	061d      	lsls	r5, r3, #24
 8009284:	d514      	bpl.n	80092b0 <_printf_i+0x1ac>
 8009286:	07df      	lsls	r7, r3, #31
 8009288:	bf44      	itt	mi
 800928a:	f043 0320 	orrmi.w	r3, r3, #32
 800928e:	6023      	strmi	r3, [r4, #0]
 8009290:	b91e      	cbnz	r6, 800929a <_printf_i+0x196>
 8009292:	6823      	ldr	r3, [r4, #0]
 8009294:	f023 0320 	bic.w	r3, r3, #32
 8009298:	6023      	str	r3, [r4, #0]
 800929a:	2310      	movs	r3, #16
 800929c:	e7b0      	b.n	8009200 <_printf_i+0xfc>
 800929e:	6823      	ldr	r3, [r4, #0]
 80092a0:	f043 0320 	orr.w	r3, r3, #32
 80092a4:	6023      	str	r3, [r4, #0]
 80092a6:	2378      	movs	r3, #120	; 0x78
 80092a8:	4828      	ldr	r0, [pc, #160]	; (800934c <_printf_i+0x248>)
 80092aa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80092ae:	e7e3      	b.n	8009278 <_printf_i+0x174>
 80092b0:	0659      	lsls	r1, r3, #25
 80092b2:	bf48      	it	mi
 80092b4:	b2b6      	uxthmi	r6, r6
 80092b6:	e7e6      	b.n	8009286 <_printf_i+0x182>
 80092b8:	4615      	mov	r5, r2
 80092ba:	e7bb      	b.n	8009234 <_printf_i+0x130>
 80092bc:	682b      	ldr	r3, [r5, #0]
 80092be:	6826      	ldr	r6, [r4, #0]
 80092c0:	6961      	ldr	r1, [r4, #20]
 80092c2:	1d18      	adds	r0, r3, #4
 80092c4:	6028      	str	r0, [r5, #0]
 80092c6:	0635      	lsls	r5, r6, #24
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	d501      	bpl.n	80092d0 <_printf_i+0x1cc>
 80092cc:	6019      	str	r1, [r3, #0]
 80092ce:	e002      	b.n	80092d6 <_printf_i+0x1d2>
 80092d0:	0670      	lsls	r0, r6, #25
 80092d2:	d5fb      	bpl.n	80092cc <_printf_i+0x1c8>
 80092d4:	8019      	strh	r1, [r3, #0]
 80092d6:	2300      	movs	r3, #0
 80092d8:	6123      	str	r3, [r4, #16]
 80092da:	4615      	mov	r5, r2
 80092dc:	e7ba      	b.n	8009254 <_printf_i+0x150>
 80092de:	682b      	ldr	r3, [r5, #0]
 80092e0:	1d1a      	adds	r2, r3, #4
 80092e2:	602a      	str	r2, [r5, #0]
 80092e4:	681d      	ldr	r5, [r3, #0]
 80092e6:	6862      	ldr	r2, [r4, #4]
 80092e8:	2100      	movs	r1, #0
 80092ea:	4628      	mov	r0, r5
 80092ec:	f7f6 ff70 	bl	80001d0 <memchr>
 80092f0:	b108      	cbz	r0, 80092f6 <_printf_i+0x1f2>
 80092f2:	1b40      	subs	r0, r0, r5
 80092f4:	6060      	str	r0, [r4, #4]
 80092f6:	6863      	ldr	r3, [r4, #4]
 80092f8:	6123      	str	r3, [r4, #16]
 80092fa:	2300      	movs	r3, #0
 80092fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009300:	e7a8      	b.n	8009254 <_printf_i+0x150>
 8009302:	6923      	ldr	r3, [r4, #16]
 8009304:	462a      	mov	r2, r5
 8009306:	4649      	mov	r1, r9
 8009308:	4640      	mov	r0, r8
 800930a:	47d0      	blx	sl
 800930c:	3001      	adds	r0, #1
 800930e:	d0ab      	beq.n	8009268 <_printf_i+0x164>
 8009310:	6823      	ldr	r3, [r4, #0]
 8009312:	079b      	lsls	r3, r3, #30
 8009314:	d413      	bmi.n	800933e <_printf_i+0x23a>
 8009316:	68e0      	ldr	r0, [r4, #12]
 8009318:	9b03      	ldr	r3, [sp, #12]
 800931a:	4298      	cmp	r0, r3
 800931c:	bfb8      	it	lt
 800931e:	4618      	movlt	r0, r3
 8009320:	e7a4      	b.n	800926c <_printf_i+0x168>
 8009322:	2301      	movs	r3, #1
 8009324:	4632      	mov	r2, r6
 8009326:	4649      	mov	r1, r9
 8009328:	4640      	mov	r0, r8
 800932a:	47d0      	blx	sl
 800932c:	3001      	adds	r0, #1
 800932e:	d09b      	beq.n	8009268 <_printf_i+0x164>
 8009330:	3501      	adds	r5, #1
 8009332:	68e3      	ldr	r3, [r4, #12]
 8009334:	9903      	ldr	r1, [sp, #12]
 8009336:	1a5b      	subs	r3, r3, r1
 8009338:	42ab      	cmp	r3, r5
 800933a:	dcf2      	bgt.n	8009322 <_printf_i+0x21e>
 800933c:	e7eb      	b.n	8009316 <_printf_i+0x212>
 800933e:	2500      	movs	r5, #0
 8009340:	f104 0619 	add.w	r6, r4, #25
 8009344:	e7f5      	b.n	8009332 <_printf_i+0x22e>
 8009346:	bf00      	nop
 8009348:	080096a1 	.word	0x080096a1
 800934c:	080096b2 	.word	0x080096b2

08009350 <_sbrk_r>:
 8009350:	b538      	push	{r3, r4, r5, lr}
 8009352:	4d06      	ldr	r5, [pc, #24]	; (800936c <_sbrk_r+0x1c>)
 8009354:	2300      	movs	r3, #0
 8009356:	4604      	mov	r4, r0
 8009358:	4608      	mov	r0, r1
 800935a:	602b      	str	r3, [r5, #0]
 800935c:	f7f7 fe32 	bl	8000fc4 <_sbrk>
 8009360:	1c43      	adds	r3, r0, #1
 8009362:	d102      	bne.n	800936a <_sbrk_r+0x1a>
 8009364:	682b      	ldr	r3, [r5, #0]
 8009366:	b103      	cbz	r3, 800936a <_sbrk_r+0x1a>
 8009368:	6023      	str	r3, [r4, #0]
 800936a:	bd38      	pop	{r3, r4, r5, pc}
 800936c:	20013380 	.word	0x20013380

08009370 <__sread>:
 8009370:	b510      	push	{r4, lr}
 8009372:	460c      	mov	r4, r1
 8009374:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009378:	f000 f8a0 	bl	80094bc <_read_r>
 800937c:	2800      	cmp	r0, #0
 800937e:	bfab      	itete	ge
 8009380:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009382:	89a3      	ldrhlt	r3, [r4, #12]
 8009384:	181b      	addge	r3, r3, r0
 8009386:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800938a:	bfac      	ite	ge
 800938c:	6563      	strge	r3, [r4, #84]	; 0x54
 800938e:	81a3      	strhlt	r3, [r4, #12]
 8009390:	bd10      	pop	{r4, pc}

08009392 <__swrite>:
 8009392:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009396:	461f      	mov	r7, r3
 8009398:	898b      	ldrh	r3, [r1, #12]
 800939a:	05db      	lsls	r3, r3, #23
 800939c:	4605      	mov	r5, r0
 800939e:	460c      	mov	r4, r1
 80093a0:	4616      	mov	r6, r2
 80093a2:	d505      	bpl.n	80093b0 <__swrite+0x1e>
 80093a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093a8:	2302      	movs	r3, #2
 80093aa:	2200      	movs	r2, #0
 80093ac:	f000 f868 	bl	8009480 <_lseek_r>
 80093b0:	89a3      	ldrh	r3, [r4, #12]
 80093b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80093b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80093ba:	81a3      	strh	r3, [r4, #12]
 80093bc:	4632      	mov	r2, r6
 80093be:	463b      	mov	r3, r7
 80093c0:	4628      	mov	r0, r5
 80093c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80093c6:	f000 b817 	b.w	80093f8 <_write_r>

080093ca <__sseek>:
 80093ca:	b510      	push	{r4, lr}
 80093cc:	460c      	mov	r4, r1
 80093ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093d2:	f000 f855 	bl	8009480 <_lseek_r>
 80093d6:	1c43      	adds	r3, r0, #1
 80093d8:	89a3      	ldrh	r3, [r4, #12]
 80093da:	bf15      	itete	ne
 80093dc:	6560      	strne	r0, [r4, #84]	; 0x54
 80093de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80093e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80093e6:	81a3      	strheq	r3, [r4, #12]
 80093e8:	bf18      	it	ne
 80093ea:	81a3      	strhne	r3, [r4, #12]
 80093ec:	bd10      	pop	{r4, pc}

080093ee <__sclose>:
 80093ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093f2:	f000 b813 	b.w	800941c <_close_r>
	...

080093f8 <_write_r>:
 80093f8:	b538      	push	{r3, r4, r5, lr}
 80093fa:	4d07      	ldr	r5, [pc, #28]	; (8009418 <_write_r+0x20>)
 80093fc:	4604      	mov	r4, r0
 80093fe:	4608      	mov	r0, r1
 8009400:	4611      	mov	r1, r2
 8009402:	2200      	movs	r2, #0
 8009404:	602a      	str	r2, [r5, #0]
 8009406:	461a      	mov	r2, r3
 8009408:	f7f7 fd8b 	bl	8000f22 <_write>
 800940c:	1c43      	adds	r3, r0, #1
 800940e:	d102      	bne.n	8009416 <_write_r+0x1e>
 8009410:	682b      	ldr	r3, [r5, #0]
 8009412:	b103      	cbz	r3, 8009416 <_write_r+0x1e>
 8009414:	6023      	str	r3, [r4, #0]
 8009416:	bd38      	pop	{r3, r4, r5, pc}
 8009418:	20013380 	.word	0x20013380

0800941c <_close_r>:
 800941c:	b538      	push	{r3, r4, r5, lr}
 800941e:	4d06      	ldr	r5, [pc, #24]	; (8009438 <_close_r+0x1c>)
 8009420:	2300      	movs	r3, #0
 8009422:	4604      	mov	r4, r0
 8009424:	4608      	mov	r0, r1
 8009426:	602b      	str	r3, [r5, #0]
 8009428:	f7f7 fd97 	bl	8000f5a <_close>
 800942c:	1c43      	adds	r3, r0, #1
 800942e:	d102      	bne.n	8009436 <_close_r+0x1a>
 8009430:	682b      	ldr	r3, [r5, #0]
 8009432:	b103      	cbz	r3, 8009436 <_close_r+0x1a>
 8009434:	6023      	str	r3, [r4, #0]
 8009436:	bd38      	pop	{r3, r4, r5, pc}
 8009438:	20013380 	.word	0x20013380

0800943c <_fstat_r>:
 800943c:	b538      	push	{r3, r4, r5, lr}
 800943e:	4d07      	ldr	r5, [pc, #28]	; (800945c <_fstat_r+0x20>)
 8009440:	2300      	movs	r3, #0
 8009442:	4604      	mov	r4, r0
 8009444:	4608      	mov	r0, r1
 8009446:	4611      	mov	r1, r2
 8009448:	602b      	str	r3, [r5, #0]
 800944a:	f7f7 fd92 	bl	8000f72 <_fstat>
 800944e:	1c43      	adds	r3, r0, #1
 8009450:	d102      	bne.n	8009458 <_fstat_r+0x1c>
 8009452:	682b      	ldr	r3, [r5, #0]
 8009454:	b103      	cbz	r3, 8009458 <_fstat_r+0x1c>
 8009456:	6023      	str	r3, [r4, #0]
 8009458:	bd38      	pop	{r3, r4, r5, pc}
 800945a:	bf00      	nop
 800945c:	20013380 	.word	0x20013380

08009460 <_isatty_r>:
 8009460:	b538      	push	{r3, r4, r5, lr}
 8009462:	4d06      	ldr	r5, [pc, #24]	; (800947c <_isatty_r+0x1c>)
 8009464:	2300      	movs	r3, #0
 8009466:	4604      	mov	r4, r0
 8009468:	4608      	mov	r0, r1
 800946a:	602b      	str	r3, [r5, #0]
 800946c:	f7f7 fd91 	bl	8000f92 <_isatty>
 8009470:	1c43      	adds	r3, r0, #1
 8009472:	d102      	bne.n	800947a <_isatty_r+0x1a>
 8009474:	682b      	ldr	r3, [r5, #0]
 8009476:	b103      	cbz	r3, 800947a <_isatty_r+0x1a>
 8009478:	6023      	str	r3, [r4, #0]
 800947a:	bd38      	pop	{r3, r4, r5, pc}
 800947c:	20013380 	.word	0x20013380

08009480 <_lseek_r>:
 8009480:	b538      	push	{r3, r4, r5, lr}
 8009482:	4d07      	ldr	r5, [pc, #28]	; (80094a0 <_lseek_r+0x20>)
 8009484:	4604      	mov	r4, r0
 8009486:	4608      	mov	r0, r1
 8009488:	4611      	mov	r1, r2
 800948a:	2200      	movs	r2, #0
 800948c:	602a      	str	r2, [r5, #0]
 800948e:	461a      	mov	r2, r3
 8009490:	f7f7 fd8a 	bl	8000fa8 <_lseek>
 8009494:	1c43      	adds	r3, r0, #1
 8009496:	d102      	bne.n	800949e <_lseek_r+0x1e>
 8009498:	682b      	ldr	r3, [r5, #0]
 800949a:	b103      	cbz	r3, 800949e <_lseek_r+0x1e>
 800949c:	6023      	str	r3, [r4, #0]
 800949e:	bd38      	pop	{r3, r4, r5, pc}
 80094a0:	20013380 	.word	0x20013380

080094a4 <__malloc_lock>:
 80094a4:	4801      	ldr	r0, [pc, #4]	; (80094ac <__malloc_lock+0x8>)
 80094a6:	f7ff bb1d 	b.w	8008ae4 <__retarget_lock_acquire_recursive>
 80094aa:	bf00      	nop
 80094ac:	20013374 	.word	0x20013374

080094b0 <__malloc_unlock>:
 80094b0:	4801      	ldr	r0, [pc, #4]	; (80094b8 <__malloc_unlock+0x8>)
 80094b2:	f7ff bb18 	b.w	8008ae6 <__retarget_lock_release_recursive>
 80094b6:	bf00      	nop
 80094b8:	20013374 	.word	0x20013374

080094bc <_read_r>:
 80094bc:	b538      	push	{r3, r4, r5, lr}
 80094be:	4d07      	ldr	r5, [pc, #28]	; (80094dc <_read_r+0x20>)
 80094c0:	4604      	mov	r4, r0
 80094c2:	4608      	mov	r0, r1
 80094c4:	4611      	mov	r1, r2
 80094c6:	2200      	movs	r2, #0
 80094c8:	602a      	str	r2, [r5, #0]
 80094ca:	461a      	mov	r2, r3
 80094cc:	f7f7 fd0c 	bl	8000ee8 <_read>
 80094d0:	1c43      	adds	r3, r0, #1
 80094d2:	d102      	bne.n	80094da <_read_r+0x1e>
 80094d4:	682b      	ldr	r3, [r5, #0]
 80094d6:	b103      	cbz	r3, 80094da <_read_r+0x1e>
 80094d8:	6023      	str	r3, [r4, #0]
 80094da:	bd38      	pop	{r3, r4, r5, pc}
 80094dc:	20013380 	.word	0x20013380

080094e0 <_init>:
 80094e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094e2:	bf00      	nop
 80094e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094e6:	bc08      	pop	{r3}
 80094e8:	469e      	mov	lr, r3
 80094ea:	4770      	bx	lr

080094ec <_fini>:
 80094ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094ee:	bf00      	nop
 80094f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094f2:	bc08      	pop	{r3}
 80094f4:	469e      	mov	lr, r3
 80094f6:	4770      	bx	lr
