// Seed: 3307804070
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2
);
  reg id_3 = 1;
  always @(negedge id_0) if (1) id_3 <= 1 & 1'b0;
endmodule
