---
outline: 2
---

# Decodificador de Instruções

::: details Código fonte <a href="https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/RV32I_INSTRUCTION_DECODER.vhd" target="blank" style="float:right"><Badge type="tip" text="RV32I_INSTRUCTION_DECODER.vhd &boxbox;" /></a>

<<< @/../src/RV32I_INSTRUCTION_DECODER.vhd{vhdl:line-numbers}

:::

## Topologia

<pan-container>

![Topologia do decodificador de Instruções](/images/reference/components/rv32i_control_unit.drawio.svg)

</pan-container>

## Interface genérica

::: danger TO DO

Work in progress.

:::

## Interface de portas

::: danger TO DO

Work in progress.

:::

## Diagrama RTL

<pan-container>

![Diagrama de RTL do Decodificador de Instruções](/images/reference/components/rv32i_instruction_decoder_netlist.svg){.w-full .dark-invert}

</pan-container>

## Casos de teste

::: details Código fonte <a href="https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_RV32I_INSTRUCTION_DECODER.py" target="blank" style="float:right"><Badge type="tip" text="test_RV32I_INSTRUCTION_DECODER.py &boxbox;" /></a>

<<< @/../test/test_RV32I_INSTRUCTION_DECODER.py{py:line-numbers}

:::

::: danger TO DO

```md
### Caso 1 <Badge type="info" text="tb_rv32i_instruction_decoder_case_1" />

Forma de onda:

<pan-container :grid="false">

![Forma de onda do caso de teste 1 do Decodificador de Instruções](/images/reference/components/tb_rv32i_instruction_decoder_case_1.svg){.w-full .dark-invert}

</pan-container>

```

:::
