#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Aug 19 23:10:37 2020
# Process ID: 11580
# Current directory: G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.runs/impl_1
# Command line: vivado.exe -log sccomp_dataflow_with_ipcore.vdi -applog -messageDb vivado.pb -mode batch -source sccomp_dataflow_with_ipcore.tcl -notrace
# Log file: G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.runs/impl_1/sccomp_dataflow_with_ipcore.vdi
# Journal file: G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source sccomp_dataflow_with_ipcore.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'g:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/ip/DMEM/DMEM.dcp' for cell 'DMEM'
INFO: [Project 1-454] Reading design checkpoint 'g:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/ip/IMEM/IMEM.dcp' for cell 'IMEM'
INFO: [Netlist 29-17] Analyzing 788 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc]
WARNING: [Vivado 12-584] No ports matched 'o_seg[0]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_seg[1]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_seg[2]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_seg[3]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_seg[4]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_seg[5]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_seg[6]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_seg[7]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_sel[0]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_sel[1]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_sel[2]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_sel[3]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_sel[4]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_sel[5]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_sel[6]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_sel[7]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mux_disp'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mux_clk'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mux_clk'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mux_disp'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_sel[7]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_sel[6]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_sel[5]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_sel[4]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_sel[3]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_sel[2]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_sel[1]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_sel[0]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_seg[7]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_seg[6]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_seg[5]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_seg[4]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_seg[3]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_seg[2]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_seg[1]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_seg[0]'. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-35] Done setting XDC timing constraints. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc:50]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.691 ; gain = 482.391
Finished Parsing XDC File [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/constrs_1/new/icf.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'g:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/ip/IMEM/IMEM.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'g:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/ip/DMEM/DMEM.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 256 instances

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1018.723 ; gain = 787.688
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1018.723 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 22952bd14

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12239db7f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1018.723 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 11 cells.
Phase 2 Constant Propagation | Checksum: 17e4e5b81

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1018.723 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1518 unconnected nets.
INFO: [Opt 31-11] Eliminated 39 unconnected cells.
Phase 3 Sweep | Checksum: 271f082aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1018.723 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1018.723 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 271f082aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1018.723 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 271f082aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1018.723 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 36 Warnings, 36 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1018.723 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.runs/impl_1/sccomp_dataflow_with_ipcore_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1018.723 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1018.723 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: e71b5ec6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1018.723 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: e71b5ec6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.377 . Memory (MB): peak = 1018.723 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: e71b5ec6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1040.527 ; gain = 21.805
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: e71b5ec6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1040.527 ; gain = 21.805

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: e71b5ec6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1040.527 ; gain = 21.805

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: d03abdb1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1040.527 ; gain = 21.805
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: d03abdb1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1040.527 ; gain = 21.805
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13c5367ef

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1040.527 ; gain = 21.805

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1d273e641

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1040.527 ; gain = 21.805

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1d273e641

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1040.527 ; gain = 21.805
Phase 1.2.1 Place Init Design | Checksum: 1628bdbee

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.527 ; gain = 21.805
Phase 1.2 Build Placer Netlist Model | Checksum: 1628bdbee

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.527 ; gain = 21.805

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1628bdbee

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.527 ; gain = 21.805
Phase 1 Placer Initialization | Checksum: 1628bdbee

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.527 ; gain = 21.805

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1ca08c0dc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1040.527 ; gain = 21.805

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ca08c0dc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1040.527 ; gain = 21.805

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 114fae7e3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1040.527 ; gain = 21.805

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1305aebd9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1040.527 ; gain = 21.805

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1305aebd9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1040.527 ; gain = 21.805

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 154bbd215

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1040.527 ; gain = 21.805

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 154bbd215

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1040.527 ; gain = 21.805

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 111acce1c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1040.527 ; gain = 21.805

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 135435549

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1040.527 ; gain = 21.805

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 135435549

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1040.527 ; gain = 21.805

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 135435549

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1040.527 ; gain = 21.805
Phase 3 Detail Placement | Checksum: 135435549

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1040.527 ; gain = 21.805

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: d5a72638

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1075.691 ; gain = 56.969

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=33.560. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 13e25b4e1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1075.691 ; gain = 56.969
Phase 4.1 Post Commit Optimization | Checksum: 13e25b4e1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1075.691 ; gain = 56.969

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 13e25b4e1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1075.691 ; gain = 56.969

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 13e25b4e1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1075.691 ; gain = 56.969

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 13e25b4e1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1075.691 ; gain = 56.969

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 13e25b4e1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1075.691 ; gain = 56.969

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 105e211b7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1075.691 ; gain = 56.969
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 105e211b7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1075.691 ; gain = 56.969
Ending Placer Task | Checksum: f38f9333

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1075.691 ; gain = 56.969
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 36 Warnings, 36 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1075.691 ; gain = 56.969
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1075.691 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1075.691 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1075.691 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1075.691 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2e6ddf86 ConstDB: 0 ShapeSum: c521b3ad RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13aab3fd0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1215.770 ; gain = 140.078

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13aab3fd0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1215.770 ; gain = 140.078

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13aab3fd0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1215.770 ; gain = 140.078

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13aab3fd0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1215.770 ; gain = 140.078
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 106bd37c4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1225.680 ; gain = 149.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=33.697 | TNS=0.000  | WHS=-0.120 | THS=-5.905 |

Phase 2 Router Initialization | Checksum: 813452b5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1225.680 ; gain = 149.988

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 167892f5c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1225.680 ; gain = 149.988

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1102
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1b68e06ee

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 1225.680 ; gain = 149.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=32.325 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17ea78445

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 1225.680 ; gain = 149.988
Phase 4 Rip-up And Reroute | Checksum: 17ea78445

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 1225.680 ; gain = 149.988

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17ea78445

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1225.680 ; gain = 149.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=32.325 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 17ea78445

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1225.680 ; gain = 149.988

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17ea78445

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1225.680 ; gain = 149.988
Phase 5 Delay and Skew Optimization | Checksum: 17ea78445

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1225.680 ; gain = 149.988

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 174793392

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 1225.680 ; gain = 149.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=32.325 | TNS=0.000  | WHS=0.162  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 174793392

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 1225.680 ; gain = 149.988
Phase 6 Post Hold Fix | Checksum: 174793392

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 1225.680 ; gain = 149.988

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.9788 %
  Global Horizontal Routing Utilization  = 2.4161 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b48fee03

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 1225.680 ; gain = 149.988

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b48fee03

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 1225.680 ; gain = 149.988

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 218d3a505

Time (s): cpu = 00:00:56 ; elapsed = 00:00:43 . Memory (MB): peak = 1225.680 ; gain = 149.988

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=32.325 | TNS=0.000  | WHS=0.162  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 218d3a505

Time (s): cpu = 00:00:56 ; elapsed = 00:00:43 . Memory (MB): peak = 1225.680 ; gain = 149.988
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:56 ; elapsed = 00:00:43 . Memory (MB): peak = 1225.680 ; gain = 149.988

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 36 Warnings, 36 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 1225.680 ; gain = 149.988
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1225.680 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.runs/impl_1/sccomp_dataflow_with_ipcore_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Aug 19 23:12:30 2020...
