-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sobel_accel_xFSobel3x3_1_1_0_0_s is
port (
    ap_ready : OUT STD_LOGIC;
    p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of sobel_accel_xFSobel3x3_1_1_0_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal tmp_V_xFGradientX3x3_0_0_s_fu_72_ap_ready : STD_LOGIC;
    signal tmp_V_xFGradientX3x3_0_0_s_fu_72_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_1_xFGradientY3x3_0_0_s_fu_88_ap_ready : STD_LOGIC;
    signal tmp_V_1_xFGradientY3x3_0_0_s_fu_88_ap_return : STD_LOGIC_VECTOR (7 downto 0);

    component sobel_accel_xFGradientX3x3_0_0_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        t0 : IN STD_LOGIC_VECTOR (7 downto 0);
        t2 : IN STD_LOGIC_VECTOR (7 downto 0);
        m0 : IN STD_LOGIC_VECTOR (7 downto 0);
        m2 : IN STD_LOGIC_VECTOR (7 downto 0);
        b0 : IN STD_LOGIC_VECTOR (7 downto 0);
        b2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sobel_accel_xFGradientY3x3_0_0_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        t0 : IN STD_LOGIC_VECTOR (7 downto 0);
        t1 : IN STD_LOGIC_VECTOR (7 downto 0);
        t2 : IN STD_LOGIC_VECTOR (7 downto 0);
        b0 : IN STD_LOGIC_VECTOR (7 downto 0);
        b1 : IN STD_LOGIC_VECTOR (7 downto 0);
        b2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    tmp_V_xFGradientX3x3_0_0_s_fu_72 : component sobel_accel_xFGradientX3x3_0_0_s
    port map (
        ap_ready => tmp_V_xFGradientX3x3_0_0_s_fu_72_ap_ready,
        t0 => p_read2,
        t2 => p_read6,
        m0 => p_read7,
        m2 => p_read8,
        b0 => p_read9,
        b2 => p_read11,
        ap_return => tmp_V_xFGradientX3x3_0_0_s_fu_72_ap_return);

    tmp_V_1_xFGradientY3x3_0_0_s_fu_88 : component sobel_accel_xFGradientY3x3_0_0_s
    port map (
        ap_ready => tmp_V_1_xFGradientY3x3_0_0_s_fu_88_ap_ready,
        t0 => p_read2,
        t1 => p_read5,
        t2 => p_read6,
        b0 => p_read9,
        b1 => p_read10,
        b2 => p_read11,
        ap_return => tmp_V_1_xFGradientY3x3_0_0_s_fu_88_ap_return);




    ap_ready <= ap_const_logic_1;
    ap_return_0 <= tmp_V_xFGradientX3x3_0_0_s_fu_72_ap_return;
    ap_return_1 <= tmp_V_1_xFGradientY3x3_0_0_s_fu_88_ap_return;
end behav;
