#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Thu May 23 15:26:11 2024
# Process ID: 20294
# Current directory: /home/edvinest/University/DigiElektro2/step_register/step_register.runs/synth_1
# Command line: vivado -log counter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter.tcl
# Log file: /home/edvinest/University/DigiElektro2/step_register/step_register.runs/synth_1/counter.vds
# Journal file: /home/edvinest/University/DigiElektro2/step_register/step_register.runs/synth_1/vivado.jou
# Running On: antigamer-pc, OS: Linux, CPU Frequency: 4191.809 MHz, CPU Physical cores: 8, Host memory: 14366 MB
#-----------------------------------------------------------
source counter.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.328 ; gain = 0.023 ; free physical = 601 ; free virtual = 30821
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20335
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2231.113 ; gain = 403.715 ; free physical = 195 ; free virtual = 29919
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'counter' [/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/sources_1/new/counter.vhd:40]
INFO: [Synth 8-3491] module 'clock_1Hz' declared at '/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/sources_1/imports/edvinest/University/DigiElektro2/jk_tarolo_2_bites_szamlalo/jk_tarolo_2_bites_szamlalo.srcs/sources_1/imports/DigiElektro2/clock_1Hz/clock_1Hz.srcs/sources_1/new/clock_1Hz.vhd:36' bound to instance 'U1' of component 'clock_1Hz' [/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/sources_1/new/counter.vhd:99]
INFO: [Synth 8-638] synthesizing module 'clock_1Hz' [/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/sources_1/imports/edvinest/University/DigiElektro2/jk_tarolo_2_bites_szamlalo/jk_tarolo_2_bites_szamlalo.srcs/sources_1/imports/DigiElektro2/clock_1Hz/clock_1Hz.srcs/sources_1/new/clock_1Hz.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'clock_1Hz' (0#1) [/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/sources_1/imports/edvinest/University/DigiElektro2/jk_tarolo_2_bites_szamlalo/jk_tarolo_2_bites_szamlalo.srcs/sources_1/imports/DigiElektro2/clock_1Hz/clock_1Hz.srcs/sources_1/new/clock_1Hz.vhd:42]
INFO: [Synth 8-3491] module 'SR4CLED' declared at '/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/sources_1/imports/edvinest/Downloads/sr4cled.vhd:25' bound to instance 'U2' of component 'SR4CLED' [/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/sources_1/new/counter.vhd:100]
INFO: [Synth 8-638] synthesizing module 'SR4CLED' [/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/sources_1/imports/edvinest/Downloads/sr4cled.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'SR4CLED' (0#1) [/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/sources_1/imports/edvinest/Downloads/sr4cled.vhd:45]
INFO: [Synth 8-3491] module 'logika_StepReg' declared at '/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/sources_1/new/logika_StepReg.vhd:34' bound to instance 'U3' of component 'logika_StepReg' [/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/sources_1/new/counter.vhd:101]
INFO: [Synth 8-638] synthesizing module 'logika_StepReg' [/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/sources_1/new/logika_StepReg.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'logika_StepReg' (0#1) [/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/sources_1/new/logika_StepReg.vhd:52]
INFO: [Synth 8-3491] module 'hex_display' declared at '/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/sources_1/imports/edvinest/University/DigiElektro2/jk_tarolo_2_bites_szamlalo/jk_tarolo_2_bites_szamlalo.srcs/sources_1/imports/DigiElektro2/hex_display/hex_display.srcs/sources_1/new/hex_display.vhd:34' bound to instance 'U4' of component 'hex_display' [/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/sources_1/new/counter.vhd:102]
INFO: [Synth 8-638] synthesizing module 'hex_display' [/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/sources_1/imports/edvinest/University/DigiElektro2/jk_tarolo_2_bites_szamlalo/jk_tarolo_2_bites_szamlalo.srcs/sources_1/imports/DigiElektro2/hex_display/hex_display.srcs/sources_1/new/hex_display.vhd:42]
INFO: [Synth 8-226] default block is never used [/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/sources_1/imports/edvinest/University/DigiElektro2/jk_tarolo_2_bites_szamlalo/jk_tarolo_2_bites_szamlalo.srcs/sources_1/imports/DigiElektro2/hex_display/hex_display.srcs/sources_1/new/hex_display.vhd:55]
WARNING: [Synth 8-614] signal 'val' is read in the process but is not in the sensitivity list [/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/sources_1/imports/edvinest/University/DigiElektro2/jk_tarolo_2_bites_szamlalo/jk_tarolo_2_bites_szamlalo.srcs/sources_1/imports/DigiElektro2/hex_display/hex_display.srcs/sources_1/new/hex_display.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'hex_display' (0#1) [/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/sources_1/imports/edvinest/University/DigiElektro2/jk_tarolo_2_bites_szamlalo/jk_tarolo_2_bites_szamlalo.srcs/sources_1/imports/DigiElektro2/hex_display/hex_display.srcs/sources_1/new/hex_display.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'counter' (0#1) [/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/sources_1/new/counter.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2306.082 ; gain = 478.684 ; free physical = 217 ; free virtual = 29832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2323.895 ; gain = 496.496 ; free physical = 217 ; free virtual = 29832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2323.895 ; gain = 496.496 ; free physical = 217 ; free virtual = 29832
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.895 ; gain = 0.000 ; free physical = 217 ; free virtual = 29832
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/constrs_1/new/counter.xdc]
Finished Parsing XDC File [/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/constrs_1/new/counter.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/edvinest/University/DigiElektro2/step_register/step_register.srcs/constrs_1/new/counter.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/counter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/counter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.645 ; gain = 0.000 ; free physical = 229 ; free virtual = 29844
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2444.680 ; gain = 0.000 ; free physical = 228 ; free virtual = 29843
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2444.680 ; gain = 617.281 ; free physical = 466 ; free virtual = 29801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2444.680 ; gain = 617.281 ; free physical = 466 ; free virtual = 29801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2444.680 ; gain = 617.281 ; free physical = 466 ; free virtual = 29801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2444.680 ; gain = 617.281 ; free physical = 463 ; free virtual = 29800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2444.680 ; gain = 617.281 ; free physical = 440 ; free virtual = 29777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2444.680 ; gain = 617.281 ; free physical = 454 ; free virtual = 29792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2444.680 ; gain = 617.281 ; free physical = 454 ; free virtual = 29792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2444.680 ; gain = 617.281 ; free physical = 454 ; free virtual = 29792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2444.680 ; gain = 617.281 ; free physical = 456 ; free virtual = 29793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2444.680 ; gain = 617.281 ; free physical = 456 ; free virtual = 29793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2444.680 ; gain = 617.281 ; free physical = 456 ; free virtual = 29793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2444.680 ; gain = 617.281 ; free physical = 456 ; free virtual = 29793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2444.680 ; gain = 617.281 ; free physical = 456 ; free virtual = 29793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2444.680 ; gain = 617.281 ; free physical = 456 ; free virtual = 29793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT2   |    28|
|4     |LUT3   |     2|
|5     |LUT4   |     9|
|6     |LUT5   |     4|
|7     |LUT6   |     3|
|8     |FDRE   |    31|
|9     |IBUF   |     2|
|10    |OBUF   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2444.680 ; gain = 617.281 ; free physical = 456 ; free virtual = 29793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2444.680 ; gain = 496.496 ; free physical = 456 ; free virtual = 29793
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2444.680 ; gain = 617.281 ; free physical = 456 ; free virtual = 29793
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.680 ; gain = 0.000 ; free physical = 456 ; free virtual = 29793
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.680 ; gain = 0.000 ; free physical = 739 ; free virtual = 30077
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 198fd989
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2444.680 ; gain = 922.352 ; free physical = 739 ; free virtual = 30077
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1815.412; main = 1492.804; forked = 370.671
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4013.137; main = 2444.648; forked = 1600.504
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2468.656 ; gain = 0.000 ; free physical = 739 ; free virtual = 30077
INFO: [Common 17-1381] The checkpoint '/home/edvinest/University/DigiElektro2/step_register/step_register.runs/synth_1/counter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file counter_utilization_synth.rpt -pb counter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 23 15:26:43 2024...
