{"Source Block": ["verilog-ethernet/rtl/ip_mux_64_2.v@120:130@HdlIdDef", "     */\n    input  wire        enable,\n    input  wire [0:0]  select\n);\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/udp_demux_64_4.v@191:201", "    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\nreg output_0_udp_hdr_valid_reg = 0, output_0_udp_hdr_valid_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@123:133", ");\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/ip_demux_4.v@166:176", "    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\nreg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\nreg output_0_ip_hdr_valid_reg = 0, output_0_ip_hdr_valid_next;\n"], ["verilog-ethernet/rtl/ip_mux_2.v@120:130", ");\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/ip_mux_2.v@118:128", "    input  wire        enable,\n    input  wire [0:0]  select\n);\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@82:92", "    input  wire        enable,\n    input  wire [0:0]  select\n);\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_demux_4.v@166:176", "    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\nreg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\nreg output_0_ip_hdr_valid_reg = 0, output_0_ip_hdr_valid_next;\n"], ["verilog-ethernet/rtl/ip_mux_2.v@120:130", ");\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/eth_mux_2.v@79:89", "    input  wire        enable,\n    input  wire [0:0]  select\n);\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@170:180", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\n"], ["verilog-ethernet/rtl/ip_demux_4.v@165:175", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\nreg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@120:130", "     */\n    input  wire        enable,\n    input  wire [0:0]  select\n);\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\n"], ["verilog-ethernet/rtl/udp_demux_4.v@186:196", "    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\nreg output_0_udp_hdr_valid_reg = 0, output_0_udp_hdr_valid_next;\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@170:180", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\nreg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/eth_mux_4.v@100:110", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@165:175", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@171:181", "    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\nreg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\nreg output_0_ip_hdr_valid_reg = 0, output_0_ip_hdr_valid_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@123:133", ");\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/udp_demux_4.v@185:195", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@82:92", "    input  wire        enable,\n    input  wire [0:0]  select\n);\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@170:180", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\nreg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/udp_demux_4.v@185:195", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@81:91", "     */\n    input  wire        enable,\n    input  wire [0:0]  select\n);\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\n"], ["verilog-ethernet/rtl/eth_demux_4.v@100:110", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@190:200", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@121:131", "    input  wire        enable,\n    input  wire [0:0]  select\n);\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_2.v@117:127", "     */\n    input  wire        enable,\n    input  wire [0:0]  select\n);\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\n"], ["verilog-ethernet/rtl/eth_mux_2.v@78:88", "     */\n    input  wire        enable,\n    input  wire [0:0]  select\n);\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@191:201", "    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\nreg output_0_udp_hdr_valid_reg = 0, output_0_udp_hdr_valid_next;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@190:200", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@100:110", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@79:89", "    input  wire        enable,\n    input  wire [0:0]  select\n);\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@185:195", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@190:200", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/ip_mux_4.v@165:175", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\n"], ["verilog-ethernet/rtl/udp_demux_4.v@186:196", "    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_udp_hdr_ready_reg = 0, input_udp_hdr_ready_next;\nreg input_udp_payload_tready_reg = 0, input_udp_payload_tready_next;\n\nreg output_0_udp_hdr_valid_reg = 0, output_0_udp_hdr_valid_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@81:91", "     */\n    input  wire        enable,\n    input  wire [0:0]  select\n);\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\n"], ["verilog-ethernet/rtl/udp_mux_4.v@185:195", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\n"], ["verilog-ethernet/rtl/ip_demux_4.v@165:175", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\nreg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/ip_mux_2.v@118:128", "    input  wire        enable,\n    input  wire [0:0]  select\n);\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@170:180", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@105:115", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@171:181", "    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\nreg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\nreg output_0_ip_hdr_valid_reg = 0, output_0_ip_hdr_valid_next;\n"], ["verilog-ethernet/rtl/eth_demux_64_4.v@105:115", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/eth_demux_64_4.v@105:115", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@105:115", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\n"], ["verilog-ethernet/rtl/eth_demux_4.v@100:110", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@121:131", "    input  wire        enable,\n    input  wire [0:0]  select\n);\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@78:88", "     */\n    input  wire        enable,\n    input  wire [0:0]  select\n);\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\n"], ["verilog-ethernet/rtl/ip_mux_2.v@117:127", "     */\n    input  wire        enable,\n    input  wire [0:0]  select\n);\n\nreg [0:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@190:200", "     */\n    input  wire        enable,\n    input  wire [1:0]  select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\n"]], "Diff Content": {"Delete": [[125, "reg [0:0] select_reg = 0, select_next;\n"]], "Add": []}}