// Seed: 446552044
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  output wire id_28;
  input wire id_27;
  input wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    input wire id_2,
    output tri0 id_3,
    output wire id_4,
    input wor id_5,
    output wire id_6,
    inout wor id_7,
    input tri0 id_8,
    input uwire id_9,
    output supply1 id_10,
    input tri id_11,
    output tri0 id_12,
    input tri id_13,
    input wor id_14,
    input tri0 id_15,
    input tri1 id_16,
    input supply0 id_17,
    output wand id_18,
    output wand id_19,
    output supply1 id_20,
    output tri0 id_21,
    output logic id_22,
    output uwire id_23,
    input wand id_24,
    input wand id_25,
    output tri id_26,
    output tri0 id_27,
    input wire id_28,
    input wor id_29,
    output wor id_30,
    input tri1 id_31,
    input tri0 id_32,
    output supply1 id_33,
    output wand id_34
);
  final id_22 <= 1;
  assign id_18 = 1 + this;
  assign id_7  = 1;
  wire id_36;
  wire id_37;
  wire id_38, id_39;
  module_0(
      id_36,
      id_36,
      id_36,
      id_39,
      id_39,
      id_39,
      id_38,
      id_36,
      id_39,
      id_39,
      id_37,
      id_39,
      id_39,
      id_38,
      id_37,
      id_37,
      id_38,
      id_36,
      id_37,
      id_36,
      id_36,
      id_38,
      id_39,
      id_38,
      id_39,
      id_36,
      id_36,
      id_39
  );
  assign id_20 = 1'h0;
  assign id_4  = id_5;
  nand (
      id_18,
      id_13,
      id_32,
      id_2,
      id_39,
      id_7,
      id_29,
      id_25,
      id_31,
      id_16,
      id_5,
      id_37,
      id_28,
      id_17,
      id_36,
      id_9,
      id_11,
      id_14,
      id_15,
      id_24,
      id_38,
      id_8
  );
  assign id_33 = id_11;
endmodule
