<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>Collaborative Research: Platform-Based CAD for Power and Performance Optimization</AwardTitle>
<AwardEffectiveDate>07/01/2002</AwardEffectiveDate>
<AwardExpirationDate>08/31/2006</AwardExpirationDate>
<AwardAmount>100000</AwardAmount>
<AwardInstrument>
<Value>Continuing grant</Value>
</AwardInstrument>
<Organization>
<Code>05010600</Code>
<Directorate>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Sankar Basu</SignBlockName>
</ProgramOfficer>
<AbstractNarration>As integrated circuit chips are becoming more complex to design, pre-fabricated platform chips, intended to meet the needs of a wide variety of embedded computing products, are becoming increasingly &lt;br/&gt;common. The trend towards platforms creates the need for parameterizing computing architectures such that platforms can have their performance and power consumption adapted to the different needs of different products, and that can be tuned to the particular compute patterns of a particular product.  This project will investigate several aspects of such parameterization.  It will demonstrate the feasibility of extensive parameterization of an architecture's memory components, key contributors to power and performance. It will define the basic tasks that make up platform-oriented CAD, partition computer-aided design (CAD) tasks between desktop and platform resources to yield fast yet accurate and&lt;br/&gt;cost-effective CAD solutions, and develop new CAD exploration algorithms for desktop/platform co-exploration. The research will benefit platform designers, who need an understanding of parameters and tuning issues to  effectively build heavily parameterized platforms and their associated CAD tools, and platform users, who can utilize such platforms and CAD tools to develop more efficient platform-based designs than currently possible. &lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>07/05/2002</MinAmdLetterDate>
<MaxAmdLetterDate>05/06/2005</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0203829</AwardID>
<Investigator>
<FirstName>Frank</FirstName>
<LastName>Vahid</LastName>
<EmailAddress>vahid@cs.ucr.edu</EmailAddress>
<StartDate>07/05/2002</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of California-Riverside</Name>
<CityName>RIVERSIDE</CityName>
<ZipCode>925210217</ZipCode>
<PhoneNumber>9518275535</PhoneNumber>
<StreetAddress>Research &amp; Economic Development</StreetAddress>
<CountryName>United States</CountryName>
<StateName>California</StateName>
<StateCode>CA</StateCode>
</Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>4710</Code>
<Text>DES AUTO FOR MICRO &amp; NANO SYS</Text>
</ProgramElement>
<ProgramElement>
<Code>7352</Code>
<Text>COMPUTING PROCESSES &amp; ARTIFACT</Text>
</ProgramElement>
<ProgramReference>
<Code>9215</Code>
<Text>HIGH PERFORMANCE COMPUTING SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>9251</Code>
<Text>RES EXPER FOR UNDERGRAD-SUPPLT</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
