#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr 29 08:40:26 2022
# Process ID: 4232
# Current directory: C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3756 C:\Users\Hamza\Desktop\riscv-single-cycle\riscv_single_cycle\riscv_single_cycle.xpr
# Log file: C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/vivado.log
# Journal file: C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.xpr
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {C:/Users/Hamza/Downloads/seven_cathode.v C:/Users/Hamza/Downloads/seven_seg.v C:/Users/Hamza/Downloads/freq_div.v C:/Users/Hamza/Downloads/seven_seg_anode.v C:/Users/Hamza/Downloads/mux_out.v C:/Users/Hamza/Downloads/segment_counter.v}
import_files -norecurse {C:/Users/Hamza/Downloads/seven_cathode.v C:/Users/Hamza/Downloads/seven_seg.v C:/Users/Hamza/Downloads/freq_div.v C:/Users/Hamza/Downloads/seven_seg_anode.v C:/Users/Hamza/Downloads/mux_out.v C:/Users/Hamza/Downloads/segment_counter.v}
update_compile_order -fileset sources_1
close [ open C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/new/Test.v w ]
add_files C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/new/Test.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
synth_design -rtl -name rtl_1
place_ports {cathode[6]} T10
place_ports {cathode[5]} R10
place_ports {cathode[4]} K16
place_ports {cathode[3]} K13
place_ports {cathode[2]} P15
place_ports {cathode[1]} T11
place_ports {cathode[0]} L18
place_ports {anode[7]} U13
place_ports {anode[6]} K2
place_ports {anode[5]} T14
place_ports {anode[4]} P14
place_ports {anode[3]} J14
place_ports {anode[2]} T9
place_ports {anode[1]} J18
place_ports {anode[0]} J17
set_property IOSTANDARD LVCMOS33 [get_ports [list {anode[7]} {anode[6]} {anode[5]} {anode[4]} {anode[3]} {anode[2]} {anode[1]} {anode[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {cathode[6]} {cathode[5]} {cathode[4]} {cathode[3]} {cathode[2]} {cathode[1]} {cathode[0]}]]
place_ports clk E3
place_ports rst M18
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {data[31]} {data[30]} {data[29]} {data[28]} {data[27]} {data[26]} {data[25]} {data[24]} {data[23]} {data[22]} {data[21]} {data[20]} {data[19]} {data[18]} {data[17]} {data[16]} {data[15]} {data[14]} {data[13]} {data[12]} {data[11]} {data[10]} {data[9]} {data[8]} {data[7]} {data[6]} {data[5]} {data[4]} {data[3]} {data[2]} {data[1]} {data[0]}]]
file mkdir C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new
close [ open C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc
set_property target_constrs_file C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc [current_fileset -constrset]
save_constraints -force
place_ports {data[0]} J15
place_ports {data[1]} L16
place_ports {data[2]} M13
place_ports {data[3]} R15
place_ports {data[4]} R17
place_ports {data[5]} T18
place_ports {data[6]} U18
place_ports {data[7]} R13
place_ports {data[8]} T8
place_ports {data[9]} U8
place_ports {data[10]} R16
place_ports {data[11]} T13
place_ports {data[12]} H6
place_ports {data[13]} U12
place_ports {data[14]} U11
place_ports {data[15]} V10
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.runs/impl_1/Test.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.runs/impl_1/Test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.runs/impl_1/Test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.runs/impl_1/Test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.runs/impl_1/Test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
set_property is_loc_fixed false [get_ports [list  {data[0]}]]
set_property is_loc_fixed false [get_ports [list  {data[1]}]]
set_property is_loc_fixed false [get_ports [list  {data[3]}]]
set_property package_pin "" [get_ports [list  {data[0]}]]
set_property package_pin "" [get_ports [list  {data[1]}]]
set_property package_pin "" [get_ports [list  {data[2]}]]
set_property package_pin "" [get_ports [list  {data[3]}]]
set_property package_pin "" [get_ports [list  {data[4]}]]
set_property package_pin "" [get_ports [list  {data[5]}]]
set_property package_pin "" [get_ports [list  {data[6]}]]
set_property package_pin "" [get_ports [list  {data[7]}]]
set_property package_pin "" [get_ports [list  {data[8]}]]
set_property package_pin "" [get_ports [list  {data[9]}]]
set_property package_pin "" [get_ports [list  {data[10]}]]
set_property package_pin "" [get_ports [list  {data[11]}]]
set_property package_pin "" [get_ports [list  {data[12]}]]
set_property package_pin "" [get_ports [list  {data[13]}]]
set_property package_pin "" [get_ports [list  {data[14]}]]
set_property package_pin "" [get_ports [list  {data[15]}]]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_simulation
open_wave_config C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg
source tb_Processor.tcl
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/ALU/ALUresult}} 
relaunch_sim
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/DM}} 
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/DM/rdata}} 
relaunch_sim
relaunch_sim
close_sim
launch_simulation
open_wave_config C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg
source tb_Processor.tcl
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/DM/rdata}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/ALU/operand_1}} 
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/ALU/operand_2}} 
relaunch_sim
run all
relaunch_sim
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/DC/imm}} 
relaunch_sim
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/ALU/ALUresult}} 
relaunch_sim
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/ALU}} 
relaunch_sim
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/CTRL/type}} 
relaunch_sim
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/CTRL/alu_op}} 
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg}
relaunch_sim
save_wave_config {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg}
save_wave_config {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg}
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg}
relaunch_sim
save_wave_config {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg}
relaunch_sim
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/br_taken}} 
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/br_type}} 
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg}
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/DC/opcode}} 
relaunch_sim
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/DC/funct3}} 
relaunch_sim
relaunch_sim
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/DC/rs1}} 
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/DC/rs2}} 
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/DC/rd}} 
save_wave_config {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg}
relaunch_sim
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/wb_sel}} 
relaunch_sim
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/rf_wr}} 
relaunch_sim
save_wave_config {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg}
relaunch_sim
current_wave_config {tb_Processor_behav.wcfg}
log_wave {/tb_Processor/UUT/DP/RF/register_mem} 
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/RF/register_mem}} 
relaunch_sim
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/wdata}} 
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/RF/wdata}} 
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/rdata1}} 
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/rdata2}} 
relaunch_sim
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/DM/data_mem}} 
relaunch_sim
relaunch_sim
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/mem_rd}} 
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/mem_wr}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/DM/addr}} 
relaunch_sim
