{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1410426592207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1410426592207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 11 19:09:52 2014 " "Processing started: Thu Sep 11 19:09:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1410426592207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1410426592207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS32 -c MIPS32 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS32 -c MIPS32 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1410426592207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1410426592497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_memtoreg_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_memtoreg_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_MemtoReg_Mux " "Found entity 1: WB_MemtoReg_Mux" {  } { { "WB_MemtoReg_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/WB_MemtoReg_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips32.v 1 1 " "Found 1 design units, including 1 entities, in source file mips32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS32 " "Found entity 1: MIPS32" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_top.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Top " "Found entity 1: MIPS_Top" {  } { { "MIPS_Top.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS_Top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Pipeline_Stage " "Found entity 1: MEM_WB_Pipeline_Stage" {  } { { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Data_Memory " "Found entity 1: MEM_Data_Memory" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Reg " "Found entity 1: IF_PC_Reg" {  } { { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Mux " "Found entity 1: IF_PC_Mux" {  } { { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_add.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Add " "Found entity 1: IF_PC_Add" {  } { { "IF_PC_Add.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file if_instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Instruction_Memory " "Found entity 1: IF_Instruction_Memory" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Pipeline_Stage " "Found entity 1: IF_ID_Pipeline_Stage" {  } { { "IF_ID_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_ID_Pipeline_Stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file id_sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Sign_Extension " "Found entity 1: ID_Sign_Extension" {  } { { "ID_Sign_Extension.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Sign_Extension.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file id_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Registers " "Found entity 1: ID_Registers" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Registers.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Pipeline_Stage " "Found entity 1: ID_EX_Pipeline_Stage" {  } { { "ID_EX_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_EX_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_control.v 1 1 " "Found 1 design units, including 1 entities, in source file id_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Control " "Found entity 1: ID_Control" {  } { { "ID_Control.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Shift_Left_2 " "Found entity 1: EX_Shift_Left_2" {  } { { "EX_Shift_Left_2.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Shift_Left_2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_pc_add.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_pc_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_PC_Add " "Found entity 1: EX_PC_Add" {  } { { "EX_PC_Add.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_PC_Add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_Pipeline_Stage " "Found entity 1: EX_MEM_Pipeline_Stage" {  } { { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_dest_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_dest_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Dest_Mux " "Found entity 1: EX_Dest_Mux" {  } { { "EX_Dest_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Dest_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU_Mux " "Found entity 1: EX_ALU_Mux" {  } { { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU_Control " "Found entity 1: EX_ALU_Control" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592597 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EX_ALU.v(38) " "Verilog HDL warning at EX_ALU.v(38): extended using \"x\" or \"z\"" {  } { { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1410426592597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU " "Found entity 1: EX_ALU" {  } { { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_to_mem_forward.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_to_mem_forward.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_to_MEM_Forward " "Found entity 1: MEM_to_MEM_Forward" {  } { { "MEM_to_MEM_Forward.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_to_MEM_Forward.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file id_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Jump " "Found entity 1: ID_Jump" {  } { { "ID_Jump.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Jump.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Unit " "Found entity 1: Hazard_Unit" {  } { { "Hazard_Unit.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Hazard_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_reg_read_data_forwarding.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_reg_read_data_forwarding.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Reg_Read_Data_Forwarding " "Found entity 1: EX_Reg_Read_Data_Forwarding" {  } { { "EX_Reg_Read_Data_Forwarding.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Reg_Read_Data_Forwarding.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_reg_read_data_comparetor.v 1 1 " "Found 1 design units, including 1 entities, in source file id_reg_read_data_comparetor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Reg_Read_Data_Comparetor " "Found entity 1: ID_Reg_Read_Data_Comparetor" {  } { { "ID_Reg_Read_Data_Comparetor.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Reg_Read_Data_Comparetor.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_branch_and.v 1 1 " "Found 1 design units, including 1 entities, in source file id_branch_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Branch_AND " "Found entity 1: ID_Branch_AND" {  } { { "ID_Branch_AND.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Branch_AND.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426592607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426592607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clk MIPS_Top.v(26) " "Verilog HDL Implicit Net warning at MIPS_Top.v(26): created implicit net for \"Clk\"" {  } { { "MIPS_Top.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS_Top.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1410426592617 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS32 " "Elaborating entity \"MIPS32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1410426592747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Mux IF_PC_Mux:IF_PC_Mux " "Elaborating entity \"IF_PC_Mux\" for hierarchy \"IF_PC_Mux:IF_PC_Mux\"" {  } { { "MIPS32.v" "IF_PC_Mux" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Reg IF_PC_Reg:IF_PC_Reg " "Elaborating entity \"IF_PC_Reg\" for hierarchy \"IF_PC_Reg:IF_PC_Reg\"" {  } { { "MIPS32.v" "IF_PC_Reg" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Add IF_PC_Add:IF_PC_Add " "Elaborating entity \"IF_PC_Add\" for hierarchy \"IF_PC_Add:IF_PC_Add\"" {  } { { "MIPS32.v" "IF_PC_Add" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Instruction_Memory IF_Instruction_Memory:IF_Instruction_Memory " "Elaborating entity \"IF_Instruction_Memory\" for hierarchy \"IF_Instruction_Memory:IF_Instruction_Memory\"" {  } { { "MIPS32.v" "IF_Instruction_Memory" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592797 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "13 0 1023 IF_Instruction_Memory.v(13) " "Verilog HDL warning at IF_Instruction_Memory.v(13): number of words (13) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1410426592797 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.data_a 0 IF_Instruction_Memory.v(10) " "Net \"Instruction_Memory.data_a\" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1410426592797 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.waddr_a 0 IF_Instruction_Memory.v(10) " "Net \"Instruction_Memory.waddr_a\" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1410426592797 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.we_a 0 IF_Instruction_Memory.v(10) " "Net \"Instruction_Memory.we_a\" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1410426592797 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Pipeline_Stage IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage " "Elaborating entity \"IF_ID_Pipeline_Stage\" for hierarchy \"IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage\"" {  } { { "MIPS32.v" "IF_ID_Pipeline_Stage" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Jump ID_Jump:ID_Jump " "Elaborating entity \"ID_Jump\" for hierarchy \"ID_Jump:ID_Jump\"" {  } { { "MIPS32.v" "ID_Jump" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Reg_Read_Data_Comparetor ID_Reg_Read_Data_Comparetor:ID_Reg_Read_Data_Comparetor " "Elaborating entity \"ID_Reg_Read_Data_Comparetor\" for hierarchy \"ID_Reg_Read_Data_Comparetor:ID_Reg_Read_Data_Comparetor\"" {  } { { "MIPS32.v" "ID_Reg_Read_Data_Comparetor" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Registers ID_Registers:ID_Registers " "Elaborating entity \"ID_Registers\" for hierarchy \"ID_Registers:ID_Registers\"" {  } { { "MIPS32.v" "ID_Registers" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592807 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Write_Data_WB ID_Registers.v(33) " "Verilog HDL Always Construct warning at ID_Registers.v(33): variable \"Write_Data_WB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Registers.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1410426592807 "|MIPS32|ID_Registers:ID_Registers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Write_Data_WB ID_Registers.v(49) " "Verilog HDL Always Construct warning at ID_Registers.v(49): variable \"Write_Data_WB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Registers.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1410426592807 "|MIPS32|ID_Registers:ID_Registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Sign_Extension ID_Sign_Extension:ID_Sign_Extension " "Elaborating entity \"ID_Sign_Extension\" for hierarchy \"ID_Sign_Extension:ID_Sign_Extension\"" {  } { { "MIPS32.v" "ID_Sign_Extension" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Branch_AND ID_Branch_AND:ID_Branch_AND " "Elaborating entity \"ID_Branch_AND\" for hierarchy \"ID_Branch_AND:ID_Branch_AND\"" {  } { { "MIPS32.v" "ID_Branch_AND" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Control ID_Control:ID_Control " "Elaborating entity \"ID_Control\" for hierarchy \"ID_Control:ID_Control\"" {  } { { "MIPS32.v" "ID_Control" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Pipeline_Stage ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage " "Elaborating entity \"ID_EX_Pipeline_Stage\" for hierarchy \"ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage\"" {  } { { "MIPS32.v" "ID_EX_Pipeline_Stage" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Unit Hazard_Unit:Hazard_Unit " "Elaborating entity \"Hazard_Unit\" for hierarchy \"Hazard_Unit:Hazard_Unit\"" {  } { { "MIPS32.v" "Hazard_Unit" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Reg_Read_Data_Forwarding EX_Reg_Read_Data_Forwarding:EX_Reg_Read_Data_Forwarding_A " "Elaborating entity \"EX_Reg_Read_Data_Forwarding\" for hierarchy \"EX_Reg_Read_Data_Forwarding:EX_Reg_Read_Data_Forwarding_A\"" {  } { { "MIPS32.v" "EX_Reg_Read_Data_Forwarding_A" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Shift_Left_2 EX_Shift_Left_2:EX_Shift_Left_2 " "Elaborating entity \"EX_Shift_Left_2\" for hierarchy \"EX_Shift_Left_2:EX_Shift_Left_2\"" {  } { { "MIPS32.v" "EX_Shift_Left_2" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_PC_Add EX_PC_Add:EX_PC_Add " "Elaborating entity \"EX_PC_Add\" for hierarchy \"EX_PC_Add:EX_PC_Add\"" {  } { { "MIPS32.v" "EX_PC_Add" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU_Mux EX_ALU_Mux:EX_ALU_Mux " "Elaborating entity \"EX_ALU_Mux\" for hierarchy \"EX_ALU_Mux:EX_ALU_Mux\"" {  } { { "MIPS32.v" "EX_ALU_Mux" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU EX_ALU:EX_ALU " "Elaborating entity \"EX_ALU\" for hierarchy \"EX_ALU:EX_ALU\"" {  } { { "MIPS32.v" "EX_ALU" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU_Control EX_ALU_Control:EX_ALU_Control " "Elaborating entity \"EX_ALU_Control\" for hierarchy \"EX_ALU_Control:EX_ALU_Control\"" {  } { { "MIPS32.v" "EX_ALU_Control" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Dest_Mux EX_Dest_Mux:EX_Dest_Mux " "Elaborating entity \"EX_Dest_Mux\" for hierarchy \"EX_Dest_Mux:EX_Dest_Mux\"" {  } { { "MIPS32.v" "EX_Dest_Mux" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_Pipeline_Stage EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage " "Elaborating entity \"EX_MEM_Pipeline_Stage\" for hierarchy \"EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\"" {  } { { "MIPS32.v" "EX_MEM_Pipeline_Stage" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_to_MEM_Forward MEM_to_MEM_Forward:MEM_to_MEM_Forward " "Elaborating entity \"MEM_to_MEM_Forward\" for hierarchy \"MEM_to_MEM_Forward:MEM_to_MEM_Forward\"" {  } { { "MIPS32.v" "MEM_to_MEM_Forward" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Data_Memory MEM_Data_Memory:MEM_Data_Memory " "Elaborating entity \"MEM_Data_Memory\" for hierarchy \"MEM_Data_Memory:MEM_Data_Memory\"" {  } { { "MIPS32.v" "MEM_Data_Memory" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592837 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "461 0 511 MEM_Data_Memory.v(14) " "Verilog HDL warning at MEM_Data_Memory.v(14): number of words (461) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1410426592837 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[0\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[0\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592837 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[1\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[1\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592837 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[2\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[2\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592837 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[3\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[3\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592837 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[4\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[4\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592837 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[5\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[5\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592837 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[6\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[6\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592837 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[7\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[7\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[8\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[8\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[9\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[9\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[10\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[10\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[11\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[11\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[12\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[12\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[13\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[13\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[14\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[14\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[15\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[15\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[16\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[16\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[17\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[17\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[18\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[18\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[19\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[19\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[20\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[20\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[21\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[21\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[22\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[22\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[23\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[23\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[24\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[24\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[25\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[25\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[26\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[26\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[27\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[27\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[28\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[28\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[29\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[29\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[30\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[30\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[31\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[31\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410426592847 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_Pipeline_Stage MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage " "Elaborating entity \"MEM_WB_Pipeline_Stage\" for hierarchy \"MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\"" {  } { { "MIPS32.v" "MEM_WB_Pipeline_Stage" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_MemtoReg_Mux WB_MemtoReg_Mux:WB_MemtoReg_Mux " "Elaborating entity \"WB_MemtoReg_Mux\" for hierarchy \"WB_MemtoReg_Mux:WB_MemtoReg_Mux\"" {  } { { "MIPS32.v" "WB_MemtoReg_Mux" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410426592847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qp14 " "Found entity 1: altsyncram_qp14" {  } { { "db/altsyncram_qp14.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/altsyncram_qp14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426594207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426594207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426594327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426594327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426594397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426594397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ubi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ubi " "Found entity 1: cntr_ubi" {  } { { "db/cntr_ubi.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cntr_ubi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426594487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426594487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426594547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426594547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426594617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426594617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tbi " "Found entity 1: cntr_tbi" {  } { { "db/cntr_tbi.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cntr_tbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426594687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426594687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426594747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426594747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426594807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426594807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410426594867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410426594867 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1410426594947 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/output_files/MIPS32.map.smsg " "Generated suppressed messages file C:/Users/Frank-Laptop/Documents/MIPS32_verilog/output_files/MIPS32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1410426595287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1410426595297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 11 19:09:55 2014 " "Processing ended: Thu Sep 11 19:09:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1410426595297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1410426595297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1410426595297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410426595297 ""}
