#!/bin/bash

#   /////////////////////////////////                      .        .
#   //  Brandon Equivel             //                        .  .
#   //  brandon.esquivel@ucr.ac.cr   ///////////............///////                               //////////.............//////    .                              //
#   //  October, 2020                 //                        .    .      .
#   ////////////////////////////////                       .
#         ///           ///
#       ///               ///
#     ///                   ///
#   ////                    /////


# Full synthesis script


# Perform the high-level synthesis of the behavioral design.
# This produces a generic structural description (RTLIL) that does not depend
# on a particular technology. The components used in this description
# correspond to those of the Yosys synthesizer internal library.

#Read the Behavioral desing
read_verilog ./src/counter.v
#read_verilog -lib ./lib/cmos_cells.lib

#Hierarchy module
hierarchy -check -top contador

#Process to nettlist
proc

#This performs a series of trivial optimizations and cleanups
opt

#extract and optimize finite state machines
fsm

#This performs a series of trivial optimizations and cleanups
opt

#memory - translate memories to basic cells
memory

#This performs a series of trivial optimizations and cleanups
opt

#Mapping the internal cell library
techmap

#This performs a series of trivial optimizations and cleanups
opt

#Maping flip-flops to cmos_cells lib
dfflibmap -liberty ./lib/cmos_cells.lib

#Minimization / Mapping
abc â€“liberty ./lib/cmos_cells.lib

#Clean
clean

#Lib status
stat -liberty ./lib/cmos_cells.lib

#Writing the structural of the description
write_verilog ./syn/counter_syn


#show schemes
show \contador

# To save then in diagrams_generated folder
#show -format ps -prefix ./diagrams_generated/contador
