

================================================================
== Vivado HLS Report for 'reduce_ap_fixed_16_Op_add_ap_fixed_16_8_5_3_0_s'
================================================================
* Date:           Tue Nov  9 10:01:13 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution12
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.633 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      240|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        -|      -|        -|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|        0|      240|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|        0|    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|        0|    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln703_10_fu_184_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_11_fu_190_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_12_fu_196_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_13_fu_202_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_14_fu_208_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_1_fu_130_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_2_fu_136_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_3_fu_142_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_4_fu_148_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_5_fu_154_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_6_fu_160_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_7_fu_166_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_8_fu_172_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_9_fu_178_p2   |     +    |      0|  0|  16|          16|          16|
    |ap_return               |     +    |      0|  0|  16|          16|          16|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 240|         240|         240|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_ready     | out |    1| ap_ctrl_hs | reduce<ap_fixed,16,Op_add<ap_fixed<16,8,5,3,0>>> | return value |
|ap_return    | out |   16| ap_ctrl_hs | reduce<ap_fixed,16,Op_add<ap_fixed<16,8,5,3,0>>> | return value |
|x_0_V_read   |  in |   16|   ap_none  |                    x_0_V_read                    |    scalar    |
|x_1_V_read   |  in |   16|   ap_none  |                    x_1_V_read                    |    scalar    |
|x_2_V_read   |  in |   16|   ap_none  |                    x_2_V_read                    |    scalar    |
|x_3_V_read   |  in |   16|   ap_none  |                    x_3_V_read                    |    scalar    |
|x_4_V_read   |  in |   16|   ap_none  |                    x_4_V_read                    |    scalar    |
|x_5_V_read   |  in |   16|   ap_none  |                    x_5_V_read                    |    scalar    |
|x_6_V_read   |  in |   16|   ap_none  |                    x_6_V_read                    |    scalar    |
|x_7_V_read   |  in |   16|   ap_none  |                    x_7_V_read                    |    scalar    |
|x_8_V_read   |  in |   16|   ap_none  |                    x_8_V_read                    |    scalar    |
|x_9_V_read   |  in |   16|   ap_none  |                    x_9_V_read                    |    scalar    |
|x_10_V_read  |  in |   16|   ap_none  |                    x_10_V_read                   |    scalar    |
|x_11_V_read  |  in |   16|   ap_none  |                    x_11_V_read                   |    scalar    |
|x_12_V_read  |  in |   16|   ap_none  |                    x_12_V_read                   |    scalar    |
|x_13_V_read  |  in |   16|   ap_none  |                    x_13_V_read                   |    scalar    |
|x_14_V_read  |  in |   16|   ap_none  |                    x_14_V_read                   |    scalar    |
|x_15_V_read  |  in |   16|   ap_none  |                    x_15_V_read                   |    scalar    |
+-------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.63>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_15_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_15_V_read)" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 2 'read' 'x_15_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_14_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_14_V_read)" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 3 'read' 'x_14_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_13_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_13_V_read)" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 4 'read' 'x_13_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_12_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_12_V_read)" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 5 'read' 'x_12_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_11_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_11_V_read)" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 6 'read' 'x_11_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_10_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_10_V_read)" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 7 'read' 'x_10_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_9_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_9_V_read)" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 8 'read' 'x_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_8_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_8_V_read)" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 9 'read' 'x_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_7_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_7_V_read)" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 10 'read' 'x_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_6_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_6_V_read)" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 11 'read' 'x_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_5_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_5_V_read)" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 12 'read' 'x_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_4_V_read)" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 13 'read' 'x_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_3_V_read)" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 14 'read' 'x_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_2_V_read)" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 15 'read' 'x_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_1_V_read)" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 16 'read' 'x_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_0_V_read)" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 17 'read' 'x_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_1 = add i16 %x_15_V_read_1, %x_14_V_read_1" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55]   --->   Operation 18 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.60ns)   --->   "%add_ln703_2 = add i16 %x_12_V_read_1, %x_13_V_read_1" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55]   --->   Operation 19 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_3 = add i16 %add_ln703_2, %add_ln703_1" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55]   --->   Operation 20 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_4 = add i16 %x_8_V_read_1, %x_9_V_read_1" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55]   --->   Operation 21 'add' 'add_ln703_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.60ns)   --->   "%add_ln703_5 = add i16 %x_10_V_read_1, %x_11_V_read_1" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55]   --->   Operation 22 'add' 'add_ln703_5' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_6 = add i16 %add_ln703_5, %add_ln703_4" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55]   --->   Operation 23 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_7 = add i16 %add_ln703_6, %add_ln703_3" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55]   --->   Operation 24 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (0.60ns)   --->   "%add_ln703_8 = add i16 %x_0_V_read_1, %x_1_V_read_1" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55]   --->   Operation 25 'add' 'add_ln703_8' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.60ns)   --->   "%add_ln703_9 = add i16 %x_2_V_read_1, %x_3_V_read_1" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55]   --->   Operation 26 'add' 'add_ln703_9' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_10 = add i16 %add_ln703_9, %add_ln703_8" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55]   --->   Operation 27 'add' 'add_ln703_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_11 = add i16 %x_4_V_read_1, %x_5_V_read_1" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55]   --->   Operation 28 'add' 'add_ln703_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.60ns)   --->   "%add_ln703_12 = add i16 %x_6_V_read_1, %x_7_V_read_1" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55]   --->   Operation 29 'add' 'add_ln703_12' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_13 = add i16 %add_ln703_12, %add_ln703_11" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55]   --->   Operation 30 'add' 'add_ln703_13' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_14 = add i16 %add_ln703_13, %add_ln703_10" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55]   --->   Operation 31 'add' 'add_ln703_14' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703 = add i16 %add_ln703_14, %add_ln703_7" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55]   --->   Operation 32 'add' 'add_ln703' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "ret i16 %add_ln703" [firmware/nnet_utils/nnet_common.h:55]   --->   Operation 33 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_9_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_10_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_11_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_12_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_13_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_14_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_15_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_15_V_read_1 (read) [ 00]
x_14_V_read_1 (read) [ 00]
x_13_V_read_1 (read) [ 00]
x_12_V_read_1 (read) [ 00]
x_11_V_read_1 (read) [ 00]
x_10_V_read_1 (read) [ 00]
x_9_V_read_1  (read) [ 00]
x_8_V_read_1  (read) [ 00]
x_7_V_read_1  (read) [ 00]
x_6_V_read_1  (read) [ 00]
x_5_V_read_1  (read) [ 00]
x_4_V_read_1  (read) [ 00]
x_3_V_read_1  (read) [ 00]
x_2_V_read_1  (read) [ 00]
x_1_V_read_1  (read) [ 00]
x_0_V_read_1  (read) [ 00]
add_ln703_1   (add ) [ 00]
add_ln703_2   (add ) [ 00]
add_ln703_3   (add ) [ 00]
add_ln703_4   (add ) [ 00]
add_ln703_5   (add ) [ 00]
add_ln703_6   (add ) [ 00]
add_ln703_7   (add ) [ 00]
add_ln703_8   (add ) [ 00]
add_ln703_9   (add ) [ 00]
add_ln703_10  (add ) [ 00]
add_ln703_11  (add ) [ 00]
add_ln703_12  (add ) [ 00]
add_ln703_13  (add ) [ 00]
add_ln703_14  (add ) [ 00]
add_ln703     (add ) [ 00]
ret_ln55      (ret ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_8_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_9_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_9_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_10_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_10_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_11_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_11_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_12_V_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_12_V_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_13_V_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_13_V_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_14_V_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_14_V_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_15_V_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_15_V_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="x_15_V_read_1_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="16" slack="0"/>
<pin id="36" dir="0" index="1" bw="16" slack="0"/>
<pin id="37" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_15_V_read_1/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="x_14_V_read_1_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_14_V_read_1/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="x_13_V_read_1_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_13_V_read_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="x_12_V_read_1_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_12_V_read_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="x_11_V_read_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_11_V_read_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="x_10_V_read_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_10_V_read_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="x_9_V_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_9_V_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="x_8_V_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_8_V_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="x_7_V_read_1_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_7_V_read_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="x_6_V_read_1_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_6_V_read_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="x_5_V_read_1_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_5_V_read_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="x_4_V_read_1_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_4_V_read_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="x_3_V_read_1_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="x_2_V_read_1_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="x_1_V_read_1_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="x_0_V_read_1_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln703_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln703_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln703_3_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln703_4_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_4/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln703_5_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln703_6_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_6/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln703_7_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_7/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln703_8_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_8/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln703_9_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_9/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln703_10_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_10/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln703_11_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_11/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln703_12_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_12/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln703_13_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_13/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln703_14_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_14/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln703_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="32" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="30" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="32" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="28" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="32" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="26" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="32" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="24" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="32" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="22" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="32" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="34" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="40" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="52" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="46" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="130" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="76" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="70" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="64" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="58" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="148" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="142" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="124" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="118" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="112" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="106" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="172" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="100" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="94" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="88" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="82" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="190" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="184" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="166" pin="2"/><net_sink comp="214" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: reduce<ap_fixed,16,Op_add<ap_fixed<16,8,5,3,0>>> : x_0_V_read | {1 }
	Port: reduce<ap_fixed,16,Op_add<ap_fixed<16,8,5,3,0>>> : x_1_V_read | {1 }
	Port: reduce<ap_fixed,16,Op_add<ap_fixed<16,8,5,3,0>>> : x_2_V_read | {1 }
	Port: reduce<ap_fixed,16,Op_add<ap_fixed<16,8,5,3,0>>> : x_3_V_read | {1 }
	Port: reduce<ap_fixed,16,Op_add<ap_fixed<16,8,5,3,0>>> : x_4_V_read | {1 }
	Port: reduce<ap_fixed,16,Op_add<ap_fixed<16,8,5,3,0>>> : x_5_V_read | {1 }
	Port: reduce<ap_fixed,16,Op_add<ap_fixed<16,8,5,3,0>>> : x_6_V_read | {1 }
	Port: reduce<ap_fixed,16,Op_add<ap_fixed<16,8,5,3,0>>> : x_7_V_read | {1 }
	Port: reduce<ap_fixed,16,Op_add<ap_fixed<16,8,5,3,0>>> : x_8_V_read | {1 }
	Port: reduce<ap_fixed,16,Op_add<ap_fixed<16,8,5,3,0>>> : x_9_V_read | {1 }
	Port: reduce<ap_fixed,16,Op_add<ap_fixed<16,8,5,3,0>>> : x_10_V_read | {1 }
	Port: reduce<ap_fixed,16,Op_add<ap_fixed<16,8,5,3,0>>> : x_11_V_read | {1 }
	Port: reduce<ap_fixed,16,Op_add<ap_fixed<16,8,5,3,0>>> : x_12_V_read | {1 }
	Port: reduce<ap_fixed,16,Op_add<ap_fixed<16,8,5,3,0>>> : x_13_V_read | {1 }
	Port: reduce<ap_fixed,16,Op_add<ap_fixed<16,8,5,3,0>>> : x_14_V_read | {1 }
	Port: reduce<ap_fixed,16,Op_add<ap_fixed<16,8,5,3,0>>> : x_15_V_read | {1 }
  - Chain level:
	State 1
		add_ln703_3 : 1
		add_ln703_6 : 1
		add_ln703_7 : 2
		add_ln703_10 : 1
		add_ln703_13 : 1
		add_ln703_14 : 2
		add_ln703 : 3
		ret_ln55 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |    add_ln703_1_fu_130    |    0    |    16   |
|          |    add_ln703_2_fu_136    |    0    |    16   |
|          |    add_ln703_3_fu_142    |    0    |    16   |
|          |    add_ln703_4_fu_148    |    0    |    16   |
|          |    add_ln703_5_fu_154    |    0    |    16   |
|          |    add_ln703_6_fu_160    |    0    |    16   |
|          |    add_ln703_7_fu_166    |    0    |    16   |
|    add   |    add_ln703_8_fu_172    |    0    |    16   |
|          |    add_ln703_9_fu_178    |    0    |    16   |
|          |    add_ln703_10_fu_184   |    0    |    16   |
|          |    add_ln703_11_fu_190   |    0    |    16   |
|          |    add_ln703_12_fu_196   |    0    |    16   |
|          |    add_ln703_13_fu_202   |    0    |    16   |
|          |    add_ln703_14_fu_208   |    0    |    16   |
|          |     add_ln703_fu_214     |    0    |    16   |
|----------|--------------------------|---------|---------|
|          | x_15_V_read_1_read_fu_34 |    0    |    0    |
|          | x_14_V_read_1_read_fu_40 |    0    |    0    |
|          | x_13_V_read_1_read_fu_46 |    0    |    0    |
|          | x_12_V_read_1_read_fu_52 |    0    |    0    |
|          | x_11_V_read_1_read_fu_58 |    0    |    0    |
|          | x_10_V_read_1_read_fu_64 |    0    |    0    |
|          |  x_9_V_read_1_read_fu_70 |    0    |    0    |
|   read   |  x_8_V_read_1_read_fu_76 |    0    |    0    |
|          |  x_7_V_read_1_read_fu_82 |    0    |    0    |
|          |  x_6_V_read_1_read_fu_88 |    0    |    0    |
|          |  x_5_V_read_1_read_fu_94 |    0    |    0    |
|          | x_4_V_read_1_read_fu_100 |    0    |    0    |
|          | x_3_V_read_1_read_fu_106 |    0    |    0    |
|          | x_2_V_read_1_read_fu_112 |    0    |    0    |
|          | x_1_V_read_1_read_fu_118 |    0    |    0    |
|          | x_0_V_read_1_read_fu_124 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   240   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   240  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   240  |
+-----------+--------+--------+
