Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jan 30 10:51:52 2026
| Host         : E10-E21C6500 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/array_mult_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 5.382ns (62.066%)  route 3.289ns (37.934%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X36Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/Q
                         net (fo=11, routed)          0.874     2.365    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_50__0_0[3]
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.146     2.511 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0/O
                         net (fo=64, routed)          1.110     3.621    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0_n_2
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.328     3.949 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0/O
                         net (fo=1, routed)           0.656     4.605    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0_n_2
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.152     4.757 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_11/O
                         net (fo=1, routed)           0.648     5.404    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/grp_fu_395_p0[6]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[0])
                                                      4.238     9.642 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0/PCOUT[0]
                         net (fo=1, routed)           0.002     9.644    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_n_155
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 5.382ns (62.066%)  route 3.289ns (37.934%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X36Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/Q
                         net (fo=11, routed)          0.874     2.365    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_50__0_0[3]
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.146     2.511 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0/O
                         net (fo=64, routed)          1.110     3.621    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0_n_2
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.328     3.949 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0/O
                         net (fo=1, routed)           0.656     4.605    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0_n_2
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.152     4.757 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_11/O
                         net (fo=1, routed)           0.648     5.404    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/grp_fu_395_p0[6]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[10])
                                                      4.238     9.642 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0/PCOUT[10]
                         net (fo=1, routed)           0.002     9.644    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_n_145
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 5.382ns (62.066%)  route 3.289ns (37.934%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X36Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/Q
                         net (fo=11, routed)          0.874     2.365    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_50__0_0[3]
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.146     2.511 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0/O
                         net (fo=64, routed)          1.110     3.621    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0_n_2
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.328     3.949 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0/O
                         net (fo=1, routed)           0.656     4.605    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0_n_2
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.152     4.757 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_11/O
                         net (fo=1, routed)           0.648     5.404    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/grp_fu_395_p0[6]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[11])
                                                      4.238     9.642 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0/PCOUT[11]
                         net (fo=1, routed)           0.002     9.644    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_n_144
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 5.382ns (62.066%)  route 3.289ns (37.934%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X36Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/Q
                         net (fo=11, routed)          0.874     2.365    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_50__0_0[3]
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.146     2.511 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0/O
                         net (fo=64, routed)          1.110     3.621    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0_n_2
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.328     3.949 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0/O
                         net (fo=1, routed)           0.656     4.605    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0_n_2
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.152     4.757 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_11/O
                         net (fo=1, routed)           0.648     5.404    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/grp_fu_395_p0[6]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[12])
                                                      4.238     9.642 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0/PCOUT[12]
                         net (fo=1, routed)           0.002     9.644    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_n_143
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 5.382ns (62.066%)  route 3.289ns (37.934%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X36Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/Q
                         net (fo=11, routed)          0.874     2.365    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_50__0_0[3]
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.146     2.511 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0/O
                         net (fo=64, routed)          1.110     3.621    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0_n_2
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.328     3.949 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0/O
                         net (fo=1, routed)           0.656     4.605    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0_n_2
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.152     4.757 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_11/O
                         net (fo=1, routed)           0.648     5.404    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/grp_fu_395_p0[6]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[13])
                                                      4.238     9.642 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0/PCOUT[13]
                         net (fo=1, routed)           0.002     9.644    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_n_142
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 5.382ns (62.066%)  route 3.289ns (37.934%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X36Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/Q
                         net (fo=11, routed)          0.874     2.365    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_50__0_0[3]
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.146     2.511 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0/O
                         net (fo=64, routed)          1.110     3.621    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0_n_2
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.328     3.949 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0/O
                         net (fo=1, routed)           0.656     4.605    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0_n_2
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.152     4.757 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_11/O
                         net (fo=1, routed)           0.648     5.404    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/grp_fu_395_p0[6]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[14])
                                                      4.238     9.642 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0/PCOUT[14]
                         net (fo=1, routed)           0.002     9.644    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_n_141
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 5.382ns (62.066%)  route 3.289ns (37.934%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X36Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/Q
                         net (fo=11, routed)          0.874     2.365    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_50__0_0[3]
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.146     2.511 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0/O
                         net (fo=64, routed)          1.110     3.621    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0_n_2
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.328     3.949 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0/O
                         net (fo=1, routed)           0.656     4.605    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0_n_2
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.152     4.757 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_11/O
                         net (fo=1, routed)           0.648     5.404    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/grp_fu_395_p0[6]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[15])
                                                      4.238     9.642 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0/PCOUT[15]
                         net (fo=1, routed)           0.002     9.644    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_n_140
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 5.382ns (62.066%)  route 3.289ns (37.934%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X36Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/Q
                         net (fo=11, routed)          0.874     2.365    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_50__0_0[3]
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.146     2.511 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0/O
                         net (fo=64, routed)          1.110     3.621    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0_n_2
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.328     3.949 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0/O
                         net (fo=1, routed)           0.656     4.605    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0_n_2
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.152     4.757 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_11/O
                         net (fo=1, routed)           0.648     5.404    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/grp_fu_395_p0[6]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[16])
                                                      4.238     9.642 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0/PCOUT[16]
                         net (fo=1, routed)           0.002     9.644    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_n_139
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 5.382ns (62.066%)  route 3.289ns (37.934%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X36Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/Q
                         net (fo=11, routed)          0.874     2.365    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_50__0_0[3]
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.146     2.511 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0/O
                         net (fo=64, routed)          1.110     3.621    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0_n_2
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.328     3.949 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0/O
                         net (fo=1, routed)           0.656     4.605    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0_n_2
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.152     4.757 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_11/O
                         net (fo=1, routed)           0.648     5.404    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/grp_fu_395_p0[6]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[17])
                                                      4.238     9.642 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0/PCOUT[17]
                         net (fo=1, routed)           0.002     9.644    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_n_138
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 5.382ns (62.066%)  route 3.289ns (37.934%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X36Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/Q
                         net (fo=11, routed)          0.874     2.365    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_50__0_0[3]
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.146     2.511 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0/O
                         net (fo=64, routed)          1.110     3.621    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0_n_2
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.328     3.949 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0/O
                         net (fo=1, routed)           0.656     4.605    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0_n_2
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.152     4.757 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_11/O
                         net (fo=1, routed)           0.648     5.404    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/grp_fu_395_p0[6]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[18])
                                                      4.238     9.642 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0/PCOUT[18]
                         net (fo=1, routed)           0.002     9.644    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_n_137
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 -0.155    




