{"vcs1":{"timestamp_begin":1728231390.365382984, "rt":19.10, "ut":18.16, "st":0.76}}
{"vcselab":{"timestamp_begin":1728231409.556591998, "rt":1.16, "ut":0.32, "st":0.18}}
{"link":{"timestamp_begin":1728231410.796571432, "rt":0.53, "ut":0.16, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728231389.719591043}
{"VCS_COMP_START_TIME": 1728231389.719591043}
{"VCS_COMP_END_TIME": 1728231426.740225259}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 368480}}
{"stitch_vcselab": {"peak_mem": 239828}}
