ARC PGU

This is a display controller found on several development boards produced
by Synopsys. The ARC PGU is an RGB streamer that reads the data from a
framebuffer and sends it to a single digital encoder (usually HDMI).

Required properties:
  - compatible: "snps,arcpgu"
  - reg: Physical base address and length of the controller's registers.
  - clocks: A list of phandle + clock-specifier pairs, one for each
    entry in 'clock-names'.
  - clock-names: A list of clock names. For ARC PGU it should contain:
      - "pxlclk" for the clock feeding the output PLL of the controller.
  - encoder-slave: Phandle of encoder chip.

Required sub-nodes:
  - port: The PGU connection to an encoder chip.

Example:

/ {
	...

	pgu@XXXXXXXX {
		compatible = "snps,arcpgu";
		reg = <0xXXXXXXXX 0x400>;
		clocks = <&clock_node>;
		clock-names = "pxlclk";
		encoder-slave = <&encoder_node>;

		port {
			pgu_output: endpoint {
				remote-endpoint = <&hdmi_enc_input>;
			};
		};
	};

	/* HDMI encoder on I2C bus */
	i2c@XXXXXXXX {
		compatible = "...";

		encoder_node:encoder_node@0xXX{
			compatible="...";

			ports {
				port@0 {
					reg = <0>;
					hdmi_enc_input:endpoint {
						remote-endpoint = <&pgu_output>;
					};
				};

				port@1 {
					reg = <1>;
					hdmi_enc_output:endpoint {
						remote-endpoint = <&hdmi_connector_in>;
					};
				};
			};
		};
	}

	hdmi0: connector {
		compatible = "hdmi-connector";

		port {
			hdmi_connector_in: endpoint {
				remote-endpoint = <&hdmi_enc_output>;
			};
		};
	};
};
