INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/next_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sim_1/new/test_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pc
