Analysis & Synthesis report for DE4_DDR2
Mon May 13 18:05:46 2013
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+-----------------------------------+------------------------------------------------+
; Analysis & Synthesis Status       ; Failed - Mon May 13 18:05:45 2013              ;
; Quartus II 32-bit Version         ; 12.1 Build 243 01/31/2013 SP 1 SJ Full Version ;
; Revision Name                     ; DE4_DDR2                                       ;
; Top-level Entity Name             ; cmv4000design                                  ;
; Family                            ; Stratix IV                                     ;
; Logic utilization                 ; N/A until Partition Merge                      ;
;     Combinational ALUTs           ; N/A until Partition Merge                      ;
;     Memory ALUTs                  ; N/A until Partition Merge                      ;
;     Dedicated logic registers     ; N/A until Partition Merge                      ;
; Total registers                   ; N/A until Partition Merge                      ;
; Total pins                        ; N/A until Partition Merge                      ;
; Total virtual pins                ; N/A until Partition Merge                      ;
; Total block memory bits           ; N/A until Partition Merge                      ;
; DSP block 18-bit elements         ; N/A until Partition Merge                      ;
; Total GXB Receiver Channel PCS    ; N/A until Partition Merge                      ;
; Total GXB Receiver Channel PMA    ; N/A until Partition Merge                      ;
; Total GXB Transmitter Channel PCS ; N/A until Partition Merge                      ;
; Total GXB Transmitter Channel PMA ; N/A until Partition Merge                      ;
; Total PLLs                        ; N/A until Partition Merge                      ;
; Total DLLs                        ; N/A until Partition Merge                      ;
+-----------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; EP4SGX230KF40C2    ;                    ;
; Top-level entity name                                                           ; cmv4000design      ; DE4_DDR2           ;
; Family name                                                                     ; Stratix IV         ; Cyclone IV GX      ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                              ; IP Include File                                                                                                               ;
+--------+--------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Altera ; qsys                                       ; 12.1sp1 ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst                                                                                                                                                                                 ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v                                            ;
; Altera ; altera_avalon_pio                          ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_button:button                                                                                                                                                          ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_button.v                          ;
; Altera ; FIFO                                       ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1|cmv_ram_fifo:\fifo_instances:1:cmv_ram_fifo_1                                                               ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_ram_fifo.vhd                                                         ;
; Altera ; FIFO                                       ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1|cmv_ram_fifo:\fifo_instances:2:cmv_ram_fifo_1                                                               ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_ram_fifo.vhd                                                         ;
; Altera ; FIFO                                       ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1|cmv_ram_fifo:\fifo_instances:3:cmv_ram_fifo_1                                                               ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_ram_fifo.vhd                                                         ;
; Altera ; FIFO                                       ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1|cmv_ram_fifo:\fifo_instances:4:cmv_ram_fifo_1                                                               ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_ram_fifo.vhd                                                         ;
; Altera ; altera_avalon_jtag_uart                    ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_jtag_uart:jtag_uart                                                                                                                                                    ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v                       ;
; Altera ; altera_avalon_pio                          ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_led:led                                                                                                                                                                ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_led.v                             ;
; Altera ; altera_mem_if_ddr2_emif                    ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif                                                                                                                                      ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v                ;
; Altera ; altera_mem_if_nextgen_ddr2_controller      ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0                                                                                                      ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v             ;
; Altera ; alt_mem_ddrx_mm_st_converter               ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_ddrx_mm_st_converter:a0                                                                      ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v             ;
; Altera ; altera_mem_if_nextgen_ddr2_controller_core ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0                                                          ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv ;
; Altera ; altera_mem_if_dll                          ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_dll_stratixiv:dll0                                                                                                     ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_dll_stratixiv.sv             ;
; Altera ; altera_mem_if_ddr2_afi_mux                 ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|afi_mux_ddrx:m0                                                                                                                      ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/afi_mux_ddrx.v                             ;
; Altera ; altera_mem_if_oct                          ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0                                                                                                     ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv             ;
; Altera ; altera_mem_if_ddr2_phy_core                ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0                                                                                                      ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv            ;
; Altera ; altera_mem_if_ddr2_pll                     ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0                                                                                                  ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv          ;
; Altera ; altera_mem_if_ddr2_qseq                    ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0                                                                                                      ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v             ;
; Altera ; altera_merlin_master_translator            ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_master_translator:cpu_inst_data_master_translator                                      ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_master_translator.sv         ;
; Altera ; altera_merlin_master_agent                 ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent           ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_master_agent.sv              ;
; Altera ; altera_merlin_master_translator            ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                               ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_master_translator.sv         ;
; Altera ; altera_merlin_master_agent                 ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent    ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_master_agent.sv              ;
; Altera ; altera_reset_controller                    ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_reset_controller:rst_controller                                                               ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_reset_controller.v                  ;
; Altera ; altera_merlin_slave_translator             ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator                                ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv          ;
; Altera ; altera_merlin_slave_agent                  ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_slave_agent:sequencer_data_mgr_inst_avl_translator_avalon_universal_slave_0_agent      ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv               ;
; Altera ; altera_avalon_sc_fifo                      ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                    ;
; Altera ; altera_merlin_slave_translator             ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                           ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv          ;
; Altera ; altera_merlin_slave_agent                  ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_slave_agent:sequencer_mem_s1_translator_avalon_universal_slave_0_agent                 ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv               ;
; Altera ; altera_avalon_sc_fifo                      ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_avalon_sc_fifo:sequencer_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo            ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                    ;
; Altera ; altera_merlin_slave_translator             ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator                                 ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv          ;
; Altera ; altera_merlin_slave_agent                  ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent       ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv               ;
; Altera ; altera_avalon_sc_fifo                      ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo  ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                    ;
; Altera ; altera_merlin_slave_translator             ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv          ;
; Altera ; altera_merlin_slave_agent                  ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_translator_avalon_universal_slave_0_agent      ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv               ;
; Altera ; altera_avalon_sc_fifo                      ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                    ;
; Altera ; altera_merlin_slave_translator             ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator                                  ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv          ;
; Altera ; altera_merlin_slave_agent                  ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_translator_avalon_universal_slave_0_agent        ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv               ;
; Altera ; altera_avalon_sc_fifo                      ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo   ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                    ;
; Altera ; altera_merlin_slave_translator             ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                 ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv          ;
; Altera ; altera_merlin_slave_agent                  ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent       ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv               ;
; Altera ; altera_avalon_sc_fifo                      ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo  ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                    ;
; Altera ; altera_avalon_mm_clock_crossing_bridge     ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io                                                                                                              ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v   ;
; Altera ; Nios II Processor (6AF7_00A2)              ; N/A     ; Apr 2009     ; Licensed     ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys                                                                                                                                                  ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v                      ;
; Altera ; altera_avalon_pio                          ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_no_of_cam_channels:no_of_cam_channels                                                                                                                                  ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_no_of_cam_channels.v              ;
; Altera ; altera_avalon_onchip_memory2               ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_onchip_memory:onchip_memory                                                                                                                                            ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v                   ;
; Altera ; altera_avalon_spi                          ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_spi_2:spi_1                                                                                                                                                            ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_spi_2.v                           ;
; Altera ; altera_avalon_spi                          ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_spi_2:spi_2                                                                                                                                                            ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_spi_2.v                           ;
; Altera ; altera_avalon_sysid_qsys                   ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_sysid:sysid                                                                                                                                                            ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_sysid.v                           ;
; Altera ; altera_avalon_timer                        ; 12.1    ; N/A          ; N/A          ; |cmv4000design|DE4_QSYS:inst|DE4_QSYS_timer:timer                                                                                                                                                            ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_timer.v                           ;
; Altera ; ALTPLL                                     ; 12.1    ; N/A          ; N/A          ; |cmv4000design|pll:inst3                                                                                                                                                                                     ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/pll.vhd                                                                  ;
; Altera ; ALTLVDS_RX                                 ; N/A     ; N/A          ; N/A          ; |cmv4000design|lvdsrx:inst7                                                                                                                                                                                  ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvdsrx.vhd                                                               ;
; Altera ; ALTPLL                                     ; N/A     ; N/A          ; N/A          ; |cmv4000design|vpg:inst8|gen_pll:gen_pll_inst                                                                                                                                                                ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/gen_pll.v                                                     ;
; Altera ; ALTPLL_RECONFIG                            ; N/A     ; N/A          ; N/A          ; |cmv4000design|vpg:inst8|pll_reconfig:pll_reconfig_inst                                                                                                                                                      ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v                                                ;
; Altera ; ROM: 1-PORT                                ; N/A     ; N/A          ; N/A          ; |cmv4000design|vpg:inst8|rom_pll_25:rom_pll_25_inst                                                                                                                                                          ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_25.v                                                  ;
; Altera ; ROM: 1-PORT                                ; N/A     ; N/A          ; N/A          ; |cmv4000design|vpg:inst8|rom_pll_27:rom_pll_27_inst                                                                                                                                                          ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_27.v                                                  ;
; Altera ; ROM: 1-PORT                                ; N/A     ; N/A          ; N/A          ; |cmv4000design|vpg:inst8|rom_pll_65:rom_pll_65_inst                                                                                                                                                          ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_65.v                                                  ;
; Altera ; ROM: 1-PORT                                ; N/A     ; N/A          ; N/A          ; |cmv4000design|vpg:inst8|rom_pll_108:rom_pll_108_inst                                                                                                                                                        ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_108.v                                                 ;
; Altera ; ROM: 1-PORT                                ; N/A     ; N/A          ; N/A          ; |cmv4000design|vpg:inst8|rom_pll_148:rom_pll_148_inst                                                                                                                                                        ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_148.v                                                 ;
; Altera ; ROM: 1-PORT                                ; N/A     ; N/A          ; N/A          ; |cmv4000design|vpg:inst8|rom_pll_162:rom_pll_162_inst                                                                                                                                                        ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_162.v                                                 ;
; Altera ; LPM_MUX                                    ; N/A     ; N/A          ; N/A          ; |cmv4000design|vpg:inst8|rom_selector:rom_selector_inst                                                                                                                                                      ; C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_selector.v                                                ;
+--------+--------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon May 13 18:05:14 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE4_DDR2 -c DE4_DDR2
Warning (125092): Tcl Script File plldvi.qip not found
    Info (125063): set_global_assignment -name QIP_FILE plldvi.qip
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file lvds_channels_remapping.vhd
    Info (12022): Found design unit 1: lvds_channels_remapping-remapping
    Info (12023): Found entity 1: lvds_channels_remapping
Info (12021): Found 2 design units, including 0 entities, in source file configuration_pkg.vhd
    Info (12022): Found design unit 1: configuration_pkg
    Info (12022): Found design unit 2: configuration_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file lvds_sync_controller.vhd
    Info (12022): Found design unit 1: lvds_sync_controller-behavioral
    Info (12023): Found entity 1: lvds_sync_controller
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/vpg.v
    Info (12023): Found entity 1: vpg
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/vga_time_generator.v
    Info (12023): Found entity 1: vga_time_generator
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/rom_selector.v
    Info (12023): Found entity 1: rom_selector
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_162.v
    Info (12023): Found entity 1: rom_pll_162
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_148.v
    Info (12023): Found entity 1: rom_pll_148
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_108.v
    Info (12023): Found entity 1: rom_pll_108
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_74.v
    Info (12023): Found entity 1: rom_pll_74
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_65.v
    Info (12023): Found entity 1: rom_pll_65
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_27.v
    Info (12023): Found entity 1: rom_pll_27
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_25.v
    Info (12023): Found entity 1: rom_pll_25
Info (12021): Found 2 design units, including 2 entities, in source file vpg_source/pll_reconfig.v
    Info (12023): Found entity 1: pll_reconfig_pllrcfg_dv21
    Info (12023): Found entity 2: pll_reconfig
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/pattern_gen.v
    Info (12023): Found entity 1: pattern_gen
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/gen_pll.v
    Info (12023): Found entity 1: gen_pll
Info (12021): Found 1 design units, including 1 entities, in source file write_edid.v
    Info (12023): Found entity 1: WRITE_EDID
Info (12021): Found 1 design units, including 1 entities, in source file cmv4000design.bdf
    Info (12023): Found entity 1: cmv4000design
Info (12021): Found 2 design units, including 1 entities, in source file rx.vhd
    Info (12022): Found design unit 1: RX-arch
    Info (12023): Found entity 1: RX
Info (12021): Found 2 design units, including 1 entities, in source file stored_mastertest.vhd
    Info (12022): Found design unit 1: Stored_Mastertest-arch
    Info (12023): Found entity 1: Stored_Mastertest
Info (12021): Found 2 design units, including 1 entities, in source file rx_multiplexer.vhd
    Info (12022): Found design unit 1: RX_Multiplexer-arch
    Info (12023): Found entity 1: RX_Multiplexer
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/de4_qsys.v
    Info (12023): Found entity 1: DE4_QSYS
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_irq_mapper.sv
    Info (12023): Found entity 1: DE4_QSYS_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux_002.sv
    Info (12023): Found entity 1: DE4_QSYS_rsp_xbar_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: DE4_QSYS_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux.sv
    Info (12023): Found entity 1: DE4_QSYS_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux_009.sv
    Info (12023): Found entity 1: DE4_QSYS_rsp_xbar_demux_009
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux.sv
    Info (12023): Found entity 1: DE4_QSYS_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_mux_009.sv
    Info (12023): Found entity 1: DE4_QSYS_cmd_xbar_mux_009
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_mux.sv
    Info (12023): Found entity 1: DE4_QSYS_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_004.sv
    Info (12023): Found entity 1: DE4_QSYS_cmd_xbar_demux_004
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_003.sv
    Info (12023): Found entity 1: DE4_QSYS_cmd_xbar_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_002.sv
    Info (12023): Found entity 1: DE4_QSYS_cmd_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: DE4_QSYS_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux.sv
    Info (12023): Found entity 1: DE4_QSYS_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 7 design units, including 7 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router_009.sv
    Info (12023): Found entity 1: DE4_QSYS_id_router_009_default_decode
    Info (12023): Found entity 2: DE4_QSYS_id_router_009
Info (12021): Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router_004.sv
    Info (12023): Found entity 1: DE4_QSYS_id_router_004_default_decode
    Info (12023): Found entity 2: DE4_QSYS_id_router_004
Info (12021): Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router_002.sv
    Info (12023): Found entity 1: DE4_QSYS_id_router_002_default_decode
    Info (12023): Found entity 2: DE4_QSYS_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router.sv
    Info (12023): Found entity 1: DE4_QSYS_id_router_default_decode
    Info (12023): Found entity 2: DE4_QSYS_id_router
Info (12021): Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router_004.sv
    Info (12023): Found entity 1: DE4_QSYS_addr_router_004_default_decode
    Info (12023): Found entity 2: DE4_QSYS_addr_router_004
Info (12021): Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router_003.sv
    Info (12023): Found entity 1: DE4_QSYS_addr_router_003_default_decode
    Info (12023): Found entity 2: DE4_QSYS_addr_router_003
Info (12021): Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router_002.sv
    Info (12023): Found entity 1: DE4_QSYS_addr_router_002_default_decode
    Info (12023): Found entity 2: DE4_QSYS_addr_router_002
Info (12021): Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router_001.sv
    Info (12023): Found entity 1: DE4_QSYS_addr_router_001_default_decode
    Info (12023): Found entity 2: DE4_QSYS_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router.sv
    Info (12023): Found entity 1: DE4_QSYS_addr_router_default_decode
    Info (12023): Found entity 2: DE4_QSYS_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/dvi_master_interface.vhd
    Info (12022): Found design unit 1: dvi_master_interface-rtl
    Info (12023): Found entity 1: dvi_master_interface
Info (12021): Found 2 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/cmv_master_interface.vhd
    Info (12022): Found design unit 1: cmv_master_interface-rtl
    Info (12023): Found entity 1: cmv_master_interface
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_no_of_cam_channels.v
    Info (12023): Found entity 1: DE4_QSYS_no_of_cam_channels
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_spi_2.v
    Info (12023): Found entity 1: DE4_QSYS_spi_2
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_clock_crossing_bridge
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_dc_fifo.v
    Info (12023): Found entity 1: altera_avalon_dc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_dcfifo_synchronizer_bundle
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_button.v
    Info (12023): Found entity 1: DE4_QSYS_button
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_led.v
    Info (12023): Found entity 1: DE4_QSYS_led
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_timer.v
    Info (12023): Found entity 1: DE4_QSYS_timer
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_sysid.v
    Info (12023): Found entity 1: DE4_QSYS_sysid
Info (12021): Found 7 design units, including 7 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_jtag_uart.v
    Info (12023): Found entity 1: DE4_QSYS_jtag_uart_log_module
    Info (12023): Found entity 2: DE4_QSYS_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 3: DE4_QSYS_jtag_uart_scfifo_w
    Info (12023): Found entity 4: DE4_QSYS_jtag_uart_drom_module
    Info (12023): Found entity 5: DE4_QSYS_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 6: DE4_QSYS_jtag_uart_scfifo_r
    Info (12023): Found entity 7: DE4_QSYS_jtag_uart
Info (12021): Found 28 design units, including 28 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys.v
    Info (12023): Found entity 1: DE4_QSYS_nios2_qsys_ic_data_module
    Info (12023): Found entity 2: DE4_QSYS_nios2_qsys_ic_tag_module
    Info (12023): Found entity 3: DE4_QSYS_nios2_qsys_bht_module
    Info (12023): Found entity 4: DE4_QSYS_nios2_qsys_register_bank_a_module
    Info (12023): Found entity 5: DE4_QSYS_nios2_qsys_register_bank_b_module
    Info (12023): Found entity 6: DE4_QSYS_nios2_qsys_dc_tag_module
    Info (12023): Found entity 7: DE4_QSYS_nios2_qsys_dc_data_module
    Info (12023): Found entity 8: DE4_QSYS_nios2_qsys_dc_victim_module
    Info (12023): Found entity 9: DE4_QSYS_nios2_qsys_nios2_oci_debug
    Info (12023): Found entity 10: DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 11: DE4_QSYS_nios2_qsys_nios2_ocimem
    Info (12023): Found entity 12: DE4_QSYS_nios2_qsys_nios2_avalon_reg
    Info (12023): Found entity 13: DE4_QSYS_nios2_qsys_nios2_oci_break
    Info (12023): Found entity 14: DE4_QSYS_nios2_qsys_nios2_oci_xbrk
    Info (12023): Found entity 15: DE4_QSYS_nios2_qsys_nios2_oci_dbrk
    Info (12023): Found entity 16: DE4_QSYS_nios2_qsys_nios2_oci_itrace
    Info (12023): Found entity 17: DE4_QSYS_nios2_qsys_nios2_oci_td_mode
    Info (12023): Found entity 18: DE4_QSYS_nios2_qsys_nios2_oci_dtrace
    Info (12023): Found entity 19: DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count
    Info (12023): Found entity 20: DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc
    Info (12023): Found entity 21: DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc
    Info (12023): Found entity 22: DE4_QSYS_nios2_qsys_nios2_oci_fifo
    Info (12023): Found entity 23: DE4_QSYS_nios2_qsys_nios2_oci_pib
    Info (12023): Found entity 24: DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 25: DE4_QSYS_nios2_qsys_nios2_oci_im
    Info (12023): Found entity 26: DE4_QSYS_nios2_qsys_nios2_performance_monitors
    Info (12023): Found entity 27: DE4_QSYS_nios2_qsys_nios2_oci
    Info (12023): Found entity 28: DE4_QSYS_nios2_qsys
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_tck.v
    Info (12023): Found entity 1: DE4_QSYS_nios2_qsys_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_mult_cell.v
    Info (12023): Found entity 1: DE4_QSYS_nios2_qsys_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_oci_test_bench.v
    Info (12023): Found entity 1: DE4_QSYS_nios2_qsys_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_test_bench.v
    Info (12023): Found entity 1: DE4_QSYS_nios2_qsys_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif.v
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_dll_stratixiv.sv
    Info (12023): Found entity 1: altera_mem_if_dll_stratixiv
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_oct_stratixiv.sv
    Info (12023): Found entity 1: altera_mem_if_oct_stratixiv
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_c0.v
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_c0
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v
    Info (12023): Found entity 1: alt_mem_ddrx_mm_st_converter
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v
    Info (12023): Found entity 1: alt_mem_ddrx_addr_cmd
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v
    Info (12023): Found entity 1: alt_mem_ddrx_addr_cmd_wrap
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_ddr2_odt_gen
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_ddr3_odt_gen
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v
    Info (12023): Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_odt_gen
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v
    Info (12023): Found entity 1: alt_mem_ddrx_rdwr_data_tmg
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v
    Info (12023): Found entity 1: alt_mem_ddrx_arbiter
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_burst_gen
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_cmd_gen
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_csr.v
    Info (12023): Found entity 1: alt_mem_ddrx_csr
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v
    Info (12023): Found entity 1: alt_mem_ddrx_buffer
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v
    Info (12023): Found entity 1: alt_mem_ddrx_buffer_manager
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v
    Info (12023): Found entity 1: alt_mem_ddrx_burst_tracking
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v
    Info (12023): Found entity 1: alt_mem_ddrx_dataid_manager
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v
    Info (12023): Found entity 1: alt_mem_ddrx_fifo
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_list.v
    Info (12023): Found entity 1: alt_mem_ddrx_list
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v
    Info (12023): Found entity 1: alt_mem_ddrx_rdata_path
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v
    Info (12023): Found entity 1: alt_mem_ddrx_wdata_path
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_decoder
Info (12021): Found 3 design units, including 3 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder
    Info (12023): Found entity 3: alt_mem_ddrx_ecc_decoder_32
Info (12021): Found 3 design units, including 3 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder
    Info (12023): Found entity 3: alt_mem_ddrx_ecc_decoder_64
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder
Info (12021): Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_encoder_32
Info (12021): Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_encoder_64
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v
    Info (12023): Found entity 1: alt_mem_ddrx_axi_st_converter
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v
    Info (12023): Found entity 1: alt_mem_ddrx_input_if
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v
    Info (12023): Found entity 1: alt_mem_ddrx_rank_timer
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v
    Info (12023): Found entity 1: alt_mem_ddrx_sideband
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v
    Info (12023): Found entity 1: alt_mem_ddrx_tbp
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v
    Info (12023): Found entity 1: alt_mem_ddrx_timing_param
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_controller.v
    Info (12023): Found entity 1: alt_mem_ddrx_controller
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v
    Info (12023): Found entity 1: alt_mem_ddrx_controller_st_top
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv
    Info (12023): Found entity 1: alt_mem_if_nextgen_ddr2_controller_core
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0.v
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0
Info (12021): Found 3 design units, including 3 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v
    Info (12023): Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module
    Info (12023): Found entity 2: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module
    Info (12023): Found entity 3: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v
    Info (12023): Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv
    Info (12023): Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params
Info (12021): Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_addr_router.sv
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode
    Info (12023): Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router
Info (12021): Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_addr_router_001.sv
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode
    Info (12023): Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003
Info (12021): Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_id_router.sv
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode
    Info (12023): Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_id_router_003.sv
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode
    Info (12023): Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_irq_mapper.sv
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ac_rom_no_ifdef_params.v
    Info (12023): Found entity 1: rw_manager_ac_ROM_no_ifdef_params
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ac_rom_reg.v
    Info (12023): Found entity 1: rw_manager_ac_ROM_reg
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_bitcheck.v
    Info (12023): Found entity 1: rw_manager_bitcheck
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_core.sv
    Info (12023): Found entity 1: rw_manager_core
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_datamux.v
    Info (12023): Found entity 1: rw_manager_datamux
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_data_broadcast.v
    Info (12023): Found entity 1: rw_manager_data_broadcast
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_data_decoder.v
    Info (12023): Found entity 1: rw_manager_data_decoder
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ddr2.v
    Info (12023): Found entity 1: rw_manager_ddr2
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_di_buffer.v
    Info (12023): Found entity 1: rw_manager_di_buffer
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v
    Info (12023): Found entity 1: rw_manager_di_buffer_wrap
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_dm_decoder.v
    Info (12023): Found entity 1: rw_manager_dm_decoder
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_generic.sv
    Info (12023): Found entity 1: rw_manager_generic
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_inst_rom_no_ifdef_params.v
    Info (12023): Found entity 1: rw_manager_inst_ROM_no_ifdef_params
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_inst_rom_reg.v
    Info (12023): Found entity 1: rw_manager_inst_ROM_reg
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_jumplogic.v
    Info (12023): Found entity 1: rw_manager_jumplogic
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_lfsr12.v
    Info (12023): Found entity 1: rw_manager_lfsr12
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_lfsr36.v
    Info (12023): Found entity 1: rw_manager_lfsr36
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_lfsr72.v
    Info (12023): Found entity 1: rw_manager_lfsr72
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_pattern_fifo.v
    Info (12023): Found entity 1: rw_manager_pattern_fifo
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ram.v
    Info (12023): Found entity 1: rw_manager_ram
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ram_csr.v
    Info (12023): Found entity 1: rw_manager_ram_csr
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_read_datapath.v
    Info (12023): Found entity 1: rw_manager_read_datapath
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_write_decoder.v
    Info (12023): Found entity 1: rw_manager_write_decoder
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_data_mgr.sv
    Info (12023): Found entity 1: sequencer_data_mgr
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_phy_mgr.sv
    Info (12023): Found entity 1: sequencer_phy_mgr
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_reg_file.sv
    Info (12023): Found entity 1: sequencer_reg_file
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_acv_phase_decode
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_acv_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_mgr.sv
    Info (12023): Found entity 1: sequencer_scc_mgr
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_reg_file.v
    Info (12023): Found entity 1: sequencer_scc_reg_file
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_siii_phase_decode
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_siii_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_sv_phase_decode
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_sv_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/afi_mux_ddrx.v
    Info (12023): Found entity 1: afi_mux_ddrx
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_clock_pair_generator.v
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_read_valid_selector.v
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_datapath.v
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_reset.v
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_reset
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_memphy.sv
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_memphy
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_reset_sync.v
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_new_io_pads.v
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_fr_cycle_shifter.v
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_fr_cycle_extender.v
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_read_datapath.sv
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_write_datapath.v
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_simple_ddio_out.sv
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_phy_csr.sv
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_iss_probe.v
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_pads.v
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_flop_mem.v
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0.sv
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_altdqdqs.v
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv
    Info (12023): Found entity 1: altdq_dqs2_ddio_3reg_stratixiv
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_pll0.sv
    Info (12023): Found entity 1: DE4_QSYS_mem_if_ddr2_emif_pll0
Info (12021): Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_onchip_memory.v
    Info (12023): Found entity 1: DE4_QSYS_onchip_memory
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: pll
Info (12021): Found 2 design units, including 1 entities, in source file storage.vhd
    Info (12022): Found design unit 1: storage-SYN
    Info (12023): Found entity 1: storage
Info (12021): Found 2 design units, including 1 entities, in source file fifo.vhd
    Info (12022): Found design unit 1: fifo-SYN
    Info (12023): Found entity 1: fifo
Info (12021): Found 2 design units, including 1 entities, in source file fifocamera.vhd
    Info (12022): Found design unit 1: fifocamera-SYN
    Info (12023): Found entity 1: fifocamera
Info (12021): Found 2 design units, including 1 entities, in source file pllcamera.vhd
    Info (12022): Found design unit 1: pllcamera-SYN
    Info (12023): Found entity 1: pllcamera
Info (12021): Found 2 design units, including 1 entities, in source file cmv_ram_fifo.vhd
    Info (12022): Found design unit 1: cmv_ram_fifo-SYN
    Info (12023): Found entity 1: cmv_ram_fifo
Info (12021): Found 2 design units, including 1 entities, in source file ram_dvi_fifo.vhd
    Info (12022): Found design unit 1: ram_dvi_fifo-SYN
    Info (12023): Found entity 1: ram_dvi_fifo
Warning (10037): Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(2066): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(2068): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(2224): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(3143): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE4_QSYS_spi_2.v(401): conditional expression evaluates to a constant
Info (12127): Elaborating entity "cmv4000design" for the top level hierarchy
Warning (275009): Pin "DVI_RX_CLK" not connected
Warning (275009): Pin "DVI_RX_DE" not connected
Warning (275009): Pin "DVI_RX_VS" not connected
Warning (275009): Pin "DVI_RX_HS" not connected
Warning (275009): Pin "DVI_RX_D" not connected
Warning (275009): Pin "SWITCH" not connected
Warning (275008): Primitive "GND" of instance "inst23" not used
Warning (275008): Primitive "GND" of instance "inst24" not used
Warning (275008): Primitive "GND" of instance "inst25" not used
Warning (275008): Primitive "GND" of instance "inst26" not used
Info (12128): Elaborating entity "vpg" for hierarchy "vpg:inst8"
Info (12128): Elaborating entity "gen_pll" for hierarchy "vpg:inst8|gen_pll:gen_pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "vpg:inst8|gen_pll:gen_pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "vpg:inst8|gen_pll:gen_pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "vpg:inst8|gen_pll:gen_pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "81"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=gen_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "Left_Right"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_USED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbout" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_USED"
    Info (12134): Parameter "port_scanclkena" = "PORT_USED"
    Info (12134): Parameter "port_scandata" = "PORT_USED"
    Info (12134): Parameter "port_scandataout" = "PORT_USED"
    Info (12134): Parameter "port_scandone" = "PORT_USED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk6" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk7" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk8" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk9" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "using_fbmimicbidir_port" = "OFF"
    Info (12134): Parameter "width_clock" = "10"
    Info (12134): Parameter "scan_chain_mif_file" = "gen_pll.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/gen_pll_altpll.v
    Info (12023): Found entity 1: gen_pll_altpll
Info (12128): Elaborating entity "gen_pll_altpll" for hierarchy "vpg:inst8|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated"
Info (12128): Elaborating entity "pll_reconfig" for hierarchy "vpg:inst8|pll_reconfig:pll_reconfig_inst"
Info (12128): Elaborating entity "pll_reconfig_pllrcfg_dv21" for hierarchy "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|altsyncram:altsyncram4"
Info (12130): Elaborated megafunction instantiation "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|altsyncram:altsyncram4"
Info (12133): Instantiated megafunction "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|altsyncram:altsyncram4" with the following parameter:
    Info (12134): Parameter "numwords_a" = "180"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5751.tdf
    Info (12023): Found entity 1: altsyncram_5751
Info (12128): Elaborating entity "altsyncram_5751" for hierarchy "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|altsyncram:altsyncram4|altsyncram_5751:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_add_sub:add_sub5"
Info (12130): Elaborated megafunction instantiation "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_add_sub:add_sub5"
Info (12133): Instantiated megafunction "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_add_sub:add_sub5" with the following parameter:
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nna.tdf
    Info (12023): Found entity 1: add_sub_nna
Info (12128): Elaborating entity "add_sub_nna" for hierarchy "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_add_sub:add_sub5|add_sub_nna:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_add_sub:add_sub6"
Info (12130): Elaborated megafunction instantiation "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_add_sub:add_sub6"
Info (12133): Instantiated megafunction "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_add_sub:add_sub6" with the following parameter:
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_q6a.tdf
    Info (12023): Found entity 1: add_sub_q6a
Info (12128): Elaborating entity "add_sub_q6a" for hierarchy "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_add_sub:add_sub6|add_sub_q6a:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_compare:cmpr7"
Info (12130): Elaborated megafunction instantiation "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_compare:cmpr7"
Info (12133): Instantiated megafunction "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_compare:cmpr7" with the following parameter:
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_3md.tdf
    Info (12023): Found entity 1: cmpr_3md
Info (12128): Elaborating entity "cmpr_3md" for hierarchy "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_compare:cmpr7|cmpr_3md:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_counter:cntr1"
Warning (287001): Assertion warning: The data[] port is connected but aload or sload are not connected or are ground. This means the data will be ignored
Info (12130): Elaborated megafunction instantiation "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_counter:cntr1"
Info (12133): Instantiated megafunction "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_counter:cntr1" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_modulus" = "180"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9uk.tdf
    Info (12023): Found entity 1: cntr_9uk
Info (12128): Elaborating entity "cntr_9uk" for hierarchy "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_counter:cntr1|cntr_9uk:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_counter:cntr13"
Warning (287001): Assertion warning: The data[] port is connected but aload or sload are not connected or are ground. This means the data will be ignored
Info (12130): Elaborated megafunction instantiation "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_counter:cntr13"
Info (12133): Instantiated megafunction "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_counter:cntr13" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0hj.tdf
    Info (12023): Found entity 1: cntr_0hj
Info (12128): Elaborating entity "cntr_0hj" for hierarchy "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_counter:cntr13|cntr_0hj:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_counter:cntr14"
Warning (287001): Assertion warning: The data[] port is connected but aload or sload are not connected or are ground. This means the data will be ignored
Info (12130): Elaborated megafunction instantiation "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_counter:cntr14"
Info (12133): Instantiated megafunction "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_counter:cntr14" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2hj.tdf
    Info (12023): Found entity 1: cntr_2hj
Info (12128): Elaborating entity "cntr_2hj" for hierarchy "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_counter:cntr14|cntr_2hj:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_counter:cntr15"
Warning (287001): Assertion warning: The data[] port is connected but aload or sload are not connected or are ground. This means the data will be ignored
Info (12130): Elaborated megafunction instantiation "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_counter:cntr15"
Info (12133): Instantiated megafunction "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_counter:cntr15" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "5"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vgj.tdf
    Info (12023): Found entity 1: cntr_vgj
Info (12128): Elaborating entity "cntr_vgj" for hierarchy "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_counter:cntr15|cntr_vgj:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_counter:cntr2"
Warning (287001): Assertion warning: The data[] port is connected but aload or sload are not connected or are ground. This means the data will be ignored
Info (12130): Elaborated megafunction instantiation "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_counter:cntr2"
Info (12133): Instantiated megafunction "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_counter:cntr2" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_faj.tdf
    Info (12023): Found entity 1: cntr_faj
Info (12128): Elaborating entity "cntr_faj" for hierarchy "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_counter:cntr2|cntr_faj:auto_generated"
Info (12128): Elaborating entity "lpm_decode" for hierarchy "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_decode:decode11"
Info (12130): Elaborated megafunction instantiation "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_decode:decode11"
Info (12133): Instantiated megafunction "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_decode:decode11" with the following parameter:
    Info (12134): Parameter "lpm_decodes" = "7"
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_type" = "lpm_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_a8f.tdf
    Info (12023): Found entity 1: decode_a8f
Info (12128): Elaborating entity "decode_a8f" for hierarchy "vpg:inst8|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component|lpm_decode:decode11|decode_a8f:auto_generated"
Info (12128): Elaborating entity "rom_selector" for hierarchy "vpg:inst8|rom_selector:rom_selector_inst"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "vpg:inst8|rom_selector:rom_selector_inst|lpm_mux:lpm_mux_component"
Info (12130): Elaborated megafunction instantiation "vpg:inst8|rom_selector:rom_selector_inst|lpm_mux:lpm_mux_component"
Info (12133): Instantiated megafunction "vpg:inst8|rom_selector:rom_selector_inst|lpm_mux:lpm_mux_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "6"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widths" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12128): Elaborating entity "mux_aoc" for hierarchy "vpg:inst8|rom_selector:rom_selector_inst|lpm_mux:lpm_mux_component|mux_aoc:auto_generated"
Info (12128): Elaborating entity "rom_pll_25" for hierarchy "vpg:inst8|rom_pll_25:rom_pll_25_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vpg:inst8|rom_pll_25:rom_pll_25_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vpg:inst8|rom_pll_25:rom_pll_25_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vpg:inst8|rom_pll_25:rom_pll_25_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./vpg_source/gen_25.mif"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "180"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vtk1.tdf
    Info (12023): Found entity 1: altsyncram_vtk1
Info (12128): Elaborating entity "altsyncram_vtk1" for hierarchy "vpg:inst8|rom_pll_25:rom_pll_25_inst|altsyncram:altsyncram_component|altsyncram_vtk1:auto_generated"
Info (12128): Elaborating entity "rom_pll_27" for hierarchy "vpg:inst8|rom_pll_27:rom_pll_27_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vpg:inst8|rom_pll_27:rom_pll_27_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vpg:inst8|rom_pll_27:rom_pll_27_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vpg:inst8|rom_pll_27:rom_pll_27_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./vpg_source/gen_27.mif"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "180"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1uk1.tdf
    Info (12023): Found entity 1: altsyncram_1uk1
Info (12128): Elaborating entity "altsyncram_1uk1" for hierarchy "vpg:inst8|rom_pll_27:rom_pll_27_inst|altsyncram:altsyncram_component|altsyncram_1uk1:auto_generated"
Info (12128): Elaborating entity "rom_pll_65" for hierarchy "vpg:inst8|rom_pll_65:rom_pll_65_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vpg:inst8|rom_pll_65:rom_pll_65_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vpg:inst8|rom_pll_65:rom_pll_65_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vpg:inst8|rom_pll_65:rom_pll_65_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./vpg_source/gen_65.mif"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "180"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3uk1.tdf
    Info (12023): Found entity 1: altsyncram_3uk1
Info (12128): Elaborating entity "altsyncram_3uk1" for hierarchy "vpg:inst8|rom_pll_65:rom_pll_65_inst|altsyncram:altsyncram_component|altsyncram_3uk1:auto_generated"
Info (12128): Elaborating entity "rom_pll_108" for hierarchy "vpg:inst8|rom_pll_108:rom_pll_108_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vpg:inst8|rom_pll_108:rom_pll_108_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vpg:inst8|rom_pll_108:rom_pll_108_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vpg:inst8|rom_pll_108:rom_pll_108_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./vpg_source/gen_108.mif"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "180"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hvk1.tdf
    Info (12023): Found entity 1: altsyncram_hvk1
Info (12128): Elaborating entity "altsyncram_hvk1" for hierarchy "vpg:inst8|rom_pll_108:rom_pll_108_inst|altsyncram:altsyncram_component|altsyncram_hvk1:auto_generated"
Info (12128): Elaborating entity "rom_pll_148" for hierarchy "vpg:inst8|rom_pll_148:rom_pll_148_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vpg:inst8|rom_pll_148:rom_pll_148_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vpg:inst8|rom_pll_148:rom_pll_148_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vpg:inst8|rom_pll_148:rom_pll_148_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./vpg_source/gen_148.mif"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "180"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lvk1.tdf
    Info (12023): Found entity 1: altsyncram_lvk1
Info (12128): Elaborating entity "altsyncram_lvk1" for hierarchy "vpg:inst8|rom_pll_148:rom_pll_148_inst|altsyncram:altsyncram_component|altsyncram_lvk1:auto_generated"
Info (12128): Elaborating entity "rom_pll_162" for hierarchy "vpg:inst8|rom_pll_162:rom_pll_162_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vpg:inst8|rom_pll_162:rom_pll_162_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vpg:inst8|rom_pll_162:rom_pll_162_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vpg:inst8|rom_pll_162:rom_pll_162_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./vpg_source/gen_162.mif"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "180"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ivk1.tdf
    Info (12023): Found entity 1: altsyncram_ivk1
Info (12128): Elaborating entity "altsyncram_ivk1" for hierarchy "vpg:inst8|rom_pll_162:rom_pll_162_inst|altsyncram:altsyncram_component|altsyncram_ivk1:auto_generated"
Info (12128): Elaborating entity "vga_time_generator" for hierarchy "vpg:inst8|vga_time_generator:vga_time_generator_inst"
Warning (10230): Verilog HDL assignment warning at vga_time_generator.v(338): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "pattern_gen" for hierarchy "vpg:inst8|pattern_gen:pattern_gen_inst"
Warning (10036): Verilog HDL or VHDL warning at pattern_gen.v(84): object "y_scale" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at pattern_gen.v(74): truncated value with size 12 to match size of target (8)
Warning (12125): Using design file push_button.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: push_button
Info (12128): Elaborating entity "push_button" for hierarchy "push_button:inst4"
Info (12128): Elaborating entity "WRITE_EDID" for hierarchy "WRITE_EDID:inst11"
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst3"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:inst3|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:inst3|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:inst3|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "4"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "500"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK3"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbout" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk6" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk7" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk8" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk9" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "using_fbmimicbidir_port" = "OFF"
    Info (12134): Parameter "width_clock" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:inst3|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "lvds_sync_controller" for hierarchy "lvds_sync_controller:inst9"
Warning (10036): Verilog HDL or VHDL warning at lvds_sync_controller.vhd(98): object "AlignxDP" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at lvds_sync_controller.vhd(98): used implicit default value for signal "AlignxDN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at lvds_sync_controller.vhd(254): signal "InitReadyxS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file lvdsrx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lvdsrx-SYN
    Info (12023): Found entity 1: lvdsrx
Info (12128): Elaborating entity "lvdsrx" for hierarchy "lvdsrx:inst7"
Info (12128): Elaborating entity "altlvds_rx" for hierarchy "lvdsrx:inst7|altlvds_rx:ALTLVDS_RX_component"
Info (12130): Elaborated megafunction instantiation "lvdsrx:inst7|altlvds_rx:ALTLVDS_RX_component"
Info (12133): Instantiated megafunction "lvdsrx:inst7|altlvds_rx:ALTLVDS_RX_component" with the following parameter:
    Info (12134): Parameter "buffer_implementation" = "RAM"
    Info (12134): Parameter "cds_mode" = "UNUSED"
    Info (12134): Parameter "common_rx_tx_pll" = "OFF"
    Info (12134): Parameter "data_align_rollover" = "10"
    Info (12134): Parameter "data_rate" = "400.0 Mbps"
    Info (12134): Parameter "deserialization_factor" = "10"
    Info (12134): Parameter "dpa_initial_phase_value" = "0"
    Info (12134): Parameter "dpll_lock_count" = "0"
    Info (12134): Parameter "dpll_lock_window" = "0"
    Info (12134): Parameter "enable_clock_pin_mode" = "UNUSED"
    Info (12134): Parameter "enable_dpa_align_to_rising_edge_only" = "OFF"
    Info (12134): Parameter "enable_dpa_calibration" = "ON"
    Info (12134): Parameter "enable_dpa_fifo" = "UNUSED"
    Info (12134): Parameter "enable_dpa_initial_phase_selection" = "OFF"
    Info (12134): Parameter "enable_dpa_mode" = "OFF"
    Info (12134): Parameter "enable_dpa_pll_calibration" = "OFF"
    Info (12134): Parameter "enable_soft_cdr_mode" = "OFF"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "inclock_boost" = "0"
    Info (12134): Parameter "inclock_data_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "inclock_period" = "5000"
    Info (12134): Parameter "inclock_phase_shift" = "0"
    Info (12134): Parameter "input_data_rate" = "400"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lose_lock_on_one_change" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=lvdsrx"
    Info (12134): Parameter "lpm_type" = "altlvds_rx"
    Info (12134): Parameter "number_of_channels" = "18"
    Info (12134): Parameter "outclock_resource" = "AUTO"
    Info (12134): Parameter "pll_operation_mode" = "UNUSED"
    Info (12134): Parameter "pll_self_reset_on_loss_lock" = "UNUSED"
    Info (12134): Parameter "port_rx_channel_data_align" = "PORT_USED"
    Info (12134): Parameter "port_rx_data_align" = "PORT_UNUSED"
    Info (12134): Parameter "refclk_frequency" = "UNUSED"
    Info (12134): Parameter "registered_data_align_input" = "UNUSED"
    Info (12134): Parameter "registered_output" = "ON"
    Info (12134): Parameter "reset_fifo_at_first_lock" = "UNUSED"
    Info (12134): Parameter "rx_align_data_reg" = "RISING_EDGE"
    Info (12134): Parameter "sim_dpa_is_negative_ppm_drift" = "OFF"
    Info (12134): Parameter "sim_dpa_net_ppm_variation" = "0"
    Info (12134): Parameter "sim_dpa_output_clock_phase_shift" = "0"
    Info (12134): Parameter "use_coreclock_input" = "OFF"
    Info (12134): Parameter "use_dpll_rawperror" = "OFF"
    Info (12134): Parameter "use_external_pll" = "OFF"
    Info (12134): Parameter "use_no_phase_shift" = "ON"
    Info (12134): Parameter "x_on_bitslip" = "ON"
    Info (12134): Parameter "clk_src_is_pll" = "off"
Info (12021): Found 2 design units, including 2 entities, in source file db/lvdsrx_lvds_rx.v
    Info (12023): Found entity 1: lvdsrx_altclkctrl
    Info (12023): Found entity 2: lvdsrx_lvds_rx
Info (12128): Elaborating entity "lvdsrx_lvds_rx" for hierarchy "lvdsrx:inst7|altlvds_rx:ALTLVDS_RX_component|lvdsrx_lvds_rx:auto_generated"
Warning (10036): Verilog HDL or VHDL warning at lvdsrx_lvds_rx.v(102): object "pll_lock_sync" assigned a value but never read
Info (12128): Elaborating entity "lvdsrx_altclkctrl" for hierarchy "lvdsrx:inst7|altlvds_rx:ALTLVDS_RX_component|lvdsrx_lvds_rx:auto_generated|lvdsrx_altclkctrl:rx_outclock_buf"
Warning (10036): Verilog HDL or VHDL warning at lvdsrx_lvds_rx.v(48): object "clkselect" assigned a value but never read
Info (12128): Elaborating entity "DE4_QSYS" for hierarchy "DE4_QSYS:inst"
Info (12128): Elaborating entity "DE4_QSYS_onchip_memory" for hierarchy "DE4_QSYS:inst|DE4_QSYS_onchip_memory:onchip_memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE4_QSYS:inst|DE4_QSYS_onchip_memory:onchip_memory|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_onchip_memory:onchip_memory|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_onchip_memory:onchip_memory|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "DE4_QSYS_onchip_memory.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32000"
    Info (12134): Parameter "numwords_a" = "32000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_41n1.tdf
    Info (12023): Found entity 1: altsyncram_41n1
Info (12128): Elaborating entity "altsyncram_41n1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_41n1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_gpa.tdf
    Info (12023): Found entity 1: decode_gpa
Info (12128): Elaborating entity "decode_gpa" for hierarchy "DE4_QSYS:inst|DE4_QSYS_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_41n1:auto_generated|decode_gpa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlb.tdf
    Info (12023): Found entity 1: mux_dlb
Info (12128): Elaborating entity "mux_dlb" for hierarchy "DE4_QSYS:inst|DE4_QSYS_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_41n1:auto_generated|mux_dlb:mux2"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_pll0" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0"
Info (10648): Verilog HDL Display System Task info at DE4_QSYS_mem_if_ddr2_emif_pll0.sv(177): Using Regular pll emif simulation models
Info (12128): Elaborating entity "altpll" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "8"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "8"
    Info (12134): Parameter "clk2_phase_shift" = "625"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "4"
    Info (12134): Parameter "clk3_phase_shift" = "3750"
    Info (12134): Parameter "clk5_divide_by" = "1"
    Info (12134): Parameter "clk5_duty_cycle" = "50"
    Info (12134): Parameter "clk5_multiply_by" = "2"
    Info (12134): Parameter "clk5_phase_shift" = "0"
    Info (12134): Parameter "clk6_divide_by" = "2"
    Info (12134): Parameter "clk6_duty_cycle" = "50"
    Info (12134): Parameter "clk6_multiply_by" = "1"
    Info (12134): Parameter "clk6_phase_shift" = "0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NO_COMPENSATION"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbout" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_USED"
    Info (12134): Parameter "port_clk6" = "PORT_USED"
    Info (12134): Parameter "port_clk7" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk8" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk9" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "using_fbmimicbidir_port" = "OFF"
    Info (12134): Parameter "width_clock" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_rsc3.tdf
    Info (12023): Found entity 1: altpll_rsc3
Info (12128): Elaborating entity "altpll_rsc3" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_rsc3:auto_generated"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0"
Info (10648): Verilog HDL Display System Task info at DE4_QSYS_mem_if_ddr2_emif_p0.sv(355): Using Regular core emif simulation models
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_memphy" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_reset" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_afi_clk"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_ctl_reset_clk"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_addr_cmd_clk"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_address"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_bank"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_cke"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender:oct_ena_source_extender"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:afi_dqs_en_shifter"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:afi_wdata_shifter"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:afi_dm_shifter"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:bs_wr_grp[0].wrdata_mask_shifter"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:bs_wr_grp[0].wrdata_en_shifter"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[0].rd_valid_lfifo_sel[0].uread_valid_selector"
Info (12128): Elaborating entity "lpm_decode" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[0].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[0].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[0].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select" with the following parameter:
    Info (12134): Parameter "lpm_decodes" = "16"
    Info (12134): Parameter "lpm_type" = "LPM_DECODE"
    Info (12134): Parameter "lpm_width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_r9f.tdf
    Info (12023): Found entity 1: decode_r9f
Info (12128): Elaborating entity "decode_r9f" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[0].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select|decode_r9f:auto_generated"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering[0].read_subgroup[0].uread_fifo"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering[0].read_subgroup[0].uread_fifo|lpm_mux:uread_mux"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering[0].read_subgroup[0].uread_fifo|lpm_mux:uread_mux"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering[0].read_subgroup[0].uread_fifo|lpm_mux:uread_mux" with the following parameter:
    Info (12134): Parameter "lpm_size" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widths" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tpc.tdf
    Info (12023): Found entity 1: mux_tpc
Info (12128): Elaborating entity "mux_tpc" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering[0].read_subgroup[0].uread_fifo|lpm_mux:uread_mux|mux_tpc:auto_generated"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads"
Info (12128): Elaborating entity "altddio_out" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uaddress_pad"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uaddress_pad"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uaddress_pad" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_vef.tdf
    Info (12023): Found entity 1: ddio_out_vef
Info (12128): Elaborating entity "ddio_out_vef" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uaddress_pad|ddio_out_vef:auto_generated"
Info (12128): Elaborating entity "altddio_out" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ubank_pad"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ubank_pad"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ubank_pad" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_ddf.tdf
    Info (12023): Found entity 1: ddio_out_ddf
Info (12128): Elaborating entity "ddio_out_ddf" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ubank_pad|ddio_out_ddf:auto_generated"
Info (12128): Elaborating entity "altddio_out" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucs_n_pad"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucs_n_pad"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucs_n_pad" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_mdf.tdf
    Info (12023): Found entity 1: ddio_out_mdf
Info (12128): Elaborating entity "ddio_out_mdf" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucs_n_pad|ddio_out_mdf:auto_generated"
Info (12128): Elaborating entity "altddio_out" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucke_pad"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucke_pad"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucke_pad" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_bdf.tdf
    Info (12023): Found entity 1: ddio_out_bdf
Info (12128): Elaborating entity "ddio_out_bdf" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucke_pad|ddio_out_bdf:auto_generated"
Info (12128): Elaborating entity "altddio_out" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_9ve.tdf
    Info (12023): Found entity 1: ddio_out_9ve
Info (12128): Elaborating entity "ddio_out_9ve" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_9ve:auto_generated"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator:clock_gen[0].uclk_generator"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
Info (12128): Elaborating entity "altdq_dqs2_ddio_3reg_stratixiv" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"
Info (12128): Elaborating entity "afi_mux_ddrx" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|afi_mux_ddrx:m0"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_s0" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0"
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst"
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench"
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "intended_device_family" = "STRATIXIV"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ukm1.tdf
    Info (12023): Found entity 1: altsyncram_ukm1
Info (12128): Elaborating entity "altsyncram_ukm1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_ukm1:auto_generated"
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b"
Info (12128): Elaborating entity "sequencer_scc_mgr" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst"
Info (12128): Elaborating entity "sequencer_scc_reg_file" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst"
Info (12128): Elaborating entity "altdpram" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component" with the following parameter:
    Info (12134): Parameter "indata_aclr" = "OFF"
    Info (12134): Parameter "indata_reg" = "INCLOCK"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_type" = "altdpram"
    Info (12134): Parameter "outdata_aclr" = "OFF"
    Info (12134): Parameter "outdata_reg" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "rdaddress_aclr" = "OFF"
    Info (12134): Parameter "rdaddress_reg" = "UNREGISTERED"
    Info (12134): Parameter "rdcontrol_aclr" = "OFF"
    Info (12134): Parameter "rdcontrol_reg" = "UNREGISTERED"
    Info (12134): Parameter "width" = "24"
    Info (12134): Parameter "widthad" = "6"
    Info (12134): Parameter "width_byteena" = "1"
    Info (12134): Parameter "wraddress_aclr" = "OFF"
    Info (12134): Parameter "wraddress_reg" = "INCLOCK"
    Info (12134): Parameter "wrcontrol_aclr" = "OFF"
    Info (12134): Parameter "wrcontrol_reg" = "INCLOCK"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_r7s1.tdf
    Info (12023): Found entity 1: dpram_r7s1
Info (12128): Elaborating entity "dpram_r7s1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_r7s1:auto_generated"
Info (12128): Elaborating entity "sequencer_scc_siii_wrapper" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper"
Info (12128): Elaborating entity "sequencer_scc_siii_phase_decode" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper|sequencer_scc_siii_phase_decode:sequencer_scc_phase_decode_dqe_inst"
Info (12128): Elaborating entity "sequencer_reg_file" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_reg_file:sequencer_reg_file_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k232.tdf
    Info (12023): Found entity 1: altsyncram_k232
Info (12128): Elaborating entity "altsyncram_k232" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_k232:auto_generated"
Info (12128): Elaborating entity "sequencer_phy_mgr" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst"
Info (12128): Elaborating entity "sequencer_data_mgr" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_data_mgr:sequencer_data_mgr_inst"
Info (12128): Elaborating entity "rw_manager_ddr2" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst"
Info (12128): Elaborating entity "rw_manager_generic" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"
Info (12128): Elaborating entity "rw_manager_core" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst"
Info (12128): Elaborating entity "rw_manager_inst_ROM_no_ifdef_params" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "DE4_QSYS_mem_if_ddr2_emif_s0_inst_ROM.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "width_b" = "20"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_es12.tdf
    Info (12023): Found entity 1: altsyncram_es12
Info (12128): Elaborating entity "altsyncram_es12" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_es12:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_goa.tdf
    Info (12023): Found entity 1: decode_goa
Info (12128): Elaborating entity "decode_goa" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_es12:auto_generated|decode_goa:wr_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_akb.tdf
    Info (12023): Found entity 1: mux_akb
Info (12128): Elaborating entity "mux_akb" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_es12:auto_generated|mux_akb:rd_mux"
Info (12128): Elaborating entity "rw_manager_ac_ROM_no_ifdef_params" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "DE4_QSYS_mem_if_ddr2_emif_s0_AC_ROM.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "40"
    Info (12134): Parameter "numwords_b" = "40"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fl32.tdf
    Info (12023): Found entity 1: altsyncram_fl32
Info (12128): Elaborating entity "altsyncram_fl32" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_fl32:auto_generated"
Info (12128): Elaborating entity "rw_manager_di_buffer_wrap" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i"
Info (12128): Elaborating entity "rw_manager_di_buffer" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ev1.tdf
    Info (12023): Found entity 1: altsyncram_0ev1
Info (12128): Elaborating entity "altsyncram_0ev1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_0ev1:auto_generated"
Info (12128): Elaborating entity "rw_manager_write_decoder" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i"
Info (12128): Elaborating entity "rw_manager_data_decoder" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder"
Info (12128): Elaborating entity "rw_manager_dm_decoder" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i"
Info (12128): Elaborating entity "rw_manager_lfsr36" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i"
Info (12128): Elaborating entity "rw_manager_lfsr12" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i"
Info (12128): Elaborating entity "rw_manager_read_datapath" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i"
Info (12128): Elaborating entity "rw_manager_bitcheck" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i"
Info (12128): Elaborating entity "rw_manager_pattern_fifo" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_b" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gev1.tdf
    Info (12023): Found entity 1: altsyncram_gev1
Info (12128): Elaborating entity "altsyncram_gev1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component|altsyncram_gev1:auto_generated"
Info (12128): Elaborating entity "rw_manager_data_broadcast" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_data_broadcast:data_broadcast_i"
Info (12128): Elaborating entity "rw_manager_jumplogic" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i"
Info (12128): Elaborating entity "rw_manager_datamux" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[0].datamux_i"
Info (12128): Elaborating entity "altera_mem_if_sequencer_mem_no_ifdef_params" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "3328"
    Info (12134): Parameter "numwords_a" = "3328"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "init_file" = "DE4_QSYS_mem_if_ddr2_emif_s0_sequencer_mem.hex"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ro1.tdf
    Info (12023): Found entity 1: altsyncram_0ro1
Info (12128): Elaborating entity "altsyncram_0ro1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_0ro1:auto_generated"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_master_translator:cpu_inst_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_master_translator:cpu_inst_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_slave_translator:sequencer_mem_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_s0_addr_router" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router:addr_router"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router:addr_router|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001:addr_router_001|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_s0_id_router" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_id_router:id_router"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_id_router:id_router|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003:id_router_003"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003:id_router_003|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003:rsp_xbar_demux_003"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "DE4_QSYS_mem_if_ddr2_emif_c0" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0"
Info (12128): Elaborating entity "alt_mem_if_nextgen_ddr2_controller_core" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0"
Info (12128): Elaborating entity "alt_mem_ddrx_controller_st_top" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_controller" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"
Warning (10230): Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1020): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1021): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "alt_mem_ddrx_input_if" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_input_if:input_if_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_cmd_gen" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_tbp" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_arbiter" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_burst_gen" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_addr_cmd_wrap" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_addr_cmd" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_odt_gen" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_ddr2_odt_gen" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_ddr3_odt_gen" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_rdwr_data_tmg" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_wdata_path" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_list" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_list" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_burst_tracking" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_dataid_manager" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_buffer" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_b" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tlv1.tdf
    Info (12023): Found entity 1: altsyncram_tlv1
Info (12128): Elaborating entity "altsyncram_tlv1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_tlv1:auto_generated"
Info (12128): Elaborating entity "alt_mem_ddrx_buffer" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_piv1.tdf
    Info (12023): Found entity 1: altsyncram_piv1
Info (12128): Elaborating entity "altsyncram_piv1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_piv1:auto_generated"
Info (12128): Elaborating entity "alt_mem_ddrx_fifo" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "292"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jka1.tdf
    Info (12023): Found entity 1: scfifo_jka1
Info (12128): Elaborating entity "scfifo_jka1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_sv91.tdf
    Info (12023): Found entity 1: a_dpfifo_sv91
Info (12128): Elaborating entity "a_dpfifo_sv91" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k9k1.tdf
    Info (12023): Found entity 1: altsyncram_k9k1
Info (12128): Elaborating entity "altsyncram_k9k1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_cp8.tdf
    Info (12023): Found entity 1: cmpr_cp8
Info (12128): Elaborating entity "cmpr_cp8" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|cmpr_cp8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_cp8" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|cmpr_cp8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pkb.tdf
    Info (12023): Found entity 1: cntr_pkb
Info (12128): Elaborating entity "cntr_pkb" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|cntr_pkb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6l7.tdf
    Info (12023): Found entity 1: cntr_6l7
Info (12128): Elaborating entity "cntr_6l7" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|cntr_6l7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qkb.tdf
    Info (12023): Found entity 1: cntr_qkb
Info (12128): Elaborating entity "cntr_qkb" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|cntr_qkb:wr_ptr"
Info (12128): Elaborating entity "alt_mem_ddrx_rdata_path" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_fifo" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo"
Info (12128): Elaborating entity "scfifo" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "45"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_kka1.tdf
    Info (12023): Found entity 1: scfifo_kka1
Info (12128): Elaborating entity "scfifo_kka1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_tv91.tdf
    Info (12023): Found entity 1: a_dpfifo_tv91
Info (12128): Elaborating entity "a_dpfifo_tv91" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m9k1.tdf
    Info (12023): Found entity 1: altsyncram_m9k1
Info (12128): Elaborating entity "altsyncram_m9k1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ep8.tdf
    Info (12023): Found entity 1: cmpr_ep8
Info (12128): Elaborating entity "cmpr_ep8" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|cmpr_ep8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_ep8" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|cmpr_ep8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rkb.tdf
    Info (12023): Found entity 1: cntr_rkb
Info (12128): Elaborating entity "cntr_rkb" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|cntr_rkb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8l7.tdf
    Info (12023): Found entity 1: cntr_8l7
Info (12128): Elaborating entity "cntr_8l7" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|cntr_8l7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_skb.tdf
    Info (12023): Found entity 1: cntr_skb
Info (12128): Elaborating entity "cntr_skb" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|cntr_skb:wr_ptr"
Info (12128): Elaborating entity "alt_mem_ddrx_fifo" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "39"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ja1.tdf
    Info (12023): Found entity 1: scfifo_7ja1
Info (12128): Elaborating entity "scfifo_7ja1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_gu91.tdf
    Info (12023): Found entity 1: a_dpfifo_gu91
Info (12128): Elaborating entity "a_dpfifo_gu91" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s6k1.tdf
    Info (12023): Found entity 1: altsyncram_s6k1
Info (12128): Elaborating entity "altsyncram_s6k1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_dp8.tdf
    Info (12023): Found entity 1: cmpr_dp8
Info (12128): Elaborating entity "cmpr_dp8" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|cmpr_dp8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_dp8" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|cmpr_dp8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7l7.tdf
    Info (12023): Found entity 1: cntr_7l7
Info (12128): Elaborating entity "cntr_7l7" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|cntr_7l7:usedw_counter"
Info (12128): Elaborating entity "alt_mem_ddrx_list" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_list" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_fifo" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "11"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_dka1.tdf
    Info (12023): Found entity 1: scfifo_dka1
Info (12128): Elaborating entity "scfifo_dka1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_dka1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_mv91.tdf
    Info (12023): Found entity 1: a_dpfifo_mv91
Info (12128): Elaborating entity "a_dpfifo_mv91" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_dka1:auto_generated|a_dpfifo_mv91:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_89k1.tdf
    Info (12023): Found entity 1: altsyncram_89k1
Info (12128): Elaborating entity "altsyncram_89k1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_dka1:auto_generated|a_dpfifo_mv91:dpfifo|altsyncram_89k1:FIFOram"
Info (12128): Elaborating entity "alt_mem_ddrx_buffer" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "257"
    Info (12134): Parameter "width_b" = "257"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9sv1.tdf
    Info (12023): Found entity 1: altsyncram_9sv1
Info (12128): Elaborating entity "altsyncram_9sv1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_9sv1:auto_generated"
Info (12128): Elaborating entity "alt_mem_ddrx_ecc_encoder_decoder_wrapper" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_ecc_encoder" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_ecc_decoder" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_sideband" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_rank_timer" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_timing_param" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_mm_st_converter" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_ddrx_mm_st_converter:a0"
Warning (10036): Verilog HDL or VHDL warning at alt_mem_ddrx_mm_st_converter.v(154): object "avl_burstbegin_reg" assigned a value but never read
Info (12128): Elaborating entity "altera_mem_if_oct_stratixiv" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0"
Info (12128): Elaborating entity "altera_mem_if_dll_stratixiv" for hierarchy "DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_dll_stratixiv:dll0"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_test_bench" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_test_bench:the_DE4_QSYS_nios2_qsys_test_bench"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_ic_data_module" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4jn1.tdf
    Info (12023): Found entity 1: altsyncram_4jn1
Info (12128): Elaborating entity "altsyncram_4jn1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_4jn1:auto_generated"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_ic_tag_module" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "DE4_QSYS_nios2_qsys_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "15"
    Info (12134): Parameter "width_b" = "15"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bor1.tdf
    Info (12023): Found entity 1: altsyncram_bor1
Info (12128): Elaborating entity "altsyncram_bor1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_bor1:auto_generated"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_bht_module" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "DE4_QSYS_nios2_qsys_bht_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0cr1.tdf
    Info (12023): Found entity 1: altsyncram_0cr1
Info (12128): Elaborating entity "altsyncram_0cr1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_0cr1:auto_generated"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_register_bank_a_module" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "DE4_QSYS_nios2_qsys_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0qq1.tdf
    Info (12023): Found entity 1: altsyncram_0qq1
Info (12128): Elaborating entity "altsyncram_0qq1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_0qq1:auto_generated"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_register_bank_b_module" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "DE4_QSYS_nios2_qsys_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1qq1.tdf
    Info (12023): Found entity 1: altsyncram_1qq1
Info (12128): Elaborating entity "altsyncram_1qq1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_1qq1:auto_generated"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_dc_tag_module" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "DE4_QSYS_nios2_qsys_dc_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "22"
    Info (12134): Parameter "width_b" = "22"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k0r1.tdf
    Info (12023): Found entity 1: altsyncram_k0r1
Info (12128): Elaborating entity "altsyncram_k0r1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_k0r1:auto_generated"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_dc_data_module" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cdp1.tdf
    Info (12023): Found entity 1: altsyncram_cdp1
Info (12128): Elaborating entity "altsyncram_cdp1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_cdp1:auto_generated"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_dc_victim_module" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j3n1.tdf
    Info (12023): Found entity 1: altsyncram_j3n1
Info (12128): Elaborating entity "altsyncram_j3n1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_mult_cell" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell"
Info (12128): Elaborating entity "altmult_add" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell|altmult_add:the_altmult_add"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell|altmult_add:the_altmult_add"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell|altmult_add:the_altmult_add" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "STRATIXIV"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "ACLR1"
    Info (12134): Parameter "output_register" = "CLOCK1"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_USED"
    Info (12134): Parameter "port_signb" = "PORT_USED"
    Info (12134): Parameter "rotate_output_aclr" = "ACLR1"
    Info (12134): Parameter "rotate_output_register" = "CLOCK1"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_mode" = "VARIABLE"
    Info (12134): Parameter "shift_right_output_aclr" = "ACLR1"
    Info (12134): Parameter "shift_right_output_register" = "CLOCK1"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_pipeline_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_d1h3.tdf
    Info (12023): Found entity 1: mult_add_d1h3
Info (12128): Elaborating entity "mult_add_d1h3" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell|altmult_add:the_altmult_add|mult_add_d1h3:auto_generated"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_nios2_oci" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_nios2_oci_debug" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_debug:the_DE4_QSYS_nios2_qsys_nios2_oci_debug"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_nios2_ocimem" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "DE4_QSYS_nios2_qsys_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "STRATIXIV"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4oi2.tdf
    Info (12023): Found entity 1: altsyncram_4oi2
Info (12128): Elaborating entity "altsyncram_4oi2" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_4oi2:auto_generated"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_nios2_avalon_reg" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_avalon_reg:the_DE4_QSYS_nios2_qsys_nios2_avalon_reg"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_nios2_oci_break" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_break:the_DE4_QSYS_nios2_qsys_nios2_oci_break"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_nios2_oci_xbrk" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE4_QSYS_nios2_qsys_nios2_oci_xbrk"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_nios2_oci_dbrk" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE4_QSYS_nios2_qsys_nios2_oci_dbrk"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_nios2_oci_itrace" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_itrace:the_DE4_QSYS_nios2_qsys_nios2_oci_itrace"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_nios2_oci_dtrace" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE4_QSYS_nios2_qsys_nios2_oci_dtrace"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_nios2_oci_td_mode" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE4_QSYS_nios2_qsys_nios2_oci_dtrace|DE4_QSYS_nios2_qsys_nios2_oci_td_mode:DE4_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_nios2_oci_fifo" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo|DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count:DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo|DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc:DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo|DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc:DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_oci_test_bench" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo|DE4_QSYS_nios2_qsys_oci_test_bench:the_DE4_QSYS_nios2_qsys_oci_test_bench"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_nios2_oci_pib" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_pib:the_DE4_QSYS_nios2_qsys_nios2_oci_pib"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_nios2_oci_im" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "STRATIXIV"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o9a2.tdf
    Info (12023): Found entity 1: altsyncram_o9a2
Info (12128): Elaborating entity "altsyncram_o9a2" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_jtag_debug_module_tck" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy"
Info (12128): Elaborating entity "DE4_QSYS_jtag_uart" for hierarchy "DE4_QSYS:inst|DE4_QSYS_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "DE4_QSYS_jtag_uart_scfifo_w" for hierarchy "DE4_QSYS:inst|DE4_QSYS_jtag_uart:jtag_uart|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "DE4_QSYS:inst|DE4_QSYS_jtag_uart:jtag_uart|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_jtag_uart:jtag_uart|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_jtag_uart:jtag_uart|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_e691.tdf
    Info (12023): Found entity 1: scfifo_e691
Info (12128): Elaborating entity "scfifo_e691" for hierarchy "DE4_QSYS:inst|DE4_QSYS_jtag_uart:jtag_uart|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_e691:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_lc91.tdf
    Info (12023): Found entity 1: a_dpfifo_lc91
Info (12128): Elaborating entity "a_dpfifo_lc91" for hierarchy "DE4_QSYS:inst|DE4_QSYS_jtag_uart:jtag_uart|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_e691:auto_generated|a_dpfifo_lc91:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "DE4_QSYS:inst|DE4_QSYS_jtag_uart:jtag_uart|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_e691:auto_generated|a_dpfifo_lc91:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_al7.tdf
    Info (12023): Found entity 1: cntr_al7
Info (12128): Elaborating entity "cntr_al7" for hierarchy "DE4_QSYS:inst|DE4_QSYS_jtag_uart:jtag_uart|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_e691:auto_generated|a_dpfifo_lc91:dpfifo|a_fefifo_7cf:fifo_state|cntr_al7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_i091.tdf
    Info (12023): Found entity 1: dpram_i091
Info (12128): Elaborating entity "dpram_i091" for hierarchy "DE4_QSYS:inst|DE4_QSYS_jtag_uart:jtag_uart|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_e691:auto_generated|a_dpfifo_lc91:dpfifo|dpram_i091:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mcs1.tdf
    Info (12023): Found entity 1: altsyncram_mcs1
Info (12128): Elaborating entity "altsyncram_mcs1" for hierarchy "DE4_QSYS:inst|DE4_QSYS_jtag_uart:jtag_uart|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_e691:auto_generated|a_dpfifo_lc91:dpfifo|dpram_i091:FIFOram|altsyncram_mcs1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ukb.tdf
    Info (12023): Found entity 1: cntr_ukb
Info (12128): Elaborating entity "cntr_ukb" for hierarchy "DE4_QSYS:inst|DE4_QSYS_jtag_uart:jtag_uart|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_e691:auto_generated|a_dpfifo_lc91:dpfifo|cntr_ukb:rd_ptr_count"
Info (12128): Elaborating entity "DE4_QSYS_jtag_uart_scfifo_r" for hierarchy "DE4_QSYS:inst|DE4_QSYS_jtag_uart:jtag_uart|DE4_QSYS_jtag_uart_scfifo_r:the_DE4_QSYS_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "DE4_QSYS:inst|DE4_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|DE4_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|DE4_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "DE4_QSYS_sysid" for hierarchy "DE4_QSYS:inst|DE4_QSYS_sysid:sysid"
Info (12128): Elaborating entity "DE4_QSYS_timer" for hierarchy "DE4_QSYS:inst|DE4_QSYS_timer:timer"
Info (12128): Elaborating entity "DE4_QSYS_led" for hierarchy "DE4_QSYS:inst|DE4_QSYS_led:led"
Info (12128): Elaborating entity "DE4_QSYS_button" for hierarchy "DE4_QSYS:inst|DE4_QSYS_button:button"
Info (12128): Elaborating entity "altera_avalon_mm_clock_crossing_bridge" for hierarchy "DE4_QSYS:inst|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io"
Warning (10230): Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(175): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(177): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "DE4_QSYS:inst|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo"
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "DE4_QSYS:inst|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser"
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "DE4_QSYS:inst|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo"
Info (12128): Elaborating entity "DE4_QSYS_spi_2" for hierarchy "DE4_QSYS:inst|DE4_QSYS_spi_2:spi_2"
Info (12128): Elaborating entity "DE4_QSYS_no_of_cam_channels" for hierarchy "DE4_QSYS:inst|DE4_QSYS_no_of_cam_channels:no_of_cam_channels"
Info (12128): Elaborating entity "cmv_master_interface" for hierarchy "DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0"
Warning (12125): Using design file cmv_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cmv_master-behavioral
    Info (12023): Found entity 1: cmv_master
Info (12128): Elaborating entity "cmv_master" for hierarchy "DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"
Warning (10631): VHDL Process Statement warning at cmv_master.vhd(171): inferring latch(es) for signal or variable "AMWriteDataxD", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at cmv_master.vhd(189): signal "FrameRunningxSN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at cmv_master.vhd(189): signal "FrameRunningxSP" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at cmv_master.vhd(212): signal "BufFullxS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at cmv_master.vhd(305): signal "BufNoOfWordsxS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "AMWriteDataxD[0]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[1]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[2]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[3]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[4]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[5]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[6]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[7]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[8]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[9]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[10]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[11]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[12]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[13]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[14]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[15]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[16]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[17]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[18]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[19]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[20]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[21]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[22]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[23]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[24]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[25]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[26]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[27]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[28]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[29]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[30]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[31]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[32]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[33]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[34]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[35]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[36]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[37]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[38]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[39]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[40]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[41]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[42]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[43]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[44]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[45]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[46]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[47]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[48]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[49]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[50]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[51]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[52]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[53]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[54]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[55]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[56]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[57]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[58]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[59]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[60]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[61]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[62]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[63]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[64]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[65]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[66]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[67]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[68]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[69]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[70]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[71]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[72]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[73]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[74]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[75]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[76]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[77]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[78]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[79]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[80]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[81]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[82]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[83]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[84]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[85]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[86]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[87]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[88]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[89]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[90]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[91]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[92]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[93]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[94]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[95]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[96]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[97]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[98]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[99]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[100]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[101]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[102]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[103]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[104]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[105]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[106]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[107]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[108]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[109]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[110]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[111]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[112]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[113]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[114]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[115]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[116]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[117]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[118]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[119]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[120]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[121]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[122]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[123]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[124]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[125]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[126]" at cmv_master.vhd(171)
Info (10041): Inferred latch for "AMWriteDataxD[127]" at cmv_master.vhd(171)
Info (12128): Elaborating entity "cmv_ram_fifo" for hierarchy "DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1|cmv_ram_fifo:\fifo_instances:1:cmv_ram_fifo_1"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1|cmv_ram_fifo:\fifo_instances:1:cmv_ram_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1|cmv_ram_fifo:\fifo_instances:1:cmv_ram_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1|cmv_ram_fifo:\fifo_instances:1:cmv_ram_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "lpm_widthu_r" = "8"
    Info (12134): Parameter "lpm_width_r" = "128"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_hjq1.tdf
    Info (12023): Found entity 1: dcfifo_hjq1
Info (12128): Elaborating entity "dcfifo_hjq1" for hierarchy "DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1|cmv_ram_fifo:\fifo_instances:1:cmv_ram_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hjq1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_rdb.tdf
    Info (12023): Found entity 1: a_gray2bin_rdb
Info (12128): Elaborating entity "a_gray2bin_rdb" for hierarchy "DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1|cmv_ram_fifo:\fifo_instances:1:cmv_ram_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hjq1:auto_generated|a_gray2bin_rdb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_q27.tdf
    Info (12023): Found entity 1: a_graycounter_q27
Info (12128): Elaborating entity "a_graycounter_q27" for hierarchy "DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1|cmv_ram_fifo:\fifo_instances:1:cmv_ram_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hjq1:auto_generated|a_graycounter_q27:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_lgc.tdf
    Info (12023): Found entity 1: a_graycounter_lgc
Info (12128): Elaborating entity "a_graycounter_lgc" for hierarchy "DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1|cmv_ram_fifo:\fifo_instances:1:cmv_ram_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hjq1:auto_generated|a_graycounter_lgc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i1a1.tdf
    Info (12023): Found entity 1: altsyncram_i1a1
Info (12128): Elaborating entity "altsyncram_i1a1" for hierarchy "DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1|cmv_ram_fifo:\fifo_instances:1:cmv_ram_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hjq1:auto_generated|altsyncram_i1a1:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_md9.tdf
    Info (12023): Found entity 1: dffpipe_md9
Info (12128): Elaborating entity "dffpipe_md9" for hierarchy "DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1|cmv_ram_fifo:\fifo_instances:1:cmv_ram_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hjq1:auto_generated|dffpipe_md9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_mkd
Info (12128): Elaborating entity "alt_synch_pipe_mkd" for hierarchy "DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1|cmv_ram_fifo:\fifo_instances:1:cmv_ram_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hjq1:auto_generated|alt_synch_pipe_mkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ld9.tdf
    Info (12023): Found entity 1: dffpipe_ld9
Info (12128): Elaborating entity "dffpipe_ld9" for hierarchy "DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1|cmv_ram_fifo:\fifo_instances:1:cmv_ram_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hjq1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_nkd
Info (12128): Elaborating entity "alt_synch_pipe_nkd" for hierarchy "DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1|cmv_ram_fifo:\fifo_instances:1:cmv_ram_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hjq1:auto_generated|alt_synch_pipe_nkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_nd9.tdf
    Info (12023): Found entity 1: dffpipe_nd9
Info (12128): Elaborating entity "dffpipe_nd9" for hierarchy "DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1|cmv_ram_fifo:\fifo_instances:1:cmv_ram_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hjq1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_nd9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c36.tdf
    Info (12023): Found entity 1: cmpr_c36
Info (12128): Elaborating entity "cmpr_c36" for hierarchy "DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1|cmv_ram_fifo:\fifo_instances:1:cmv_ram_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hjq1:auto_generated|cmpr_c36:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_31e.tdf
    Info (12023): Found entity 1: cntr_31e
Info (12128): Elaborating entity "cntr_31e" for hierarchy "DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1|cmv_ram_fifo:\fifo_instances:1:cmv_ram_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hjq1:auto_generated|cntr_31e:cntr_b"
Info (12128): Elaborating entity "dvi_master_interface" for hierarchy "DE4_QSYS:inst|dvi_master_interface:dvi_master_interface_0"
Warning (12125): Using design file dvi_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: dvi_master-behavioral
    Info (12023): Found entity 1: dvi_master
Info (12128): Elaborating entity "dvi_master" for hierarchy "DE4_QSYS:inst|dvi_master_interface:dvi_master_interface_0|dvi_master:dvi_master_1"
Warning (10036): Verilog HDL or VHDL warning at dvi_master.vhd(79): object "AmReadDataxD" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at dvi_master.vhd(88): used implicit default value for signal "BufDataInxD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Error (10031): Net "AmBurstCountxD[6]" at dvi_master.vhd(147) is already driven by input port "AmReadDataValidxSI", and cannot be driven by another signal File: C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/dvi_master.vhd Line: 147
Error (10032): "AmReadDataValidxSI" was declared at dvi_master.vhd(46) File: C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/dvi_master.vhd Line: 46
Error (12152): Can't elaborate user hierarchy "DE4_QSYS:inst|dvi_master_interface:dvi_master_interface_0|dvi_master:dvi_master_1" File: C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/dvi_master_interface.vhd Line: 68
Info (144001): Generated suppressed messages file C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_DDR2.map.smsg
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 45 warnings
    Error: Peak virtual memory: 673 megabytes
    Error: Processing ended: Mon May 13 18:05:47 2013
    Error: Elapsed time: 00:00:33
    Error: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_DDR2.map.smsg.


