add/sub - reg0, reg1, des

addi/subi - reg, imm5, des

std2op  - reg0, reg1, des
 or
 and
 xor

std1op
 mov
 not

mul/div
 reg0, greg1, des0, des1

float   - freg0', freg1', fdes
 fadd
 fsub
 fmul
 fdiv

opcode

5  bits opcode
15 bits args

regs
r0-r3  -  general
r4     -  Scratch
r5     -  Stack
r6     -  fetch
r7     -  ic

mem areas
1st 4bit
4st 8bit
8st 12bit
2st 16bit
1st 20bit

processor
ic
fetch

mem area
