@W: MO160 :"c:\users\aaron\desktop\fpga2\fpga\component\work\uart\uart_0\rtl\vhdl\core_obfuscated\rx_async.vhd":275:0:275:1|Register bit CUARTO1II is always 0, optimizing ...
@W: MT462 :"c:\users\aaron\desktop\fpga2\fpga\hdl\top.vhd":400:5:400:57|Net data_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
@W: MO160 :|Register bit CUARTolo0[1] is always 0, optimizing ...
@W: MT420 |Found inferred clock top|clk with period 10.00ns. Please declare a user-defined clock on object "p:clk"
