#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\Iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Iverilog\lib\ivl\va_math.vpi";
S_000001c981ead3c0 .scope module, "Experiment2" "Experiment2" 2 55;
 .timescale 0 0;
v000001c981f22400_0 .net "NAND1", 0 0, L_000001c981ec6c70;  1 drivers
v000001c981f22680_0 .net "NOR1", 0 0, L_000001c981ec71b0;  1 drivers
v000001c981f22bf0_0 .var "a", 0 0;
v000001c981f24770_0 .var "b", 0 0;
v000001c981f24310_0 .net "negativeAND1", 0 0, L_000001c981ec7ae0;  1 drivers
v000001c981f23370_0 .net "negativeOR1", 0 0, L_000001c981ec6f80;  1 drivers
v000001c981f22dd0_0 .net "oneBresult", 0 0, L_000001c981ec7840;  1 drivers
v000001c981f23b90_0 .net "twoAresult", 0 0, L_000001c981f25520;  1 drivers
v000001c981f23730_0 .net "twoBresult", 0 0, L_000001c981f25590;  1 drivers
S_000001c981ead550 .scope module, "A1" "deMorgan" 2 63, 2 5 0, S_000001c981ead3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "NAND1";
    .port_info 3 /OUTPUT 1 "negativeOR1";
    .port_info 4 /OUTPUT 1 "NOR1";
    .port_info 5 /OUTPUT 1 "negativeAND1";
L_000001c981ec7610 .functor NOT 1, v000001c981f22bf0_0, C4<0>, C4<0>, C4<0>;
L_000001c981ec7060 .functor NOT 1, v000001c981f24770_0, C4<0>, C4<0>, C4<0>;
L_000001c981ec6c70 .functor NAND 1, v000001c981f22bf0_0, v000001c981f24770_0, C4<1>, C4<1>;
L_000001c981ec6f80 .functor OR 1, L_000001c981ec7610, L_000001c981ec7060, C4<0>, C4<0>;
L_000001c981ec71b0 .functor NOR 1, v000001c981f22bf0_0, v000001c981f24770_0, C4<0>, C4<0>;
L_000001c981ec7ae0 .functor AND 1, L_000001c981ec7610, L_000001c981ec7060, C4<1>, C4<1>;
v000001c981e83190_0 .net "NAND1", 0 0, L_000001c981ec6c70;  alias, 1 drivers
v000001c981f21960_0 .net "NOR1", 0 0, L_000001c981ec71b0;  alias, 1 drivers
v000001c981f21dc0_0 .net "a", 0 0, v000001c981f22bf0_0;  1 drivers
v000001c981f21f00_0 .net "b", 0 0, v000001c981f24770_0;  1 drivers
v000001c981f21d20_0 .net "negativeAND1", 0 0, L_000001c981ec7ae0;  alias, 1 drivers
v000001c981f22180_0 .net "negativeOR1", 0 0, L_000001c981ec6f80;  alias, 1 drivers
v000001c981f22720_0 .net "notA", 0 0, L_000001c981ec7610;  1 drivers
v000001c981f21a00_0 .net "notB", 0 0, L_000001c981ec7060;  1 drivers
S_000001c981e6cf20 .scope module, "A2" "twoA" 2 65, 2 33 0, S_000001c981ead3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "x";
L_000001c981ec7920 .functor NOR 1, v000001c981f22bf0_0, v000001c981f22bf0_0, C4<0>, C4<0>;
L_000001c981ec7a00 .functor NOR 1, v000001c981f24770_0, v000001c981f24770_0, C4<0>, C4<0>;
L_000001c981f25520 .functor NOR 1, L_000001c981ec7920, L_000001c981ec7a00, C4<0>, C4<0>;
v000001c981f21aa0_0 .net "a", 0 0, v000001c981f22bf0_0;  alias, 1 drivers
v000001c981f227c0_0 .net "b", 0 0, v000001c981f24770_0;  alias, 1 drivers
v000001c981f21e60_0 .net "nor1", 0 0, L_000001c981ec7920;  1 drivers
v000001c981f21c80_0 .net "nor2", 0 0, L_000001c981ec7a00;  1 drivers
v000001c981f21b40_0 .net "x", 0 0, L_000001c981f25520;  alias, 1 drivers
S_000001c981e6d0b0 .scope module, "B1" "oneB" 2 64, 2 21 0, S_000001c981ead3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "x";
L_000001c981ec6ff0 .functor NOT 1, v000001c981f22bf0_0, C4<0>, C4<0>, C4<0>;
L_000001c981ec70d0 .functor NOT 1, v000001c981f24770_0, C4<0>, C4<0>, C4<0>;
L_000001c981ec7370 .functor OR 1, L_000001c981ec6ff0, L_000001c981ec70d0, C4<0>, C4<0>;
L_000001c981ec7840 .functor NOT 1, L_000001c981ec7370, C4<0>, C4<0>, C4<0>;
v000001c981f224a0_0 .net "a", 0 0, v000001c981f22bf0_0;  alias, 1 drivers
v000001c981f218c0_0 .net "b", 0 0, v000001c981f24770_0;  alias, 1 drivers
v000001c981f220e0_0 .net "notA", 0 0, L_000001c981ec6ff0;  1 drivers
v000001c981f22540_0 .net "notAOrnotB", 0 0, L_000001c981ec7370;  1 drivers
v000001c981f22360_0 .net "notB", 0 0, L_000001c981ec70d0;  1 drivers
v000001c981f22040_0 .net "x", 0 0, L_000001c981ec7840;  alias, 1 drivers
S_000001c981eb69e0 .scope module, "B2" "twoB" 2 66, 2 44 0, S_000001c981ead3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "x";
L_000001c981f24bf0 .functor NAND 1, v000001c981f22bf0_0, v000001c981f22bf0_0, C4<1>, C4<1>;
L_000001c981f25210 .functor NAND 1, v000001c981f24770_0, v000001c981f24770_0, C4<1>, C4<1>;
L_000001c981f25590 .functor NAND 1, L_000001c981f24bf0, L_000001c981f25210, C4<1>, C4<1>;
v000001c981f22220_0 .net "a", 0 0, v000001c981f22bf0_0;  alias, 1 drivers
v000001c981f21fa0_0 .net "b", 0 0, v000001c981f24770_0;  alias, 1 drivers
v000001c981f21be0_0 .net "nand1", 0 0, L_000001c981f24bf0;  1 drivers
v000001c981f222c0_0 .net "nand2", 0 0, L_000001c981f25210;  1 drivers
v000001c981f225e0_0 .net "x", 0 0, L_000001c981f25590;  alias, 1 drivers
    .scope S_000001c981ead3c0;
T_0 ;
    %vpi_call 2 70 "$dumpfile", "Experiment2.vcd" {0 0 0};
    %vpi_call 2 71 "$dumpvars", 32'sb11111111111111111111111111111111, S_000001c981ead550, S_000001c981e6d0b0, S_000001c981e6cf20, S_000001c981eb69e0 {0 0 0};
    %vpi_call 2 72 "$monitor", "%b", v000001c981f22400_0, v000001c981f23370_0, v000001c981f22680_0, v000001c981f24310_0, v000001c981f22dd0_0, v000001c981f23b90_0, v000001c981f23730_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001c981ead3c0;
T_1 ;
    %delay 1, 0;
    %vpi_call 2 78 "$display", "DeMorgan's Law" {0 0 0};
    %delay 1, 0;
    %vpi_call 2 79 "$display", "~((a)(b))" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %vpi_call 2 81 "$monitor", "a=%b, b=%b, n=%b", v000001c981f22bf0_0, v000001c981f24770_0, v000001c981f22400_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 87 "$display", "(~a)+(~b)" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %vpi_call 2 89 "$monitor", "a=%b, b=%b, n=%b", v000001c981f22bf0_0, v000001c981f24770_0, v000001c981f23370_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001c981f22400_0;
    %load/vec4 v000001c981f23370_0;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 2 94 "$display", "Therefore, ~((a)(b)) == (~a)+(~b)\012" {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 96 "$display", "Therefore, ~((a)(b)) != (~a)+(~b)\012" {0 0 0};
T_1.1 ;
    %delay 1, 0;
    %vpi_call 2 99 "$display", "~(a+b)" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %vpi_call 2 101 "$monitor", "a=%b, b=%b, n=%b", v000001c981f22bf0_0, v000001c981f24770_0, v000001c981f22680_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 106 "$display", "(~a)(~b)" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %vpi_call 2 108 "$monitor", "a=%b, b=%b, n=%b", v000001c981f22bf0_0, v000001c981f24770_0, v000001c981f24310_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001c981f22680_0;
    %load/vec4 v000001c981f24310_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 113 "$display", "Therefore, ~(a+b) == (~a)(~b)\012" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 115 "$display", "Therefore, ~(a+b) != (~a)(~b)\012" {0 0 0};
T_1.3 ;
    %delay 1, 0;
    %vpi_call 2 118 "$display", "part 1B" {0 0 0};
    %vpi_call 2 119 "$monitor", "a=%b, b=%b, n=%b", v000001c981f22bf0_0, v000001c981f24770_0, v000001c981f22dd0_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 123 "$display", "\012part 2A" {0 0 0};
    %vpi_call 2 124 "$monitor", "a=%b, b=%b, n=%b", v000001c981f22bf0_0, v000001c981f24770_0, v000001c981f23b90_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 128 "$display", "\012part 2B" {0 0 0};
    %vpi_call 2 129 "$monitor", "a=%b, b=%b, n=%b", v000001c981f22bf0_0, v000001c981f24770_0, v000001c981f23730_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f22bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c981f24770_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 133 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Experiment2.v";
