// Seed: 2339650457
module module_0 (
    output tri1 id_0,
    output tri id_1,
    input supply0 id_2#(1'd0),
    input wand id_3,
    output wor id_4,
    input wand id_5,
    input wire id_6,
    input supply1 id_7,
    output tri1 id_8,
    input wire id_9
);
  always_latch assign id_1 = 1;
  wire id_11;
  if (id_2) begin
    wire id_12;
  end else begin
    wire id_13 = id_9;
    integer id_14 = 1'd0;
  end
  initial id_8 = 1;
endmodule
module module_1 #(
    parameter id_17 = 32'd9,
    parameter id_18 = 32'd36
) (
    input wand id_0,
    output supply0 id_1,
    input wire id_2,
    input tri0 id_3,
    output uwire id_4,
    input tri id_5,
    output supply0 id_6,
    input tri1 id_7,
    output tri id_8,
    input wor id_9,
    input tri1 id_10,
    output supply1 id_11,
    input tri1 id_12
);
  module_0(
      id_11, id_11, id_5, id_5, id_11, id_12, id_7, id_12, id_6, id_5
  );
  wire  id_14;
  uwire id_15;
  for (id_16 = id_15; 1; id_4 = 1) begin
    defparam id_17.id_18 = 1;
  end
  assign id_4 = id_15;
endmodule
