============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/1.career/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     tamochi
   Run Date =   Wed Oct 29 19:20:46 2025

   Run on =     TAMOWIN
============================================================
RUN-1002 : start command "open_project ES8388.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_0.v(80)
HDL-1007 : analyze verilog file ../../../RTL/audio_receive.v
HDL-1007 : analyze verilog file ../../../RTL/audio_send.v
HDL-1007 : analyze verilog file ../../../RTL/audio_speak.v
HDL-1007 : undeclared symbol 'chipwatcherclk', assumed default net type 'wire' in ../../../RTL/audio_speak.v(47)
HDL-1007 : analyze verilog file ../../../RTL/es8388_config.v
HDL-1007 : analyze verilog file ../../../RTL/es8388_ctrl.v
HDL-1007 : analyze verilog file ../../../RTL/i2c_dri.v
HDL-1007 : analyze verilog file ../../../RTL/i2c_reg_cfg.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ES8388_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/1.career/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model audio_speak
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_pll_clk/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net aud_mclk_dup_1 is clkc1 of pll u_pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_pll_clk/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_pll_clk/pll_inst.
SYN-4024 : Net "aud_bclk_dup_1" drives clk pins.
SYN-4024 : Net "u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk" drives clk pins.
SYN-4025 : Tag rtl::Net aud_bclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net aud_mclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk as clock net
SYN-4025 : Tag rtl::Net u_pll_clk/clk0_out as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net aud_bclk_dup_1 to drive 80 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk to drive 59 clock pins.
PHY-1001 : Populate physical database on model audio_speak.
RUN-1001 : There are total 402 instances
RUN-0007 : 201 luts, 153 seqs, 17 mslices, 11 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 447 nets
RUN-1001 : 284 nets have 2 pins
RUN-1001 : 108 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     73      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      8      
RUN-1001 :   Yes  |  No   |  Yes  |     72      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   6   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 8
PHY-3001 : Initial placement ...
PHY-3001 : design contains 400 instances, 201 luts, 153 seqs, 28 slices, 8 macros(28 instances: 17 mslices 11 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 107421
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 400.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 64996.8, overlap = 0
PHY-3002 : Step(2): len = 40559.6, overlap = 0
PHY-3002 : Step(3): len = 27746.7, overlap = 0
PHY-3002 : Step(4): len = 21029.8, overlap = 0
PHY-3002 : Step(5): len = 17235.5, overlap = 0
PHY-3002 : Step(6): len = 15248.2, overlap = 0
PHY-3002 : Step(7): len = 13119.9, overlap = 0
PHY-3002 : Step(8): len = 12498.7, overlap = 0
PHY-3002 : Step(9): len = 11957, overlap = 0
PHY-3002 : Step(10): len = 11197.1, overlap = 0
PHY-3002 : Step(11): len = 10364.9, overlap = 0
PHY-3002 : Step(12): len = 10166.3, overlap = 0
PHY-3002 : Step(13): len = 10129.1, overlap = 0
PHY-3002 : Step(14): len = 9621.8, overlap = 0
PHY-3002 : Step(15): len = 9367.2, overlap = 0.125
PHY-3002 : Step(16): len = 9494.5, overlap = 0.375
PHY-3002 : Step(17): len = 8409.3, overlap = 0.1875
PHY-3002 : Step(18): len = 8175.6, overlap = 0
PHY-3002 : Step(19): len = 7571.7, overlap = 0
PHY-3002 : Step(20): len = 7571.7, overlap = 0
PHY-3002 : Step(21): len = 7171.7, overlap = 0
PHY-3002 : Step(22): len = 7171.7, overlap = 0
PHY-3002 : Step(23): len = 6898, overlap = 0.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002822s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(24): len = 6799.6, overlap = 7.96875
PHY-3002 : Step(25): len = 6799.6, overlap = 7.96875
PHY-3002 : Step(26): len = 6646.1, overlap = 7.96875
PHY-3002 : Step(27): len = 6646.1, overlap = 7.96875
PHY-3002 : Step(28): len = 6604.1, overlap = 7.96875
PHY-3002 : Step(29): len = 6604.1, overlap = 7.96875
PHY-3002 : Step(30): len = 6486.5, overlap = 7.96875
PHY-3002 : Step(31): len = 6486.5, overlap = 7.96875
PHY-3002 : Step(32): len = 6492.1, overlap = 7.96875
PHY-3002 : Step(33): len = 6492.1, overlap = 7.96875
PHY-3002 : Step(34): len = 6353.4, overlap = 7.96875
PHY-3002 : Step(35): len = 6353.4, overlap = 7.96875
PHY-3002 : Step(36): len = 6361.8, overlap = 7.96875
PHY-3002 : Step(37): len = 6361.8, overlap = 7.96875
PHY-3002 : Step(38): len = 6266, overlap = 7.96875
PHY-3002 : Step(39): len = 6266, overlap = 7.96875
PHY-3002 : Step(40): len = 6272, overlap = 7.96875
PHY-3002 : Step(41): len = 6272, overlap = 7.96875
PHY-3002 : Step(42): len = 6203, overlap = 7.96875
PHY-3002 : Step(43): len = 6203, overlap = 7.96875
PHY-3002 : Step(44): len = 6174.3, overlap = 7.96875
PHY-3002 : Step(45): len = 6174.3, overlap = 7.96875
PHY-3002 : Step(46): len = 6172.7, overlap = 7.96875
PHY-3002 : Step(47): len = 6172.7, overlap = 7.96875
PHY-3002 : Step(48): len = 6135.7, overlap = 7.96875
PHY-3002 : Step(49): len = 6135.7, overlap = 7.96875
PHY-3002 : Step(50): len = 6101.8, overlap = 7.96875
PHY-3002 : Step(51): len = 6101.8, overlap = 7.96875
PHY-3002 : Step(52): len = 6085.8, overlap = 7.96875
PHY-3002 : Step(53): len = 6085.8, overlap = 7.96875
PHY-3002 : Step(54): len = 6089.6, overlap = 7.96875
PHY-3002 : Step(55): len = 6089.6, overlap = 7.96875
PHY-3002 : Step(56): len = 6062.6, overlap = 7.96875
PHY-3002 : Step(57): len = 6062.6, overlap = 7.96875
PHY-3002 : Step(58): len = 6035.9, overlap = 7.96875
PHY-3002 : Step(59): len = 6035.9, overlap = 7.96875
PHY-3002 : Step(60): len = 6022.6, overlap = 7.84375
PHY-3002 : Step(61): len = 6022.6, overlap = 7.84375
PHY-3002 : Step(62): len = 6001.9, overlap = 7.84375
PHY-3002 : Step(63): len = 6001.9, overlap = 7.84375
PHY-3002 : Step(64): len = 5993.9, overlap = 7.75
PHY-3002 : Step(65): len = 5993.9, overlap = 7.75
PHY-3002 : Step(66): len = 5978.8, overlap = 7.65625
PHY-3002 : Step(67): len = 5978.8, overlap = 7.65625
PHY-3002 : Step(68): len = 5968.5, overlap = 7.65625
PHY-3002 : Step(69): len = 5968.5, overlap = 7.65625
PHY-3002 : Step(70): len = 5955.8, overlap = 7.71875
PHY-3002 : Step(71): len = 5955.8, overlap = 7.71875
PHY-3002 : Step(72): len = 5946.9, overlap = 7.71875
PHY-3002 : Step(73): len = 5946.9, overlap = 7.71875
PHY-3002 : Step(74): len = 5942.3, overlap = 7.71875
PHY-3002 : Step(75): len = 5942.3, overlap = 7.71875
PHY-3002 : Step(76): len = 5934, overlap = 7.71875
PHY-3002 : Step(77): len = 5934, overlap = 7.71875
PHY-3002 : Step(78): len = 5927.7, overlap = 7.53125
PHY-3002 : Step(79): len = 5927.7, overlap = 7.53125
PHY-3002 : Step(80): len = 5920.4, overlap = 7.53125
PHY-3002 : Step(81): len = 5920.4, overlap = 7.53125
PHY-3002 : Step(82): len = 5915.9, overlap = 7.53125
PHY-3002 : Step(83): len = 5915.9, overlap = 7.53125
PHY-3002 : Step(84): len = 5909.4, overlap = 7.71875
PHY-3002 : Step(85): len = 5909.4, overlap = 7.71875
PHY-3002 : Step(86): len = 5903, overlap = 7.71875
PHY-3002 : Step(87): len = 5903, overlap = 7.71875
PHY-3002 : Step(88): len = 5897.7, overlap = 7.71875
PHY-3002 : Step(89): len = 5897.7, overlap = 7.71875
PHY-3002 : Step(90): len = 5889.1, overlap = 7.71875
PHY-3002 : Step(91): len = 5889.1, overlap = 7.71875
PHY-3002 : Step(92): len = 5885, overlap = 7.71875
PHY-3002 : Step(93): len = 5885, overlap = 7.71875
PHY-3002 : Step(94): len = 5882.1, overlap = 7.8125
PHY-3002 : Step(95): len = 5882.1, overlap = 7.8125
PHY-3002 : Step(96): len = 5840.6, overlap = 7.8125
PHY-3002 : Step(97): len = 5840.6, overlap = 7.8125
PHY-3002 : Step(98): len = 5879.8, overlap = 7.8125
PHY-3002 : Step(99): len = 5879.8, overlap = 7.8125
PHY-3002 : Step(100): len = 5823.2, overlap = 7.6875
PHY-3002 : Step(101): len = 5823.2, overlap = 7.6875
PHY-3002 : Step(102): len = 5828.1, overlap = 7.6875
PHY-3002 : Step(103): len = 5828.1, overlap = 7.6875
PHY-3002 : Step(104): len = 5833.5, overlap = 7.6875
PHY-3002 : Step(105): len = 5833.5, overlap = 7.6875
PHY-3002 : Step(106): len = 5837.4, overlap = 7.6875
PHY-3002 : Step(107): len = 5837.4, overlap = 7.6875
PHY-3002 : Step(108): len = 5797.3, overlap = 7.6875
PHY-3002 : Step(109): len = 5797.3, overlap = 7.6875
PHY-3002 : Step(110): len = 5806.5, overlap = 7.59375
PHY-3002 : Step(111): len = 5806.5, overlap = 7.59375
PHY-3002 : Step(112): len = 5806.3, overlap = 7.75
PHY-3002 : Step(113): len = 5806.3, overlap = 7.75
PHY-3002 : Step(114): len = 5816.2, overlap = 7.75
PHY-3002 : Step(115): len = 5816.2, overlap = 7.75
PHY-3002 : Step(116): len = 5815.1, overlap = 7.75
PHY-3002 : Step(117): len = 5815.1, overlap = 7.75
PHY-3002 : Step(118): len = 5778.4, overlap = 7.75
PHY-3002 : Step(119): len = 5778.4, overlap = 7.75
PHY-3002 : Step(120): len = 5785.3, overlap = 7.625
PHY-3002 : Step(121): len = 5785.3, overlap = 7.625
PHY-3002 : Step(122): len = 5793.2, overlap = 7.53125
PHY-3002 : Step(123): len = 5793.2, overlap = 7.53125
PHY-3002 : Step(124): len = 5795.8, overlap = 7.53125
PHY-3002 : Step(125): len = 5795.8, overlap = 7.53125
PHY-3002 : Step(126): len = 5758.1, overlap = 7.4375
PHY-3002 : Step(127): len = 5758.1, overlap = 7.4375
PHY-3002 : Step(128): len = 5764.2, overlap = 7.25
PHY-3002 : Step(129): len = 5764.2, overlap = 7.25
PHY-3002 : Step(130): len = 5772.8, overlap = 7.09375
PHY-3002 : Step(131): len = 5772.8, overlap = 7.09375
PHY-3002 : Step(132): len = 5747.1, overlap = 6.9375
PHY-3002 : Step(133): len = 5747.1, overlap = 6.9375
PHY-3002 : Step(134): len = 5754.4, overlap = 6.65625
PHY-3002 : Step(135): len = 5754.4, overlap = 6.65625
PHY-3002 : Step(136): len = 5766.1, overlap = 6.84375
PHY-3002 : Step(137): len = 5766.1, overlap = 6.84375
PHY-3002 : Step(138): len = 5733.7, overlap = 6.65625
PHY-3002 : Step(139): len = 5733.7, overlap = 6.65625
PHY-3002 : Step(140): len = 5743, overlap = 6.03125
PHY-3002 : Step(141): len = 5743, overlap = 6.03125
PHY-3002 : Step(142): len = 5752.1, overlap = 5.84375
PHY-3002 : Step(143): len = 5752.1, overlap = 5.84375
PHY-3002 : Step(144): len = 5722.8, overlap = 5.65625
PHY-3002 : Step(145): len = 5722.8, overlap = 5.65625
PHY-3002 : Step(146): len = 5730.7, overlap = 5.0625
PHY-3002 : Step(147): len = 5730.7, overlap = 5.0625
PHY-3002 : Step(148): len = 5743.4, overlap = 4.625
PHY-3002 : Step(149): len = 5743.4, overlap = 4.625
PHY-3002 : Step(150): len = 5707.3, overlap = 4.28125
PHY-3002 : Step(151): len = 5707.3, overlap = 4.28125
PHY-3002 : Step(152): len = 5721.6, overlap = 3.0625
PHY-3002 : Step(153): len = 5721.6, overlap = 3.0625
PHY-3002 : Step(154): len = 5729.5, overlap = 2.40625
PHY-3002 : Step(155): len = 5729.5, overlap = 2.40625
PHY-3002 : Step(156): len = 5701.5, overlap = 2.125
PHY-3002 : Step(157): len = 5701.5, overlap = 2.125
PHY-3002 : Step(158): len = 5710.6, overlap = 1.5
PHY-3002 : Step(159): len = 5710.6, overlap = 1.5
PHY-3002 : Step(160): len = 5691, overlap = 1.1875
PHY-3002 : Step(161): len = 5691, overlap = 1.1875
PHY-3002 : Step(162): len = 5702.3, overlap = 1
PHY-3002 : Step(163): len = 5702.3, overlap = 1
PHY-3002 : Step(164): len = 5715.7, overlap = 0.5
PHY-3002 : Step(165): len = 5715.7, overlap = 0.5
PHY-3002 : Step(166): len = 5682.6, overlap = 0.375
PHY-3002 : Step(167): len = 5682.6, overlap = 0.375
PHY-3002 : Step(168): len = 5694.2, overlap = 0.25
PHY-3002 : Step(169): len = 5694.2, overlap = 0.25
PHY-3002 : Step(170): len = 5671.7, overlap = 0.125
PHY-3002 : Step(171): len = 5671.7, overlap = 0.125
PHY-3002 : Step(172): len = 5682, overlap = 0.4375
PHY-3002 : Step(173): len = 5682, overlap = 0.4375
PHY-3002 : Step(174): len = 5696.2, overlap = 1.1875
PHY-3002 : Step(175): len = 5696.2, overlap = 1.1875
PHY-3002 : Step(176): len = 5662.7, overlap = 1.3125
PHY-3002 : Step(177): len = 5662.7, overlap = 1.3125
PHY-3002 : Step(178): len = 5677.7, overlap = 1.5
PHY-3002 : Step(179): len = 5677.7, overlap = 1.5
PHY-3002 : Step(180): len = 5653.8, overlap = 1.75
PHY-3002 : Step(181): len = 5653.8, overlap = 1.75
PHY-3002 : Step(182): len = 5670.1, overlap = 1.6875
PHY-3002 : Step(183): len = 5670.1, overlap = 1.6875
PHY-3002 : Step(184): len = 5647.3, overlap = 1.75
PHY-3002 : Step(185): len = 5647.3, overlap = 1.75
PHY-3002 : Step(186): len = 5665.2, overlap = 1.75
PHY-3002 : Step(187): len = 5665.2, overlap = 1.75
PHY-3002 : Step(188): len = 5640.2, overlap = 1.75
PHY-3002 : Step(189): len = 5640.2, overlap = 1.75
PHY-3002 : Step(190): len = 5658.6, overlap = 1.8125
PHY-3002 : Step(191): len = 5658.6, overlap = 1.8125
PHY-3002 : Step(192): len = 5636.2, overlap = 1.8125
PHY-3002 : Step(193): len = 5636.2, overlap = 1.8125
PHY-3002 : Step(194): len = 5653.9, overlap = 1.9375
PHY-3002 : Step(195): len = 5653.9, overlap = 1.9375
PHY-3002 : Step(196): len = 5629.4, overlap = 1.9375
PHY-3002 : Step(197): len = 5629.4, overlap = 1.9375
PHY-3002 : Step(198): len = 5646.1, overlap = 2
PHY-3002 : Step(199): len = 5646.1, overlap = 2
PHY-3002 : Step(200): len = 5623, overlap = 2.3125
PHY-3002 : Step(201): len = 5623, overlap = 2.3125
PHY-3002 : Step(202): len = 5641.1, overlap = 2.375
PHY-3002 : Step(203): len = 5641.1, overlap = 2.375
PHY-3002 : Step(204): len = 5617.9, overlap = 2.5
PHY-3002 : Step(205): len = 5617.9, overlap = 2.5
PHY-3002 : Step(206): len = 5634.2, overlap = 2.78125
PHY-3002 : Step(207): len = 5634.2, overlap = 2.78125
PHY-3002 : Step(208): len = 5612.2, overlap = 2.875
PHY-3002 : Step(209): len = 5612.2, overlap = 2.875
PHY-3002 : Step(210): len = 5632.4, overlap = 3.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.04501e-05
PHY-3002 : Step(211): len = 5781.4, overlap = 20.9375
PHY-3002 : Step(212): len = 5781.4, overlap = 20.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.09002e-05
PHY-3002 : Step(213): len = 6051.1, overlap = 18.5625
PHY-3002 : Step(214): len = 6125.9, overlap = 18.5625
PHY-3002 : Step(215): len = 6957, overlap = 16.125
PHY-3002 : Step(216): len = 7072.5, overlap = 15.3438
PHY-3002 : Step(217): len = 6710.8, overlap = 15.5312
PHY-3002 : Step(218): len = 6706.6, overlap = 14.6562
PHY-3002 : Step(219): len = 6654.7, overlap = 14.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.18004e-05
PHY-3002 : Step(220): len = 6412.6, overlap = 15.1562
PHY-3002 : Step(221): len = 6528.2, overlap = 15.0312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.36008e-05
PHY-3002 : Step(222): len = 6717.2, overlap = 13.6562
PHY-3002 : Step(223): len = 6717.2, overlap = 13.6562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000167202
PHY-3002 : Step(224): len = 6889.1, overlap = 11.9062
PHY-3002 : Step(225): len = 7025.9, overlap = 11.7188
PHY-3002 : Step(226): len = 7250.7, overlap = 9.84375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 22.81 peak overflow 3.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/447.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 7464, over cnt = 30(0%), over = 156, worst = 16
PHY-1001 : End global iterations;  0.013690s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (114.1%)

PHY-1001 : Congestion index: top1 = 16.27, top5 = 4.63, top10 = 2.31, top15 = 1.54.
PHY-1001 : End incremental global routing;  0.055956s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (83.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1841, tnet num: 445, tinst num: 400, tnode num: 2393, tedge num: 2896.
TMR-2508 : Levelizing timing graph completed, there are 17 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.087950s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (106.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.148779s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.5%)

OPT-1001 : Current memory(MB): used = 148, reserve = 118, peak = 148.
OPT-1001 : End physical optimization;  0.152692s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (102.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 201 LUT to BLE ...
SYN-4008 : Packed 201 LUT and 82 SEQ to BLE.
SYN-4003 : Packing 71 remaining SEQ's ...
SYN-4005 : Packed 43 SEQ with LUT/SLICE
SYN-4006 : 86 single LUT's are left
SYN-4006 : 28 single SEQ's are left
SYN-4011 : Packing model "audio_speak" (AL_USER_NORMAL) with 229/277 primitive instances ...
PHY-3001 : End packing;  0.010363s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (150.8%)

PHY-1001 : Populate physical database on model audio_speak.
RUN-1001 : There are total 176 instances
RUN-1001 : 78 mslices, 78 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 199 nets have 2 pins
RUN-1001 : 113 nets have [3 - 5] pins
RUN-1001 : 23 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
PHY-3001 : design contains 174 instances, 156 slices, 8 macros(28 instances: 17 mslices 11 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7192.6, Over = 15
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.20004e-05
PHY-3002 : Step(227): len = 6853, overlap = 15.25
PHY-3002 : Step(228): len = 6884.3, overlap = 15.25
PHY-3002 : Step(229): len = 6906.2, overlap = 15.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.40008e-05
PHY-3002 : Step(230): len = 7064.9, overlap = 15
PHY-3002 : Step(231): len = 7064.9, overlap = 15
PHY-3002 : Step(232): len = 7052.1, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.80015e-05
PHY-3002 : Step(233): len = 7378.8, overlap = 12.5
PHY-3002 : Step(234): len = 7378.8, overlap = 12.5
PHY-3002 : Step(235): len = 7228.2, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033092s wall, 0.046875s user + 0.062500s system = 0.109375s CPU (330.5%)

PHY-3001 : Trial Legalized: Len = 12454
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.008458
PHY-3002 : Step(236): len = 11682.1, overlap = 1
PHY-3002 : Step(237): len = 11331, overlap = 0.75
PHY-3002 : Step(238): len = 10673.5, overlap = 1.75
PHY-3002 : Step(239): len = 10306.1, overlap = 2.25
PHY-3002 : Step(240): len = 9909.7, overlap = 3
PHY-3002 : Step(241): len = 9703.4, overlap = 3.5
PHY-3002 : Step(242): len = 9402.5, overlap = 4
PHY-3002 : Step(243): len = 9309.7, overlap = 5
PHY-3002 : Step(244): len = 9161.6, overlap = 4.25
PHY-3002 : Step(245): len = 8899.7, overlap = 5
PHY-3002 : Step(246): len = 8757.2, overlap = 5.25
PHY-3002 : Step(247): len = 8666.3, overlap = 5.75
PHY-3002 : Step(248): len = 8640.4, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004047s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10421.7, Over = 0
PHY-3001 : End spreading;  0.002112s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 10421.7, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 15/368.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 12264, over cnt = 33(0%), over = 49, worst = 3
PHY-1002 : len = 12512, over cnt = 6(0%), over = 8, worst = 3
PHY-1002 : len = 12600, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 12616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.037392s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (83.6%)

PHY-1001 : Congestion index: top1 = 19.38, top5 = 7.92, top10 = 4.14, top15 = 2.77.
PHY-1001 : End incremental global routing;  0.081938s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (95.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1577, tnet num: 366, tinst num: 174, tnode num: 1978, tedge num: 2603.
TMR-2508 : Levelizing timing graph completed, there are 17 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.062168s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (100.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.148958s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (94.4%)

OPT-1001 : Current memory(MB): used = 150, reserve = 120, peak = 150.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000299s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 297/368.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 12616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001078s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (1448.9%)

PHY-1001 : Congestion index: top1 = 19.38, top5 = 7.92, top10 = 4.14, top15 = 2.77.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000648s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 19.000000
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.200755s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (93.4%)

RUN-1003 : finish command "place" in  5.089195s wall, 5.890625s user + 7.953125s system = 13.843750s CPU (272.0%)

RUN-1004 : used memory is 138 MB, reserved memory is 108 MB, peak memory is 151 MB
RUN-1002 : start command "export_db ES8388_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/1.career/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 176 instances
RUN-1001 : 78 mslices, 78 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 199 nets have 2 pins
RUN-1001 : 113 nets have [3 - 5] pins
RUN-1001 : 23 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1577, tnet num: 366, tinst num: 174, tnode num: 1978, tedge num: 2603.
TMR-2508 : Levelizing timing graph completed, there are 17 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 78 mslices, 78 lslices, 13 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 366 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 196 clock pins, and constraint 398 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 12152, over cnt = 32(0%), over = 52, worst = 3
PHY-1002 : len = 12456, over cnt = 8(0%), over = 10, worst = 3
PHY-1002 : len = 12576, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 12592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030781s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (406.1%)

PHY-1001 : Congestion index: top1 = 19.29, top5 = 7.92, top10 = 4.12, top15 = 2.75.
PHY-1001 : End global routing;  0.076628s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (224.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 174, reserve = 144, peak = 188.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance aud_dacdat_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net aud_bclk_syn_4 will be merged with clock aud_bclk_dup_1
PHY-1001 : net aud_mclk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_pll_clk/clk0_out will be merged with clock u_pll_clk/clk0_buf
PHY-1001 : clock net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk_syn_4 will be merged with clock u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk
PHY-1001 : Current memory(MB): used = 443, reserve = 417, peak = 443.
PHY-1001 : End build detailed router design. 2.686605s wall, 2.656250s user + 0.031250s system = 2.687500s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 1% nets.
PHY-1022 : len = 7936, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.937568s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 474, reserve = 450, peak = 474.
PHY-1001 : End phase 1; 0.940125s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (99.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 61296, over cnt = 14(0%), over = 15, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 474, reserve = 450, peak = 475.
PHY-1001 : End initial routed; 0.426906s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (128.1%)

PHY-1001 : Current memory(MB): used = 474, reserve = 450, peak = 475.
PHY-1001 : End phase 2; 0.426961s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (128.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 61136, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.010047s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (311.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 61136, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.008478s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (184.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 10 feed throughs used by 9 nets
PHY-1001 : End commit to database; 0.038596s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (121.5%)

PHY-1001 : Current memory(MB): used = 485, reserve = 460, peak = 485.
PHY-1001 : End phase 3; 0.140092s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (111.5%)

PHY-1003 : Routed, final wirelength = 61136
PHY-1001 : Current memory(MB): used = 485, reserve = 460, peak = 485.
PHY-1001 : End export database. 0.004374s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  4.361036s wall, 4.406250s user + 0.078125s system = 4.484375s CPU (102.8%)

RUN-1003 : finish command "route" in  4.556638s wall, 4.625000s user + 0.140625s system = 4.765625s CPU (104.6%)

RUN-1004 : used memory is 424 MB, reserved memory is 401 MB, peak memory is 485 MB
RUN-1002 : start command "report_area -io_info -file ES8388_phy.area"
RUN-1001 : standard
***Report Model: audio_speak Device: EG4S20BG256***

IO Statistics
#IO                        13
  #input                    7
  #output                   5
  #inout                    1

Utilization Statistics
#lut                      269   out of  19600    1.37%
#reg                      153   out of  19600    0.78%
#le                       297
  #lut only               144   out of    297   48.48%
  #reg only                28   out of    297    9.43%
  #lut&reg                125   out of    297   42.09%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       13   out of    188    6.91%
  #ireg                     2
  #oreg                     3
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                                           Type               DriverType         Driver                                                          Fanout
#1        aud_bclk_dup_1                                     GCLK               io                 aud_bclk_syn_2.di                                               45
#2        u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk    GCLK               mslice             u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk_reg_syn_9.q1    43
#3        sys_clk_dup_1                                      GCLK               io                 sys_clk_syn_2.di                                                11
#4        aud_mclk_dup_1                                     GCLK               pll                u_pll_clk/pll_inst.clkc1                                        0
#5        u_pll_clk/clk0_buf                                 GCLK               pll                u_pll_clk/pll_inst.clkc0                                        0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  aud_adcdat      INPUT        R14        LVCMOS25          N/A          PULLUP       IREG     
   aud_bclk       INPUT         M6        LVCMOS25          N/A          PULLUP       NONE     
   aud_lrc        INPUT         M7        LVCMOS25          N/A          PULLUP       IREG     
   sys_clk        INPUT         R7        LVCMOS25          N/A          PULLUP       NONE     
  sys_rst_n       INPUT         A9        LVCMOS25          N/A          PULLUP       NONE     
  volume[1]       INPUT        B10        LVCMOS25          N/A          PULLUP       NONE     
  volume[0]       INPUT        A10        LVCMOS25          N/A          PULLUP       NONE     
  aud_dacdat     OUTPUT         P6        LVCMOS25           8            NONE        OREG     
   aud_mclk      OUTPUT         N5        LVCMOS25           8            NONE        NONE     
   aud_scl       OUTPUT        R12        LVCMOS25           8            NONE        OREG     
    ilaclk       OUTPUT         T5        LVCMOS25           8            NONE        NONE     
     led         OUTPUT        B14        LVCMOS25           8            NONE        NONE     
   aud_sda        INOUT         R9        LVCMOS25           8           PULLUP     OREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------+
|Instance            |Module        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------+
|top                 |audio_speak   |297    |241     |28      |159     |0       |0       |
|  u_es8388_ctrl     |es8388_ctrl   |284    |237     |25      |145     |0       |0       |
|    u_audio_receive |audio_receive |77     |46      |12      |52      |0       |0       |
|    u_audio_send    |audio_send    |27     |27      |0       |25      |0       |0       |
|    u_es8388_config |es8388_config |180    |164     |13      |68      |0       |0       |
|      u_i2c_dri     |i2c_dri       |118    |111     |5       |41      |0       |0       |
|      u_i2c_reg_cfg |i2c_reg_cfg   |62     |53      |8       |27      |0       |0       |
|  u_pll_clk         |clk_wiz_0     |1      |1       |0       |0       |0       |0       |
+----------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       184   
    #2         2        75   
    #3         3        32   
    #4         4        6    
    #5        5-10      27   
    #6       11-50      23   
    #7       51-100     1    
  Average     3.15           

RUN-1002 : start command "export_db ES8388_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ES8388_inst.bid"
RUN-1002 : start command "bitgen -bit ES8388.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 175 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 349
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 368, pip num: 3926
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 10
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 905 valid insts, and 10973 bits set as '1'.
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file ES8388.bit.
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20251029_192046.log"
