# MIPS-Single-Cycle-Datapath-Design-using-Verilog
Verilog implementation of a fully functional MIPS single cycle processor using Vivado
