// Seed: 225722879
module module_0 (
    input  tri1 id_0,
    input  tri  id_1,
    output tri1 id_2,
    input  wire id_3,
    input  wor  id_4,
    output wor  id_5
);
  assign id_5 = id_0;
  assign module_2.id_2 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output supply1 id_2
);
  assign id_2 = id_0 - id_0;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd76,
    parameter id_4 = 32'd52
) (
    input supply1 _id_0,
    output supply0 id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri _id_4
);
  parameter id_6 = 1;
  logic [id_4 : id_0  >=  1 'b0] id_7;
  ;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_2,
      id_3,
      id_1
  );
  logic id_8;
  assign id_1 = 1'h0;
endmodule
