Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Mar 15 23:25:34 2022
| Host         : DESKTOP-BN0IERJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (66)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (66)
-------------------------------
 There are 66 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.551        0.000                      0                  133        0.092        0.000                      0                  133        2.867        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK_I                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.551        0.000                      0                  133        0.207        0.000                      0                  133        2.867        0.000                       0                    68  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        2.552        0.000                      0                  133        0.207        0.000                      0                  133        2.867        0.000                       0                    68  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.551        0.000                      0                  133        0.092        0.000                      0                  133  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.551        0.000                      0                  133        0.092        0.000                      0                  133  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.828ns (22.911%)  route 2.786ns (77.089%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 5.287 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.677     2.771    KYPD/count[31]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505     5.287    KYPD/clk_out1
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[13]/C
                         clock pessimism              0.578     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429     5.322    KYPD/count_reg[13]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.828ns (22.911%)  route 2.786ns (77.089%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 5.287 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.677     2.771    KYPD/count[31]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505     5.287    KYPD/clk_out1
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[14]/C
                         clock pessimism              0.578     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429     5.322    KYPD/count_reg[14]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.828ns (22.911%)  route 2.786ns (77.089%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 5.287 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.677     2.771    KYPD/count[31]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505     5.287    KYPD/clk_out1
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[15]/C
                         clock pessimism              0.578     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429     5.322    KYPD/count_reg[15]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.828ns (22.911%)  route 2.786ns (77.089%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 5.287 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.677     2.771    KYPD/count[31]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505     5.287    KYPD/clk_out1
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[16]/C
                         clock pessimism              0.578     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429     5.322    KYPD/count_reg[16]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.828ns (22.957%)  route 2.779ns (77.043%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 5.286 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.670     2.764    KYPD/count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.504     5.286    KYPD/clk_out1
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[1]/C
                         clock pessimism              0.578     5.864    
                         clock uncertainty           -0.114     5.750    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429     5.321    KYPD/count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.321    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.828ns (22.957%)  route 2.779ns (77.043%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 5.286 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.670     2.764    KYPD/count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.504     5.286    KYPD/clk_out1
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[2]/C
                         clock pessimism              0.578     5.864    
                         clock uncertainty           -0.114     5.750    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429     5.321    KYPD/count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.321    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.828ns (22.957%)  route 2.779ns (77.043%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 5.286 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.670     2.764    KYPD/count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.504     5.286    KYPD/clk_out1
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[3]/C
                         clock pessimism              0.578     5.864    
                         clock uncertainty           -0.114     5.750    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429     5.321    KYPD/count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.321    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.828ns (22.957%)  route 2.779ns (77.043%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 5.286 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.670     2.764    KYPD/count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.504     5.286    KYPD/clk_out1
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[4]/C
                         clock pessimism              0.578     5.864    
                         clock uncertainty           -0.114     5.750    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429     5.321    KYPD/count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.321    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.021%)  route 2.769ns (76.979%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 5.288 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.660     2.754    KYPD/count[31]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  KYPD/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.506     5.288    KYPD/clk_out1
    SLICE_X0Y96          FDRE                                         r  KYPD/count_reg[29]/C
                         clock pessimism              0.578     5.866    
                         clock uncertainty           -0.114     5.752    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.429     5.323    KYPD/count_reg[29]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.021%)  route 2.769ns (76.979%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 5.288 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.660     2.754    KYPD/count[31]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  KYPD/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.506     5.288    KYPD/clk_out1
    SLICE_X0Y96          FDRE                                         r  KYPD/count_reg[30]/C
                         clock pessimism              0.578     5.866    
                         clock uncertainty           -0.114     5.752    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.429     5.323    KYPD/count_reg[30]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                  2.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 VGA/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.837%)  route 0.148ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.597    -0.550    VGA/clk_out1
    SLICE_X0Y4           FDRE                                         r  VGA/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.148    -0.262    VGA/v_sync_reg
    SLICE_X0Y5           FDRE                                         r  VGA/v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.868    -0.787    VGA/clk_out1
    SLICE_X0Y5           FDRE                                         r  VGA/v_sync_dly_reg_reg/C
                         clock pessimism              0.253    -0.534    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.066    -0.468    VGA/v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 VGA/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.146%)  route 0.140ns (49.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.597    -0.550    VGA/clk_out1
    SLICE_X3Y4           FDRE                                         r  VGA/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.140    -0.269    VGA/h_sync_reg
    SLICE_X0Y5           FDRE                                         r  VGA/h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.868    -0.787    VGA/clk_out1
    SLICE_X0Y5           FDRE                                         r  VGA/h_sync_dly_reg_reg/C
                         clock pessimism              0.253    -0.534    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.057    -0.477    VGA/h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 KYPD/col_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/Col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.190ns (54.392%)  route 0.159ns (45.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.590    -0.557    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  KYPD/col_sel_reg[1]/Q
                         net (fo=5, routed)           0.159    -0.257    KYPD/col_sel[1]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.049    -0.208 r  KYPD/Col[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    KYPD/p_0_in[3]
    SLICE_X1Y91          FDRE                                         r  KYPD/Col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.860    -0.794    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/Col_reg[3]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.107    -0.450    KYPD/Col_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 KYPD/col_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/Col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.864%)  route 0.159ns (46.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.590    -0.557    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  KYPD/col_sel_reg[1]/Q
                         net (fo=5, routed)           0.159    -0.257    KYPD/col_sel[1]
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.045    -0.212 r  KYPD/Col[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    KYPD/p_0_in[2]
    SLICE_X1Y91          FDRE                                         r  KYPD/Col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.860    -0.794    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/Col_reg[2]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    -0.465    KYPD/Col_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 KYPD/col_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/col_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.590    -0.557    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  KYPD/col_sel_reg[1]/Q
                         net (fo=5, routed)           0.170    -0.246    KYPD/col_sel[1]
    SLICE_X1Y91          LUT6 (Prop_lut6_I5_O)        0.045    -0.201 r  KYPD/col_sel[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    KYPD/col_sel[1]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.860    -0.794    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[1]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    -0.465    KYPD/col_sel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.596    -0.551    VGA/clk_out1
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGA/h_cntr_reg_reg[10]/Q
                         net (fo=4, routed)           0.122    -0.289    VGA/h_cntr_reg_reg[10]
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.178 r  VGA/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.178    VGA/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.867    -0.788    VGA/clk_out1
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[10]/C
                         clock pessimism              0.237    -0.551    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.105    -0.446    VGA/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 KYPD/col_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/col_sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.265%)  route 0.177ns (48.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.590    -0.557    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  KYPD/col_sel_reg[0]/Q
                         net (fo=6, routed)           0.177    -0.239    KYPD/col_sel[0]
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.045    -0.194 r  KYPD/col_sel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    KYPD/col_sel[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.860    -0.794    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[0]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    -0.465    KYPD/col_sel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.249ns (66.052%)  route 0.128ns (33.948%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.596    -0.551    VGA/clk_out1
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGA/h_cntr_reg_reg[11]/Q
                         net (fo=6, routed)           0.128    -0.282    VGA/h_cntr_reg_reg[11]
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.174 r  VGA/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    VGA/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.867    -0.788    VGA/clk_out1
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[11]/C
                         clock pessimism              0.237    -0.551    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.105    -0.446    VGA/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.597    -0.550    VGA/clk_out1
    SLICE_X3Y6           FDRE                                         r  VGA/h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA/h_cntr_reg_reg[7]/Q
                         net (fo=4, routed)           0.130    -0.279    VGA/h_cntr_reg_reg[7]
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.171 r  VGA/h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    VGA/h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X3Y6           FDRE                                         r  VGA/h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.868    -0.787    VGA/clk_out1
    SLICE_X3Y6           FDRE                                         r  VGA/h_cntr_reg_reg[7]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.105    -0.445    VGA/h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.597    -0.550    VGA/clk_out1
    SLICE_X1Y4           FDRE                                         r  VGA/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA/v_cntr_reg_reg[3]/Q
                         net (fo=4, routed)           0.131    -0.278    VGA/v_cntr_reg_reg[3]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.170 r  VGA/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.170    VGA/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X1Y4           FDRE                                         r  VGA/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.868    -0.787    VGA/clk_out1
    SLICE_X1Y4           FDRE                                         r  VGA/v_cntr_reg_reg[3]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.105    -0.445    VGA/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { Sys_Clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   Sys_Clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y91      KYPD/Col_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y91      KYPD/Col_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y91      KYPD/Col_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y91      KYPD/Col_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y91      KYPD/col_sel_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y91      KYPD/col_sel_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y91      KYPD/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X0Y91      KYPD/count_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/Col_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/Col_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/Col_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/Col_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/col_sel_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/col_sel_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y91      KYPD/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y91      KYPD/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y91      KYPD/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y7       VGA/h_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y7       VGA/h_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y7       VGA/h_cntr_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y7       VGA/h_cntr_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/Col_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/Col_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/Col_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/Col_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/col_sel_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/col_sel_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Sys_Clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   Sys_Clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.828ns (22.911%)  route 2.786ns (77.089%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 5.287 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.677     2.771    KYPD/count[31]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505     5.287    KYPD/clk_out1
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[13]/C
                         clock pessimism              0.578     5.865    
                         clock uncertainty           -0.113     5.752    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429     5.323    KYPD/count_reg[13]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.828ns (22.911%)  route 2.786ns (77.089%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 5.287 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.677     2.771    KYPD/count[31]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505     5.287    KYPD/clk_out1
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[14]/C
                         clock pessimism              0.578     5.865    
                         clock uncertainty           -0.113     5.752    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429     5.323    KYPD/count_reg[14]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.828ns (22.911%)  route 2.786ns (77.089%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 5.287 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.677     2.771    KYPD/count[31]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505     5.287    KYPD/clk_out1
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[15]/C
                         clock pessimism              0.578     5.865    
                         clock uncertainty           -0.113     5.752    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429     5.323    KYPD/count_reg[15]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.828ns (22.911%)  route 2.786ns (77.089%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 5.287 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.677     2.771    KYPD/count[31]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505     5.287    KYPD/clk_out1
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[16]/C
                         clock pessimism              0.578     5.865    
                         clock uncertainty           -0.113     5.752    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429     5.323    KYPD/count_reg[16]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.828ns (22.957%)  route 2.779ns (77.043%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 5.286 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.670     2.764    KYPD/count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.504     5.286    KYPD/clk_out1
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[1]/C
                         clock pessimism              0.578     5.864    
                         clock uncertainty           -0.113     5.751    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429     5.322    KYPD/count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.828ns (22.957%)  route 2.779ns (77.043%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 5.286 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.670     2.764    KYPD/count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.504     5.286    KYPD/clk_out1
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[2]/C
                         clock pessimism              0.578     5.864    
                         clock uncertainty           -0.113     5.751    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429     5.322    KYPD/count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.828ns (22.957%)  route 2.779ns (77.043%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 5.286 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.670     2.764    KYPD/count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.504     5.286    KYPD/clk_out1
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[3]/C
                         clock pessimism              0.578     5.864    
                         clock uncertainty           -0.113     5.751    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429     5.322    KYPD/count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.828ns (22.957%)  route 2.779ns (77.043%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 5.286 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.670     2.764    KYPD/count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.504     5.286    KYPD/clk_out1
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[4]/C
                         clock pessimism              0.578     5.864    
                         clock uncertainty           -0.113     5.751    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429     5.322    KYPD/count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.021%)  route 2.769ns (76.979%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 5.288 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.660     2.754    KYPD/count[31]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  KYPD/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.506     5.288    KYPD/clk_out1
    SLICE_X0Y96          FDRE                                         r  KYPD/count_reg[29]/C
                         clock pessimism              0.578     5.866    
                         clock uncertainty           -0.113     5.753    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.429     5.324    KYPD/count_reg[29]
  -------------------------------------------------------------------
                         required time                          5.324    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.021%)  route 2.769ns (76.979%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 5.288 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.660     2.754    KYPD/count[31]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  KYPD/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.506     5.288    KYPD/clk_out1
    SLICE_X0Y96          FDRE                                         r  KYPD/count_reg[30]/C
                         clock pessimism              0.578     5.866    
                         clock uncertainty           -0.113     5.753    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.429     5.324    KYPD/count_reg[30]
  -------------------------------------------------------------------
                         required time                          5.324    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                  2.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 VGA/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.837%)  route 0.148ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.597    -0.550    VGA/clk_out1
    SLICE_X0Y4           FDRE                                         r  VGA/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.148    -0.262    VGA/v_sync_reg
    SLICE_X0Y5           FDRE                                         r  VGA/v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.868    -0.787    VGA/clk_out1
    SLICE_X0Y5           FDRE                                         r  VGA/v_sync_dly_reg_reg/C
                         clock pessimism              0.253    -0.534    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.066    -0.468    VGA/v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 VGA/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.146%)  route 0.140ns (49.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.597    -0.550    VGA/clk_out1
    SLICE_X3Y4           FDRE                                         r  VGA/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.140    -0.269    VGA/h_sync_reg
    SLICE_X0Y5           FDRE                                         r  VGA/h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.868    -0.787    VGA/clk_out1
    SLICE_X0Y5           FDRE                                         r  VGA/h_sync_dly_reg_reg/C
                         clock pessimism              0.253    -0.534    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.057    -0.477    VGA/h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 KYPD/col_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/Col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.190ns (54.392%)  route 0.159ns (45.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.590    -0.557    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  KYPD/col_sel_reg[1]/Q
                         net (fo=5, routed)           0.159    -0.257    KYPD/col_sel[1]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.049    -0.208 r  KYPD/Col[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    KYPD/p_0_in[3]
    SLICE_X1Y91          FDRE                                         r  KYPD/Col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.860    -0.794    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/Col_reg[3]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.107    -0.450    KYPD/Col_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 KYPD/col_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/Col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.864%)  route 0.159ns (46.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.590    -0.557    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  KYPD/col_sel_reg[1]/Q
                         net (fo=5, routed)           0.159    -0.257    KYPD/col_sel[1]
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.045    -0.212 r  KYPD/Col[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    KYPD/p_0_in[2]
    SLICE_X1Y91          FDRE                                         r  KYPD/Col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.860    -0.794    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/Col_reg[2]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    -0.465    KYPD/Col_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 KYPD/col_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/col_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.590    -0.557    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  KYPD/col_sel_reg[1]/Q
                         net (fo=5, routed)           0.170    -0.246    KYPD/col_sel[1]
    SLICE_X1Y91          LUT6 (Prop_lut6_I5_O)        0.045    -0.201 r  KYPD/col_sel[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    KYPD/col_sel[1]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.860    -0.794    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[1]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    -0.465    KYPD/col_sel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.596    -0.551    VGA/clk_out1
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGA/h_cntr_reg_reg[10]/Q
                         net (fo=4, routed)           0.122    -0.289    VGA/h_cntr_reg_reg[10]
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.178 r  VGA/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.178    VGA/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.867    -0.788    VGA/clk_out1
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[10]/C
                         clock pessimism              0.237    -0.551    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.105    -0.446    VGA/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 KYPD/col_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/col_sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.265%)  route 0.177ns (48.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.590    -0.557    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  KYPD/col_sel_reg[0]/Q
                         net (fo=6, routed)           0.177    -0.239    KYPD/col_sel[0]
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.045    -0.194 r  KYPD/col_sel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    KYPD/col_sel[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.860    -0.794    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[0]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    -0.465    KYPD/col_sel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.249ns (66.052%)  route 0.128ns (33.948%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.596    -0.551    VGA/clk_out1
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGA/h_cntr_reg_reg[11]/Q
                         net (fo=6, routed)           0.128    -0.282    VGA/h_cntr_reg_reg[11]
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.174 r  VGA/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    VGA/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.867    -0.788    VGA/clk_out1
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[11]/C
                         clock pessimism              0.237    -0.551    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.105    -0.446    VGA/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.597    -0.550    VGA/clk_out1
    SLICE_X3Y6           FDRE                                         r  VGA/h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA/h_cntr_reg_reg[7]/Q
                         net (fo=4, routed)           0.130    -0.279    VGA/h_cntr_reg_reg[7]
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.171 r  VGA/h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    VGA/h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X3Y6           FDRE                                         r  VGA/h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.868    -0.787    VGA/clk_out1
    SLICE_X3Y6           FDRE                                         r  VGA/h_cntr_reg_reg[7]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.105    -0.445    VGA/h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.597    -0.550    VGA/clk_out1
    SLICE_X1Y4           FDRE                                         r  VGA/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA/v_cntr_reg_reg[3]/Q
                         net (fo=4, routed)           0.131    -0.278    VGA/v_cntr_reg_reg[3]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.170 r  VGA/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.170    VGA/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X1Y4           FDRE                                         r  VGA/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.868    -0.787    VGA/clk_out1
    SLICE_X1Y4           FDRE                                         r  VGA/v_cntr_reg_reg[3]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.105    -0.445    VGA/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { Sys_Clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   Sys_Clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y91      KYPD/Col_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y91      KYPD/Col_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y91      KYPD/Col_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y91      KYPD/Col_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y91      KYPD/col_sel_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y91      KYPD/col_sel_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y91      KYPD/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X0Y91      KYPD/count_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/Col_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/Col_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/Col_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/Col_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/col_sel_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/col_sel_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y91      KYPD/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y91      KYPD/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y91      KYPD/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y7       VGA/h_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y7       VGA/h_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y7       VGA/h_cntr_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y7       VGA/h_cntr_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/Col_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/Col_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/Col_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/Col_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/col_sel_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y91      KYPD/col_sel_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Sys_Clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   Sys_Clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.828ns (22.911%)  route 2.786ns (77.089%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 5.287 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.677     2.771    KYPD/count[31]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505     5.287    KYPD/clk_out1
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[13]/C
                         clock pessimism              0.578     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429     5.322    KYPD/count_reg[13]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.828ns (22.911%)  route 2.786ns (77.089%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 5.287 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.677     2.771    KYPD/count[31]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505     5.287    KYPD/clk_out1
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[14]/C
                         clock pessimism              0.578     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429     5.322    KYPD/count_reg[14]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.828ns (22.911%)  route 2.786ns (77.089%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 5.287 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.677     2.771    KYPD/count[31]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505     5.287    KYPD/clk_out1
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[15]/C
                         clock pessimism              0.578     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429     5.322    KYPD/count_reg[15]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.828ns (22.911%)  route 2.786ns (77.089%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 5.287 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.677     2.771    KYPD/count[31]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505     5.287    KYPD/clk_out1
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[16]/C
                         clock pessimism              0.578     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429     5.322    KYPD/count_reg[16]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.828ns (22.957%)  route 2.779ns (77.043%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 5.286 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.670     2.764    KYPD/count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.504     5.286    KYPD/clk_out1
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[1]/C
                         clock pessimism              0.578     5.864    
                         clock uncertainty           -0.114     5.750    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429     5.321    KYPD/count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.321    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.828ns (22.957%)  route 2.779ns (77.043%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 5.286 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.670     2.764    KYPD/count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.504     5.286    KYPD/clk_out1
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[2]/C
                         clock pessimism              0.578     5.864    
                         clock uncertainty           -0.114     5.750    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429     5.321    KYPD/count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.321    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.828ns (22.957%)  route 2.779ns (77.043%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 5.286 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.670     2.764    KYPD/count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.504     5.286    KYPD/clk_out1
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[3]/C
                         clock pessimism              0.578     5.864    
                         clock uncertainty           -0.114     5.750    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429     5.321    KYPD/count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.321    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.828ns (22.957%)  route 2.779ns (77.043%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 5.286 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.670     2.764    KYPD/count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.504     5.286    KYPD/clk_out1
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[4]/C
                         clock pessimism              0.578     5.864    
                         clock uncertainty           -0.114     5.750    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429     5.321    KYPD/count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.321    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.021%)  route 2.769ns (76.979%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 5.288 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.660     2.754    KYPD/count[31]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  KYPD/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.506     5.288    KYPD/clk_out1
    SLICE_X0Y96          FDRE                                         r  KYPD/count_reg[29]/C
                         clock pessimism              0.578     5.866    
                         clock uncertainty           -0.114     5.752    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.429     5.323    KYPD/count_reg[29]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.021%)  route 2.769ns (76.979%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 5.288 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.660     2.754    KYPD/count[31]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  KYPD/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.506     5.288    KYPD/clk_out1
    SLICE_X0Y96          FDRE                                         r  KYPD/count_reg[30]/C
                         clock pessimism              0.578     5.866    
                         clock uncertainty           -0.114     5.752    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.429     5.323    KYPD/count_reg[30]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                  2.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 VGA/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.837%)  route 0.148ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.597    -0.550    VGA/clk_out1
    SLICE_X0Y4           FDRE                                         r  VGA/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.148    -0.262    VGA/v_sync_reg
    SLICE_X0Y5           FDRE                                         r  VGA/v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.868    -0.787    VGA/clk_out1
    SLICE_X0Y5           FDRE                                         r  VGA/v_sync_dly_reg_reg/C
                         clock pessimism              0.253    -0.534    
                         clock uncertainty            0.114    -0.420    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.066    -0.354    VGA/v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 VGA/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.146%)  route 0.140ns (49.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.597    -0.550    VGA/clk_out1
    SLICE_X3Y4           FDRE                                         r  VGA/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.140    -0.269    VGA/h_sync_reg
    SLICE_X0Y5           FDRE                                         r  VGA/h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.868    -0.787    VGA/clk_out1
    SLICE_X0Y5           FDRE                                         r  VGA/h_sync_dly_reg_reg/C
                         clock pessimism              0.253    -0.534    
                         clock uncertainty            0.114    -0.420    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.057    -0.363    VGA/h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 KYPD/col_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/Col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.190ns (54.392%)  route 0.159ns (45.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.590    -0.557    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  KYPD/col_sel_reg[1]/Q
                         net (fo=5, routed)           0.159    -0.257    KYPD/col_sel[1]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.049    -0.208 r  KYPD/Col[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    KYPD/p_0_in[3]
    SLICE_X1Y91          FDRE                                         r  KYPD/Col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.860    -0.794    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/Col_reg[3]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.114    -0.443    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.107    -0.336    KYPD/Col_reg[3]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 KYPD/col_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/Col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.864%)  route 0.159ns (46.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.590    -0.557    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  KYPD/col_sel_reg[1]/Q
                         net (fo=5, routed)           0.159    -0.257    KYPD/col_sel[1]
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.045    -0.212 r  KYPD/Col[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    KYPD/p_0_in[2]
    SLICE_X1Y91          FDRE                                         r  KYPD/Col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.860    -0.794    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/Col_reg[2]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.114    -0.443    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    -0.351    KYPD/Col_reg[2]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 KYPD/col_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/col_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.590    -0.557    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  KYPD/col_sel_reg[1]/Q
                         net (fo=5, routed)           0.170    -0.246    KYPD/col_sel[1]
    SLICE_X1Y91          LUT6 (Prop_lut6_I5_O)        0.045    -0.201 r  KYPD/col_sel[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    KYPD/col_sel[1]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.860    -0.794    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[1]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.114    -0.443    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    -0.351    KYPD/col_sel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.596    -0.551    VGA/clk_out1
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGA/h_cntr_reg_reg[10]/Q
                         net (fo=4, routed)           0.122    -0.289    VGA/h_cntr_reg_reg[10]
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.178 r  VGA/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.178    VGA/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.867    -0.788    VGA/clk_out1
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[10]/C
                         clock pessimism              0.237    -0.551    
                         clock uncertainty            0.114    -0.437    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.105    -0.332    VGA/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 KYPD/col_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/col_sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.265%)  route 0.177ns (48.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.590    -0.557    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  KYPD/col_sel_reg[0]/Q
                         net (fo=6, routed)           0.177    -0.239    KYPD/col_sel[0]
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.045    -0.194 r  KYPD/col_sel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    KYPD/col_sel[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.860    -0.794    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[0]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.114    -0.443    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    -0.351    KYPD/col_sel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.249ns (66.052%)  route 0.128ns (33.948%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.596    -0.551    VGA/clk_out1
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGA/h_cntr_reg_reg[11]/Q
                         net (fo=6, routed)           0.128    -0.282    VGA/h_cntr_reg_reg[11]
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.174 r  VGA/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    VGA/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.867    -0.788    VGA/clk_out1
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[11]/C
                         clock pessimism              0.237    -0.551    
                         clock uncertainty            0.114    -0.437    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.105    -0.332    VGA/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.597    -0.550    VGA/clk_out1
    SLICE_X3Y6           FDRE                                         r  VGA/h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA/h_cntr_reg_reg[7]/Q
                         net (fo=4, routed)           0.130    -0.279    VGA/h_cntr_reg_reg[7]
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.171 r  VGA/h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    VGA/h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X3Y6           FDRE                                         r  VGA/h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.868    -0.787    VGA/clk_out1
    SLICE_X3Y6           FDRE                                         r  VGA/h_cntr_reg_reg[7]/C
                         clock pessimism              0.237    -0.550    
                         clock uncertainty            0.114    -0.436    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.105    -0.331    VGA/h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.597    -0.550    VGA/clk_out1
    SLICE_X1Y4           FDRE                                         r  VGA/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA/v_cntr_reg_reg[3]/Q
                         net (fo=4, routed)           0.131    -0.278    VGA/v_cntr_reg_reg[3]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.170 r  VGA/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.170    VGA/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X1Y4           FDRE                                         r  VGA/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.868    -0.787    VGA/clk_out1
    SLICE_X1Y4           FDRE                                         r  VGA/v_cntr_reg_reg[3]/C
                         clock pessimism              0.237    -0.550    
                         clock uncertainty            0.114    -0.436    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.105    -0.331    VGA/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.828ns (22.911%)  route 2.786ns (77.089%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 5.287 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.677     2.771    KYPD/count[31]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505     5.287    KYPD/clk_out1
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[13]/C
                         clock pessimism              0.578     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429     5.322    KYPD/count_reg[13]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.828ns (22.911%)  route 2.786ns (77.089%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 5.287 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.677     2.771    KYPD/count[31]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505     5.287    KYPD/clk_out1
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[14]/C
                         clock pessimism              0.578     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429     5.322    KYPD/count_reg[14]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.828ns (22.911%)  route 2.786ns (77.089%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 5.287 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.677     2.771    KYPD/count[31]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505     5.287    KYPD/clk_out1
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[15]/C
                         clock pessimism              0.578     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429     5.322    KYPD/count_reg[15]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.828ns (22.911%)  route 2.786ns (77.089%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 5.287 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.677     2.771    KYPD/count[31]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505     5.287    KYPD/clk_out1
    SLICE_X0Y92          FDRE                                         r  KYPD/count_reg[16]/C
                         clock pessimism              0.578     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429     5.322    KYPD/count_reg[16]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.828ns (22.957%)  route 2.779ns (77.043%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 5.286 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.670     2.764    KYPD/count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.504     5.286    KYPD/clk_out1
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[1]/C
                         clock pessimism              0.578     5.864    
                         clock uncertainty           -0.114     5.750    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429     5.321    KYPD/count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.321    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.828ns (22.957%)  route 2.779ns (77.043%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 5.286 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.670     2.764    KYPD/count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.504     5.286    KYPD/clk_out1
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[2]/C
                         clock pessimism              0.578     5.864    
                         clock uncertainty           -0.114     5.750    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429     5.321    KYPD/count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.321    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.828ns (22.957%)  route 2.779ns (77.043%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 5.286 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.670     2.764    KYPD/count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.504     5.286    KYPD/clk_out1
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[3]/C
                         clock pessimism              0.578     5.864    
                         clock uncertainty           -0.114     5.750    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429     5.321    KYPD/count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.321    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.828ns (22.957%)  route 2.779ns (77.043%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 5.286 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.670     2.764    KYPD/count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.504     5.286    KYPD/clk_out1
    SLICE_X0Y89          FDRE                                         r  KYPD/count_reg[4]/C
                         clock pessimism              0.578     5.864    
                         clock uncertainty           -0.114     5.750    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429     5.321    KYPD/count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.321    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.021%)  route 2.769ns (76.979%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 5.288 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.660     2.754    KYPD/count[31]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  KYPD/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.506     5.288    KYPD/clk_out1
    SLICE_X0Y96          FDRE                                         r  KYPD/count_reg[29]/C
                         clock pessimism              0.578     5.866    
                         clock uncertainty           -0.114     5.752    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.429     5.323    KYPD/count_reg[29]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 KYPD/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.021%)  route 2.769ns (76.979%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 5.288 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.843    KYPD/clk_out1
    SLICE_X0Y95          FDRE                                         r  KYPD/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  KYPD/count_reg[27]/Q
                         net (fo=2, routed)           0.860     0.473    KYPD/count[27]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     0.597 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.508     1.105    KYPD/count[0]_i_7_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.229 f  KYPD/count[0]_i_2/O
                         net (fo=4, routed)           0.741     1.970    KYPD/count[0]_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.094 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.660     2.754    KYPD/count[31]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  KYPD/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.506     5.288    KYPD/clk_out1
    SLICE_X0Y96          FDRE                                         r  KYPD/count_reg[30]/C
                         clock pessimism              0.578     5.866    
                         clock uncertainty           -0.114     5.752    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.429     5.323    KYPD/count_reg[30]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                  2.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 VGA/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.837%)  route 0.148ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.597    -0.550    VGA/clk_out1
    SLICE_X0Y4           FDRE                                         r  VGA/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.148    -0.262    VGA/v_sync_reg
    SLICE_X0Y5           FDRE                                         r  VGA/v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.868    -0.787    VGA/clk_out1
    SLICE_X0Y5           FDRE                                         r  VGA/v_sync_dly_reg_reg/C
                         clock pessimism              0.253    -0.534    
                         clock uncertainty            0.114    -0.420    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.066    -0.354    VGA/v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 VGA/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.146%)  route 0.140ns (49.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.597    -0.550    VGA/clk_out1
    SLICE_X3Y4           FDRE                                         r  VGA/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.140    -0.269    VGA/h_sync_reg
    SLICE_X0Y5           FDRE                                         r  VGA/h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.868    -0.787    VGA/clk_out1
    SLICE_X0Y5           FDRE                                         r  VGA/h_sync_dly_reg_reg/C
                         clock pessimism              0.253    -0.534    
                         clock uncertainty            0.114    -0.420    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.057    -0.363    VGA/h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 KYPD/col_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/Col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.190ns (54.392%)  route 0.159ns (45.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.590    -0.557    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  KYPD/col_sel_reg[1]/Q
                         net (fo=5, routed)           0.159    -0.257    KYPD/col_sel[1]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.049    -0.208 r  KYPD/Col[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    KYPD/p_0_in[3]
    SLICE_X1Y91          FDRE                                         r  KYPD/Col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.860    -0.794    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/Col_reg[3]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.114    -0.443    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.107    -0.336    KYPD/Col_reg[3]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 KYPD/col_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/Col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.864%)  route 0.159ns (46.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.590    -0.557    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  KYPD/col_sel_reg[1]/Q
                         net (fo=5, routed)           0.159    -0.257    KYPD/col_sel[1]
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.045    -0.212 r  KYPD/Col[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    KYPD/p_0_in[2]
    SLICE_X1Y91          FDRE                                         r  KYPD/Col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.860    -0.794    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/Col_reg[2]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.114    -0.443    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    -0.351    KYPD/Col_reg[2]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 KYPD/col_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/col_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.590    -0.557    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  KYPD/col_sel_reg[1]/Q
                         net (fo=5, routed)           0.170    -0.246    KYPD/col_sel[1]
    SLICE_X1Y91          LUT6 (Prop_lut6_I5_O)        0.045    -0.201 r  KYPD/col_sel[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    KYPD/col_sel[1]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.860    -0.794    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[1]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.114    -0.443    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    -0.351    KYPD/col_sel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.596    -0.551    VGA/clk_out1
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGA/h_cntr_reg_reg[10]/Q
                         net (fo=4, routed)           0.122    -0.289    VGA/h_cntr_reg_reg[10]
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.178 r  VGA/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.178    VGA/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.867    -0.788    VGA/clk_out1
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[10]/C
                         clock pessimism              0.237    -0.551    
                         clock uncertainty            0.114    -0.437    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.105    -0.332    VGA/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 KYPD/col_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/col_sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.265%)  route 0.177ns (48.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.590    -0.557    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  KYPD/col_sel_reg[0]/Q
                         net (fo=6, routed)           0.177    -0.239    KYPD/col_sel[0]
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.045    -0.194 r  KYPD/col_sel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    KYPD/col_sel[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.860    -0.794    KYPD/clk_out1
    SLICE_X1Y91          FDRE                                         r  KYPD/col_sel_reg[0]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.114    -0.443    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    -0.351    KYPD/col_sel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.249ns (66.052%)  route 0.128ns (33.948%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.596    -0.551    VGA/clk_out1
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  VGA/h_cntr_reg_reg[11]/Q
                         net (fo=6, routed)           0.128    -0.282    VGA/h_cntr_reg_reg[11]
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.174 r  VGA/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    VGA/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.867    -0.788    VGA/clk_out1
    SLICE_X3Y7           FDRE                                         r  VGA/h_cntr_reg_reg[11]/C
                         clock pessimism              0.237    -0.551    
                         clock uncertainty            0.114    -0.437    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.105    -0.332    VGA/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.597    -0.550    VGA/clk_out1
    SLICE_X3Y6           FDRE                                         r  VGA/h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA/h_cntr_reg_reg[7]/Q
                         net (fo=4, routed)           0.130    -0.279    VGA/h_cntr_reg_reg[7]
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.171 r  VGA/h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    VGA/h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X3Y6           FDRE                                         r  VGA/h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.868    -0.787    VGA/clk_out1
    SLICE_X3Y6           FDRE                                         r  VGA/h_cntr_reg_reg[7]/C
                         clock pessimism              0.237    -0.550    
                         clock uncertainty            0.114    -0.436    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.105    -0.331    VGA/h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.597    -0.550    VGA/clk_out1
    SLICE_X1Y4           FDRE                                         r  VGA/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  VGA/v_cntr_reg_reg[3]/Q
                         net (fo=4, routed)           0.131    -0.278    VGA/v_cntr_reg_reg[3]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.170 r  VGA/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.170    VGA/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X1Y4           FDRE                                         r  VGA/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.868    -0.787    VGA/clk_out1
    SLICE_X1Y4           FDRE                                         r  VGA/v_cntr_reg_reg[3]/C
                         clock pessimism              0.237    -0.550    
                         clock uncertainty            0.114    -0.436    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.105    -0.331    VGA/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.161    





