{
  "name": "ST 28nm Library",
  "installs": [
    {
      "path": "st28fdsoi",
      "base var": "ST_INSTALL_DIR"
    }
  ],
  "libraries": [
    {
      "milkyway techfile": "st28fdsoi/prods/SynopsysTechnoKit_cmos028FDSOI_6U1x_2U2x_2T8x_LB/2.2.7@20140606.1/COMMON/tech_zrt.12T.tf",
      "tlu+ files": {
        "min cap": "st28fdsoi/prods/SynopsysTechnoKit_cmos028FDSOI_6U1x_2U2x_2T8x_LB/2.2.7@20140606.1/TLUPLUS/FuncCmin/tluplus",
        "max cap": "st28fdsoi/prods/SynopsysTechnoKit_cmos028FDSOI_6U1x_2U2x_2T8x_LB/2.2.7@20140606.1/TLUPLUS/FuncCmax/tluplus"
      },
      "metal layers": [
        {
	  "name": "M1",
	  "preferred routing direction": "vertical"
	},
        {
	  "name": "M2",
	  "preferred routing direction": "horizontal"
	},
        {
	  "name": "M3",
	  "preferred routing direction": "vertical"
	},
        {
	  "name": "M4",
	  "preferred routing direction": "horizontal"
	},
        {
	  "name": "M5",
	  "preferred routing direction": "vertical"
	},
        {
	  "name": "M6",
	  "preferred routing direction": "horizontal"
	},
        {
	  "name": "B1",
	  "preferred routing direction": "vertical"
	},
        {
	  "name": "B2",
	  "preferred routing direction": "horizontal"
	},
        {
	  "name": "IA",
	  "preferred routing direction": "vertical"
	},
        {
	  "name": "IB",
	  "preferred routing direction": "horizontal"
	},
        {
	  "name": "LB",
	  "preferred routing direction": "vertical"
	}
      ],
      "provides": [
      ]
    },
    {
      "liberty file": "st28fdsoi/prods/C28SOI_SC_12_CORE_LL/3.1-00/libs/C28SOI_SC_12_CORE_LL_tt28_0.90V_0.00V_0.00V_0.00V_25C.db",
      "ccs library file": "st28fdsoi/prods/C28SOI_SC_12_CORE_LL/3.1-00/libs/C28SOI_SC_12_CORE_LL_tt28_0.90V_0.00V_0.00V_0.00V_25C.db",
      "verilog file": "st28fdsoi/prods/C28SOI_SC_12_CORE_LL/3.1-00/behaviour/verilog/C28SOI_SC_12_CORE_LL.v",
      "milkyway lib in dir": "st28fdsoi/prods/C28SOI_SC_12_CORE_LL/3.1-00/SYNOPSYS/PR/C28SOI_SC_12_CORE_LL/lib",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.90 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "type": "stdcell",
          "vt": "LL"
        }
      ]
    },
    {
      "liberty file": "st28fdsoi/prods/C28SOI_SC_12_COREPBP4_LL/3.1-00/libs/C28SOI_SC_12_COREPBP4_LL_tt28_0.90V_0.00V_0.00V_0.00V_25C.db",
      "ccs library file": "st28fdsoi/prods/C28SOI_SC_12_COREPBP4_LL/3.1-00/libs/C28SOI_SC_12_COREPBP4_LL_tt28_0.90V_0.00V_0.00V_0.00V_25C.db",
      "verilog file": "st28fdsoi/prods/C28SOI_SC_12_COREPBP4_LL/3.1-00/behaviour/verilog/C28SOI_SC_12_COREPBP4_LL.v",
      "milkyway lib in dir": "st28fdsoi/prods/C28SOI_SC_12_COREPBP4_LL/3.1-00/SYNOPSYS/PR/C28SOI_SC_12_COREPBP4_LL/lib",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.90 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "type": "stdcell",
          "vt": "LL"
        }
      ]
    },
    {
      "liberty file": "st28fdsoi/prods/C28SOI_SC_12_COREPBP10_LL/3.1-00/libs/C28SOI_SC_12_COREPBP10_LL_tt28_0.90V_0.00V_0.00V_0.00V_25C.db",
      "ccs library file": "st28fdsoi/prods/C28SOI_SC_12_COREPBP10_LL/3.1-00/libs/C28SOI_SC_12_COREPBP10_LL_tt28_0.90V_0.00V_0.00V_0.00V_25C.db",
      "verilog file": "st28fdsoi/prods/C28SOI_SC_12_COREPBP10_LL/3.1-00/behaviour/verilog/C28SOI_SC_12_COREPBP10_LL.v",
      "milkyway lib in dir": "st28fdsoi/prods/C28SOI_SC_12_COREPBP10_LL/3.1-00/SYNOPSYS/PR/C28SOI_SC_12_COREPBP10_LL/lib",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.90 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "type": "stdcell",
          "vt": "LL"
        }
      ]
    },
    {
      "liberty file": "st28fdsoi/prods/C28SOI_SC_12_COREPBP16_LL/3.1-00/libs/C28SOI_SC_12_COREPBP16_LL_tt28_0.90V_0.00V_0.00V_0.00V_25C.db",
      "ccs library file": "st28fdsoi/prods/C28SOI_SC_12_COREPBP16_LL/3.1-00/libs/C28SOI_SC_12_COREPBP16_LL_tt28_0.90V_0.00V_0.00V_0.00V_25C.db",
      "verilog file": "st28fdsoi/prods/C28SOI_SC_12_COREPBP16_LL/3.1-00/behaviour/verilog/C28SOI_SC_12_COREPBP16_LL.v",
      "milkyway lib in dir": "st28fdsoi/prods/C28SOI_SC_12_COREPBP16_LL/3.1-00/SYNOPSYS/PR/C28SOI_SC_12_COREPBP16_LL/lib",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.90 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "type": "stdcell",
          "vt": "LL"
        }
      ]
    },
    {
      "liberty file": "st28fdsoi/prods/C28SOI_SC_12_CLK_LL/3.2-00/libs/C28SOI_SC_12_CLK_LL_tt28_0.90V_0.00V_0.00V_0.00V_25C.db",
      "ccs library file": "st28fdsoi/prods/C28SOI_SC_12_CLK_LL/3.2-00/libs/C28SOI_SC_12_CLK_LL_tt28_0.90V_0.00V_0.00V_0.00V_25C.db",
      "verilog file": "st28fdsoi/prods/C28SOI_SC_12_CLK_LL/3.2-00/behaviour/verilog/C28SOI_SC_12_CLK_LL.v",
      "milkyway lib in dir": "st28fdsoi/prods/C28SOI_SC_12_CLK_LL/3.2-00/SYNOPSYS/PR/C28SOI_SC_12_CLK_LL/lib",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.90 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "type": "stdcell",
          "vt": "LL"
        }
      ]
    }
  ]
}
