	component terasic_hps_ddr3 is
		port (
			clk_clk                           : in    std_logic                      := 'X';             -- clk
			h2f_reset_reset_n                 : out   std_logic;                                         -- reset_n
			hps_f2h_sdram0_clock_clk          : in    std_logic                      := 'X';             -- clk
			hps_f2h_sdram0_data_address       : in    std_logic_vector(25 downto 0)  := (others => 'X'); -- address
			hps_f2h_sdram0_data_read          : in    std_logic                      := 'X';             -- read
			hps_f2h_sdram0_data_readdata      : out   std_logic_vector(127 downto 0);                    -- readdata
			hps_f2h_sdram0_data_write         : in    std_logic                      := 'X';             -- write
			hps_f2h_sdram0_data_writedata     : in    std_logic_vector(127 downto 0) := (others => 'X'); -- writedata
			hps_f2h_sdram0_data_readdatavalid : out   std_logic;                                         -- readdatavalid
			hps_f2h_sdram0_data_waitrequest   : out   std_logic;                                         -- waitrequest
			hps_f2h_sdram0_data_byteenable    : in    std_logic_vector(15 downto 0)  := (others => 'X'); -- byteenable
			hps_f2h_sdram0_data_burstcount    : in    std_logic_vector(8 downto 0)   := (others => 'X'); -- burstcount
			memory_mem_a                      : out   std_logic_vector(14 downto 0);                     -- mem_a
			memory_mem_ba                     : out   std_logic_vector(2 downto 0);                      -- mem_ba
			memory_mem_ck                     : out   std_logic;                                         -- mem_ck
			memory_mem_ck_n                   : out   std_logic;                                         -- mem_ck_n
			memory_mem_cke                    : out   std_logic;                                         -- mem_cke
			memory_mem_cs_n                   : out   std_logic;                                         -- mem_cs_n
			memory_mem_ras_n                  : out   std_logic;                                         -- mem_ras_n
			memory_mem_cas_n                  : out   std_logic;                                         -- mem_cas_n
			memory_mem_we_n                   : out   std_logic;                                         -- mem_we_n
			memory_mem_reset_n                : out   std_logic;                                         -- mem_reset_n
			memory_mem_dq                     : inout std_logic_vector(31 downto 0)  := (others => 'X'); -- mem_dq
			memory_mem_dqs                    : inout std_logic_vector(3 downto 0)   := (others => 'X'); -- mem_dqs
			memory_mem_dqs_n                  : inout std_logic_vector(3 downto 0)   := (others => 'X'); -- mem_dqs_n
			memory_mem_odt                    : out   std_logic;                                         -- mem_odt
			memory_mem_dm                     : out   std_logic_vector(3 downto 0);                      -- mem_dm
			memory_oct_rzqin                  : in    std_logic                      := 'X'              -- oct_rzqin
		);
	end component terasic_hps_ddr3;

