WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1263120 cumulative IPC: 3.958 (Simulation time: 00 hr 00 min 13 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1263120 cumulative IPC: 3.958 (Simulation time: 00 hr 00 min 13 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 8472724 heartbeat IPC: 1.18 cumulative IPC: 0.6935 (Simulation time: 00 hr 00 min 58 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 7209605 cumulative IPC: 0.6935 (Simulation time: 00 hr 00 min 58 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 7209605 cumulative IPC: 0.6935 (Simulation time: 00 hr 00 min 58 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/leslie3d_1116B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6935 instructions: 5000002 cycles: 7209605
CPU 0 Branch Prediction Accuracy: 96.86% MPKI: 1.496 Average ROB Occupancy at Mispredict: 269
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.5
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      94758 HIT:      13406 MISS:      81352
LLC LOAD         ACCESS:      68218 HIT:         17 MISS:      68201
LLC RFO          ACCESS:      13120 HIT:          3 MISS:      13117
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      13154 HIT:      13144 MISS:         10
LLC TRANSLATION  ACCESS:        266 HIT:        242 MISS:         24
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 814.4 cycles
cpu0_DTLB TOTAL        ACCESS:    1277993 HIT:    1267451 MISS:      10542
cpu0_DTLB LOAD         ACCESS:    1277993 HIT:    1267451 MISS:      10542
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.49 cycles
cpu0_ITLB TOTAL        ACCESS:      24470 HIT:      24470 MISS:          0
cpu0_ITLB LOAD         ACCESS:      24470 HIT:      24470 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1750620 HIT:    1164014 MISS:     586606
cpu0_L1D LOAD         ACCESS:    1166992 HIT:     754435 MISS:     412557
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     582824 HIT:     409579 MISS:     173245
cpu0_L1D TRANSLATION  ACCESS:        804 HIT:          0 MISS:        804
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 75.29 cycles
cpu0_L1I TOTAL        ACCESS:      33116 HIT:      33116 MISS:          0
cpu0_L1I LOAD         ACCESS:      33116 HIT:      33116 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     222116 HIT:     140491 MISS:      81625
cpu0_L2C LOAD         ACCESS:     127804 HIT:      59585 MISS:      68219
cpu0_L2C RFO          ACCESS:      38040 HIT:      24920 MISS:      13120
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      55468 HIT:      55448 MISS:         20
cpu0_L2C TRANSLATION  ACCESS:        804 HIT:        538 MISS:        266
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 832.7 cycles
cpu0_STLB TOTAL        ACCESS:       3377 HIT:       2575 MISS:        802
cpu0_STLB LOAD         ACCESS:       3377 HIT:       2575 MISS:        802
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 281.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      51744
  ROW_BUFFER_MISS:      29593
 AVG DBUS CONGESTED CYCLE: 3.961
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2020
  FULL:      10911
