<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 414</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page414-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce414.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">11-2&#160;Vol. 3A</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MEMORY&#160;CACHE CONTROL</p>
<p style="position:absolute;top:499px;left:68px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-414.html">Figure&#160;11-2 shows the&#160;</a>cache arrangement&#160;of&#160;Intel Core i7&#160;processor.</p>
<p style="position:absolute;top:445px;left:251px;white-space:nowrap" class="ft03">Figure&#160;11-2.&#160;&#160;Cache Structure of&#160;the&#160;Intel Core&#160;i7 Processors</p>
<p style="position:absolute;top:529px;left:231px;white-space:nowrap" class="ft03">Table 11-1. &#160;Characteristics of&#160;the&#160;Caches, TLBs, Store&#160;Buffer, and&#160;</p>
<p style="position:absolute;top:551px;left:262px;white-space:nowrap" class="ft03">Write Combining&#160;Buffer&#160;in Intel&#160;64 and IA-32 Processors</p>
<p style="position:absolute;top:575px;left:74px;white-space:nowrap" class="ft02">Cache or Buffer</p>
<p style="position:absolute;top:575px;left:202px;white-space:nowrap" class="ft02">Characteristics</p>
<p style="position:absolute;top:599px;left:74px;white-space:nowrap" class="ft02">Trace&#160;Cache</p>
<p style="position:absolute;top:596px;left:142px;white-space:nowrap" class="ft04">1</p>
<p style="position:absolute;top:599px;left:202px;white-space:nowrap" class="ft02">•&#160;Pentium&#160;4&#160;and&#160;Intel Xeon&#160;processors&#160;(Based&#160;on Intel NetBurst® microarchitecture): 12 Kμops, 8-way set&#160;</p>
<p style="position:absolute;top:614px;left:218px;white-space:nowrap" class="ft02">associative.</p>
<p style="position:absolute;top:629px;left:202px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Core&#160;i7,&#160;Intel&#160;Core&#160;2&#160;Duo,&#160;Intel</p>
<p style="position:absolute;top:627px;left:414px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:629px;left:425px;white-space:nowrap" class="ft02">&#160;Atom™, Intel Core&#160;Duo,&#160;Intel Core Solo,&#160;Pentium M processor:&#160;not&#160;</p>
<p style="position:absolute;top:644px;left:218px;white-space:nowrap" class="ft02">implemented.</p>
<p style="position:absolute;top:659px;left:202px;white-space:nowrap" class="ft02">•&#160;P6&#160;family and Pentium&#160;processors:&#160;not implemented.</p>
<p style="position:absolute;top:683px;left:74px;white-space:nowrap" class="ft02">L1&#160;Instruction&#160;Cache&#160;•&#160;Pentium 4 and Intel&#160;Xeon&#160;processors (Based&#160;on Intel NetBurst&#160;microarchitecture): not implemented.</p>
<p style="position:absolute;top:698px;left:202px;white-space:nowrap" class="ft02">•&#160;Intel Core&#160;i7&#160;processor:&#160;32-KByte,&#160;4-way set associative.</p>
<p style="position:absolute;top:713px;left:202px;white-space:nowrap" class="ft02">•&#160;Intel Core&#160;2&#160;Duo, Intel Atom, Intel Core&#160;Duo, Intel Core&#160;Solo, Pentium M processor: 32-KByte, 8-way set&#160;</p>
<p style="position:absolute;top:728px;left:218px;white-space:nowrap" class="ft02">associative.</p>
<p style="position:absolute;top:743px;left:202px;white-space:nowrap" class="ft02">•&#160;P6 family and Pentium&#160;processors:&#160;8-&#160;or&#160;16-KByte,&#160;4-way set associative,&#160;32-byte cache line&#160;size;&#160;2-way set&#160;</p>
<p style="position:absolute;top:758px;left:218px;white-space:nowrap" class="ft02">associative for&#160;earlier&#160;Pentium processors.</p>
<p style="position:absolute;top:782px;left:74px;white-space:nowrap" class="ft02">L1 Data&#160;Cache</p>
<p style="position:absolute;top:782px;left:202px;white-space:nowrap" class="ft02">•&#160;Pentium 4 and Intel Xeon&#160;processors (Based&#160;on Intel NetBurst&#160;microarchitecture): 8-KByte,&#160;4-way set&#160;</p>
<p style="position:absolute;top:797px;left:218px;white-space:nowrap" class="ft02">associative, 64-byte cache line size.</p>
<p style="position:absolute;top:812px;left:202px;white-space:nowrap" class="ft02">•&#160;Pentium&#160;4&#160;and&#160;Intel Xeon&#160;processors&#160;(Based on Intel NetBurst&#160;microarchitecture): 16-KByte,&#160;8-way set&#160;</p>
<p style="position:absolute;top:827px;left:218px;white-space:nowrap" class="ft02">associative, 64-byte cache line size.</p>
<p style="position:absolute;top:842px;left:202px;white-space:nowrap" class="ft02">•&#160;Intel Atom&#160;processors: 24-KByte, 6-way&#160;set associative,&#160;64-byte cache&#160;line&#160;size.</p>
<p style="position:absolute;top:857px;left:202px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Core&#160;i7,&#160;Intel&#160;Core&#160;2&#160;Duo,&#160;Intel&#160;Core&#160;Duo,&#160;Intel Core Solo, Pentium M and Intel Xeon processors: 32-</p>
<p style="position:absolute;top:872px;left:218px;white-space:nowrap" class="ft02">KByte, 8-way set associative,&#160;64-byte cache line size.</p>
<p style="position:absolute;top:887px;left:202px;white-space:nowrap" class="ft02">•&#160;P6 family processors: 16-KByte, 4-way set associative, 32-byte cache line size; 8-KBytes, 2-way set&#160;</p>
<p style="position:absolute;top:902px;left:218px;white-space:nowrap" class="ft02">associative for earlier P6 family processors.</p>
<p style="position:absolute;top:917px;left:202px;white-space:nowrap" class="ft02">•&#160;Pentium&#160;processors: 16-KByte, 4-way set associative,&#160;32-byte&#160;cache line&#160;size; 8-KByte,&#160;2-way set&#160;</p>
<p style="position:absolute;top:932px;left:218px;white-space:nowrap" class="ft02">associative for&#160;earlier&#160;Pentium processors.</p>
<p style="position:absolute;top:141px;left:227px;white-space:nowrap" class="ft00">Instruction Decoder&#160;and front end</p>
<p style="position:absolute;top:220px;left:257px;white-space:nowrap" class="ft00">Out-of-Order Engine</p>
<p style="position:absolute;top:158px;left:652px;white-space:nowrap" class="ft00">Chipset</p>
<p style="position:absolute;top:343px;left:303px;white-space:nowrap" class="ft00">Data&#160;Cache</p>
<p style="position:absolute;top:355px;left:310px;white-space:nowrap" class="ft00">Unit (L1)</p>
<p style="position:absolute;top:136px;left:562px;white-space:nowrap" class="ft00">Instruction</p>
<p style="position:absolute;top:149px;left:572px;white-space:nowrap" class="ft00">Cache</p>
<p style="position:absolute;top:283px;left:429px;white-space:nowrap" class="ft00">STLB</p>
<p style="position:absolute;top:288px;left:311px;white-space:nowrap" class="ft00">Data&#160;TLB</p>
<p style="position:absolute;top:361px;left:445px;white-space:nowrap" class="ft00">L2 Cache</p>
<p style="position:absolute;top:144px;left:474px;white-space:nowrap" class="ft00">ITLB</p>
<p style="position:absolute;top:376px;left:564px;white-space:nowrap" class="ft00">L3 Cache</p>
<p style="position:absolute;top:284px;left:622px;white-space:nowrap" class="ft00">IMC</p>
<p style="position:absolute;top:238px;left:604px;white-space:nowrap" class="ft00">QPI</p>
</div>
</body>
</html>
