PPA Report for dual_reset_shifter.v (Module: dual_reset_shifter)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 8
FF Count: 17
IO Count: 13
Cell Count: 55

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 705.22 MHz
Reg-to-Reg Critical Path Delay: 1.299 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
