0.6
2019.1
May 24 2019
15:06:07
C:/Users/XPC/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/synth/timing/xsim/Top_TB_time_synth.v,1748634763,verilog,,,,ALU;Banco_Registros;Generator;TopFSM;fsm_mealy;glbl,,,,,,,,
C:/Users/XPC/Desktop/TallerDigitales/Lab2/Eje5/Top_TB.sv,1748628586,systemVerilog,,,,Top_TB,,,,,,,,
