
imu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000688c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08006a2c  08006a2c  00016a2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a74  08006a74  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006a74  08006a74  00016a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a7c  08006a7c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08006a7c  08006a7c  00016a7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08006a84  08006a84  00016a84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006a8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004a54  20000074  08006b00  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004ac8  08006b00  00024ac8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019ff3  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000312e  00000000  00000000  0003a097  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000015b8  00000000  00000000  0003d1c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001488  00000000  00000000  0003e780  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017b7d  00000000  00000000  0003fc08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000104df  00000000  00000000  00057785  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00098b07  00000000  00000000  00067c64  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0010076b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e7c  00000000  00000000  001007e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006a14 	.word	0x08006a14

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08006a14 	.word	0x08006a14

080001e0 <__aeabi_drsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001e4:	e002      	b.n	80001ec <__adddf3>
 80001e6:	bf00      	nop

080001e8 <__aeabi_dsub>:
 80001e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001ec <__adddf3>:
 80001ec:	b530      	push	{r4, r5, lr}
 80001ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f6:	ea94 0f05 	teq	r4, r5
 80001fa:	bf08      	it	eq
 80001fc:	ea90 0f02 	teqeq	r0, r2
 8000200:	bf1f      	itttt	ne
 8000202:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000206:	ea55 0c02 	orrsne.w	ip, r5, r2
 800020a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000212:	f000 80e2 	beq.w	80003da <__adddf3+0x1ee>
 8000216:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800021a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021e:	bfb8      	it	lt
 8000220:	426d      	neglt	r5, r5
 8000222:	dd0c      	ble.n	800023e <__adddf3+0x52>
 8000224:	442c      	add	r4, r5
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	ea82 0000 	eor.w	r0, r2, r0
 8000232:	ea83 0101 	eor.w	r1, r3, r1
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	2d36      	cmp	r5, #54	; 0x36
 8000240:	bf88      	it	hi
 8000242:	bd30      	pophi	{r4, r5, pc}
 8000244:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000248:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800024c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000250:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000254:	d002      	beq.n	800025c <__adddf3+0x70>
 8000256:	4240      	negs	r0, r0
 8000258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800025c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000260:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000264:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000268:	d002      	beq.n	8000270 <__adddf3+0x84>
 800026a:	4252      	negs	r2, r2
 800026c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000270:	ea94 0f05 	teq	r4, r5
 8000274:	f000 80a7 	beq.w	80003c6 <__adddf3+0x1da>
 8000278:	f1a4 0401 	sub.w	r4, r4, #1
 800027c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000280:	db0d      	blt.n	800029e <__adddf3+0xb2>
 8000282:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000286:	fa22 f205 	lsr.w	r2, r2, r5
 800028a:	1880      	adds	r0, r0, r2
 800028c:	f141 0100 	adc.w	r1, r1, #0
 8000290:	fa03 f20e 	lsl.w	r2, r3, lr
 8000294:	1880      	adds	r0, r0, r2
 8000296:	fa43 f305 	asr.w	r3, r3, r5
 800029a:	4159      	adcs	r1, r3
 800029c:	e00e      	b.n	80002bc <__adddf3+0xd0>
 800029e:	f1a5 0520 	sub.w	r5, r5, #32
 80002a2:	f10e 0e20 	add.w	lr, lr, #32
 80002a6:	2a01      	cmp	r2, #1
 80002a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ac:	bf28      	it	cs
 80002ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	18c0      	adds	r0, r0, r3
 80002b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002c0:	d507      	bpl.n	80002d2 <__adddf3+0xe6>
 80002c2:	f04f 0e00 	mov.w	lr, #0
 80002c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80002d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002d6:	d31b      	bcc.n	8000310 <__adddf3+0x124>
 80002d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002dc:	d30c      	bcc.n	80002f8 <__adddf3+0x10c>
 80002de:	0849      	lsrs	r1, r1, #1
 80002e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e8:	f104 0401 	add.w	r4, r4, #1
 80002ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002f4:	f080 809a 	bcs.w	800042c <__adddf3+0x240>
 80002f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002fc:	bf08      	it	eq
 80002fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000302:	f150 0000 	adcs.w	r0, r0, #0
 8000306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800030a:	ea41 0105 	orr.w	r1, r1, r5
 800030e:	bd30      	pop	{r4, r5, pc}
 8000310:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000314:	4140      	adcs	r0, r0
 8000316:	eb41 0101 	adc.w	r1, r1, r1
 800031a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800031e:	f1a4 0401 	sub.w	r4, r4, #1
 8000322:	d1e9      	bne.n	80002f8 <__adddf3+0x10c>
 8000324:	f091 0f00 	teq	r1, #0
 8000328:	bf04      	itt	eq
 800032a:	4601      	moveq	r1, r0
 800032c:	2000      	moveq	r0, #0
 800032e:	fab1 f381 	clz	r3, r1
 8000332:	bf08      	it	eq
 8000334:	3320      	addeq	r3, #32
 8000336:	f1a3 030b 	sub.w	r3, r3, #11
 800033a:	f1b3 0220 	subs.w	r2, r3, #32
 800033e:	da0c      	bge.n	800035a <__adddf3+0x16e>
 8000340:	320c      	adds	r2, #12
 8000342:	dd08      	ble.n	8000356 <__adddf3+0x16a>
 8000344:	f102 0c14 	add.w	ip, r2, #20
 8000348:	f1c2 020c 	rsb	r2, r2, #12
 800034c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000350:	fa21 f102 	lsr.w	r1, r1, r2
 8000354:	e00c      	b.n	8000370 <__adddf3+0x184>
 8000356:	f102 0214 	add.w	r2, r2, #20
 800035a:	bfd8      	it	le
 800035c:	f1c2 0c20 	rsble	ip, r2, #32
 8000360:	fa01 f102 	lsl.w	r1, r1, r2
 8000364:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000368:	bfdc      	itt	le
 800036a:	ea41 010c 	orrle.w	r1, r1, ip
 800036e:	4090      	lslle	r0, r2
 8000370:	1ae4      	subs	r4, r4, r3
 8000372:	bfa2      	ittt	ge
 8000374:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000378:	4329      	orrge	r1, r5
 800037a:	bd30      	popge	{r4, r5, pc}
 800037c:	ea6f 0404 	mvn.w	r4, r4
 8000380:	3c1f      	subs	r4, #31
 8000382:	da1c      	bge.n	80003be <__adddf3+0x1d2>
 8000384:	340c      	adds	r4, #12
 8000386:	dc0e      	bgt.n	80003a6 <__adddf3+0x1ba>
 8000388:	f104 0414 	add.w	r4, r4, #20
 800038c:	f1c4 0220 	rsb	r2, r4, #32
 8000390:	fa20 f004 	lsr.w	r0, r0, r4
 8000394:	fa01 f302 	lsl.w	r3, r1, r2
 8000398:	ea40 0003 	orr.w	r0, r0, r3
 800039c:	fa21 f304 	lsr.w	r3, r1, r4
 80003a0:	ea45 0103 	orr.w	r1, r5, r3
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	f1c4 040c 	rsb	r4, r4, #12
 80003aa:	f1c4 0220 	rsb	r2, r4, #32
 80003ae:	fa20 f002 	lsr.w	r0, r0, r2
 80003b2:	fa01 f304 	lsl.w	r3, r1, r4
 80003b6:	ea40 0003 	orr.w	r0, r0, r3
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	fa21 f004 	lsr.w	r0, r1, r4
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f094 0f00 	teq	r4, #0
 80003ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ce:	bf06      	itte	eq
 80003d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003d4:	3401      	addeq	r4, #1
 80003d6:	3d01      	subne	r5, #1
 80003d8:	e74e      	b.n	8000278 <__adddf3+0x8c>
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf18      	it	ne
 80003e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e4:	d029      	beq.n	800043a <__adddf3+0x24e>
 80003e6:	ea94 0f05 	teq	r4, r5
 80003ea:	bf08      	it	eq
 80003ec:	ea90 0f02 	teqeq	r0, r2
 80003f0:	d005      	beq.n	80003fe <__adddf3+0x212>
 80003f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f6:	bf04      	itt	eq
 80003f8:	4619      	moveq	r1, r3
 80003fa:	4610      	moveq	r0, r2
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea91 0f03 	teq	r1, r3
 8000402:	bf1e      	ittt	ne
 8000404:	2100      	movne	r1, #0
 8000406:	2000      	movne	r0, #0
 8000408:	bd30      	popne	{r4, r5, pc}
 800040a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040e:	d105      	bne.n	800041c <__adddf3+0x230>
 8000410:	0040      	lsls	r0, r0, #1
 8000412:	4149      	adcs	r1, r1
 8000414:	bf28      	it	cs
 8000416:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800041a:	bd30      	pop	{r4, r5, pc}
 800041c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000420:	bf3c      	itt	cc
 8000422:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000426:	bd30      	popcc	{r4, r5, pc}
 8000428:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800042c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000430:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000434:	f04f 0000 	mov.w	r0, #0
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf1a      	itte	ne
 8000440:	4619      	movne	r1, r3
 8000442:	4610      	movne	r0, r2
 8000444:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000448:	bf1c      	itt	ne
 800044a:	460b      	movne	r3, r1
 800044c:	4602      	movne	r2, r0
 800044e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000452:	bf06      	itte	eq
 8000454:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000458:	ea91 0f03 	teqeq	r1, r3
 800045c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	bf00      	nop

08000464 <__aeabi_ui2d>:
 8000464:	f090 0f00 	teq	r0, #0
 8000468:	bf04      	itt	eq
 800046a:	2100      	moveq	r1, #0
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000474:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000478:	f04f 0500 	mov.w	r5, #0
 800047c:	f04f 0100 	mov.w	r1, #0
 8000480:	e750      	b.n	8000324 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_i2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800049c:	bf48      	it	mi
 800049e:	4240      	negmi	r0, r0
 80004a0:	f04f 0100 	mov.w	r1, #0
 80004a4:	e73e      	b.n	8000324 <__adddf3+0x138>
 80004a6:	bf00      	nop

080004a8 <__aeabi_f2d>:
 80004a8:	0042      	lsls	r2, r0, #1
 80004aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80004b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b6:	bf1f      	itttt	ne
 80004b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004c4:	4770      	bxne	lr
 80004c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ca:	bf08      	it	eq
 80004cc:	4770      	bxeq	lr
 80004ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004d2:	bf04      	itt	eq
 80004d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d8:	4770      	bxeq	lr
 80004da:	b530      	push	{r4, r5, lr}
 80004dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e71c      	b.n	8000324 <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_ul2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f04f 0500 	mov.w	r5, #0
 80004fa:	e00a      	b.n	8000512 <__aeabi_l2d+0x16>

080004fc <__aeabi_l2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800050a:	d502      	bpl.n	8000512 <__aeabi_l2d+0x16>
 800050c:	4240      	negs	r0, r0
 800050e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000512:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000516:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051e:	f43f aed8 	beq.w	80002d2 <__adddf3+0xe6>
 8000522:	f04f 0203 	mov.w	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000542:	fa20 f002 	lsr.w	r0, r0, r2
 8000546:	fa01 fe03 	lsl.w	lr, r1, r3
 800054a:	ea40 000e 	orr.w	r0, r0, lr
 800054e:	fa21 f102 	lsr.w	r1, r1, r2
 8000552:	4414      	add	r4, r2
 8000554:	e6bd      	b.n	80002d2 <__adddf3+0xe6>
 8000556:	bf00      	nop

08000558 <__aeabi_dmul>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800055e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000562:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000566:	bf1d      	ittte	ne
 8000568:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800056c:	ea94 0f0c 	teqne	r4, ip
 8000570:	ea95 0f0c 	teqne	r5, ip
 8000574:	f000 f8de 	bleq	8000734 <__aeabi_dmul+0x1dc>
 8000578:	442c      	add	r4, r5
 800057a:	ea81 0603 	eor.w	r6, r1, r3
 800057e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000582:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000586:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058a:	bf18      	it	ne
 800058c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000590:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000594:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000598:	d038      	beq.n	800060c <__aeabi_dmul+0xb4>
 800059a:	fba0 ce02 	umull	ip, lr, r0, r2
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ae:	f04f 0600 	mov.w	r6, #0
 80005b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005b6:	f09c 0f00 	teq	ip, #0
 80005ba:	bf18      	it	ne
 80005bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005cc:	d204      	bcs.n	80005d8 <__aeabi_dmul+0x80>
 80005ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d2:	416d      	adcs	r5, r5
 80005d4:	eb46 0606 	adc.w	r6, r6, r6
 80005d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f0:	bf88      	it	hi
 80005f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005f6:	d81e      	bhi.n	8000636 <__aeabi_dmul+0xde>
 80005f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005fc:	bf08      	it	eq
 80005fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000602:	f150 0000 	adcs.w	r0, r0, #0
 8000606:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000610:	ea46 0101 	orr.w	r1, r6, r1
 8000614:	ea40 0002 	orr.w	r0, r0, r2
 8000618:	ea81 0103 	eor.w	r1, r1, r3
 800061c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000620:	bfc2      	ittt	gt
 8000622:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000626:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062a:	bd70      	popgt	{r4, r5, r6, pc}
 800062c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000630:	f04f 0e00 	mov.w	lr, #0
 8000634:	3c01      	subs	r4, #1
 8000636:	f300 80ab 	bgt.w	8000790 <__aeabi_dmul+0x238>
 800063a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800063e:	bfde      	ittt	le
 8000640:	2000      	movle	r0, #0
 8000642:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000646:	bd70      	pople	{r4, r5, r6, pc}
 8000648:	f1c4 0400 	rsb	r4, r4, #0
 800064c:	3c20      	subs	r4, #32
 800064e:	da35      	bge.n	80006bc <__aeabi_dmul+0x164>
 8000650:	340c      	adds	r4, #12
 8000652:	dc1b      	bgt.n	800068c <__aeabi_dmul+0x134>
 8000654:	f104 0414 	add.w	r4, r4, #20
 8000658:	f1c4 0520 	rsb	r5, r4, #32
 800065c:	fa00 f305 	lsl.w	r3, r0, r5
 8000660:	fa20 f004 	lsr.w	r0, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea40 0002 	orr.w	r0, r0, r2
 800066c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000670:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000674:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000678:	fa21 f604 	lsr.w	r6, r1, r4
 800067c:	eb42 0106 	adc.w	r1, r2, r6
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f1c4 040c 	rsb	r4, r4, #12
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f304 	lsl.w	r3, r0, r4
 8000698:	fa20 f005 	lsr.w	r0, r0, r5
 800069c:	fa01 f204 	lsl.w	r2, r1, r4
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ac:	f141 0100 	adc.w	r1, r1, #0
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 0520 	rsb	r5, r4, #32
 80006c0:	fa00 f205 	lsl.w	r2, r0, r5
 80006c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c8:	fa20 f304 	lsr.w	r3, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea43 0302 	orr.w	r3, r3, r2
 80006d4:	fa21 f004 	lsr.w	r0, r1, r4
 80006d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006dc:	fa21 f204 	lsr.w	r2, r1, r4
 80006e0:	ea20 0002 	bic.w	r0, r0, r2
 80006e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f094 0f00 	teq	r4, #0
 80006f8:	d10f      	bne.n	800071a <__aeabi_dmul+0x1c2>
 80006fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006fe:	0040      	lsls	r0, r0, #1
 8000700:	eb41 0101 	adc.w	r1, r1, r1
 8000704:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3c01      	subeq	r4, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1a6>
 800070e:	ea41 0106 	orr.w	r1, r1, r6
 8000712:	f095 0f00 	teq	r5, #0
 8000716:	bf18      	it	ne
 8000718:	4770      	bxne	lr
 800071a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800071e:	0052      	lsls	r2, r2, #1
 8000720:	eb43 0303 	adc.w	r3, r3, r3
 8000724:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3d01      	subeq	r5, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1c6>
 800072e:	ea43 0306 	orr.w	r3, r3, r6
 8000732:	4770      	bx	lr
 8000734:	ea94 0f0c 	teq	r4, ip
 8000738:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800073c:	bf18      	it	ne
 800073e:	ea95 0f0c 	teqne	r5, ip
 8000742:	d00c      	beq.n	800075e <__aeabi_dmul+0x206>
 8000744:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000748:	bf18      	it	ne
 800074a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074e:	d1d1      	bne.n	80006f4 <__aeabi_dmul+0x19c>
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd70      	pop	{r4, r5, r6, pc}
 800075e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000762:	bf06      	itte	eq
 8000764:	4610      	moveq	r0, r2
 8000766:	4619      	moveq	r1, r3
 8000768:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076c:	d019      	beq.n	80007a2 <__aeabi_dmul+0x24a>
 800076e:	ea94 0f0c 	teq	r4, ip
 8000772:	d102      	bne.n	800077a <__aeabi_dmul+0x222>
 8000774:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000778:	d113      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800077a:	ea95 0f0c 	teq	r5, ip
 800077e:	d105      	bne.n	800078c <__aeabi_dmul+0x234>
 8000780:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000784:	bf1c      	itt	ne
 8000786:	4610      	movne	r0, r2
 8000788:	4619      	movne	r1, r3
 800078a:	d10a      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800078c:	ea81 0103 	eor.w	r1, r1, r3
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000798:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800079c:	f04f 0000 	mov.w	r0, #0
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
 80007a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007aa:	bd70      	pop	{r4, r5, r6, pc}

080007ac <__aeabi_ddiv>:
 80007ac:	b570      	push	{r4, r5, r6, lr}
 80007ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ba:	bf1d      	ittte	ne
 80007bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c0:	ea94 0f0c 	teqne	r4, ip
 80007c4:	ea95 0f0c 	teqne	r5, ip
 80007c8:	f000 f8a7 	bleq	800091a <__aeabi_ddiv+0x16e>
 80007cc:	eba4 0405 	sub.w	r4, r4, r5
 80007d0:	ea81 0e03 	eor.w	lr, r1, r3
 80007d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007dc:	f000 8088 	beq.w	80008f0 <__aeabi_ddiv+0x144>
 80007e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000800:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000804:	429d      	cmp	r5, r3
 8000806:	bf08      	it	eq
 8000808:	4296      	cmpeq	r6, r2
 800080a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800080e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000812:	d202      	bcs.n	800081a <__aeabi_ddiv+0x6e>
 8000814:	085b      	lsrs	r3, r3, #1
 8000816:	ea4f 0232 	mov.w	r2, r2, rrx
 800081a:	1ab6      	subs	r6, r6, r2
 800081c:	eb65 0503 	sbc.w	r5, r5, r3
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800082a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000888:	ea55 0e06 	orrs.w	lr, r5, r6
 800088c:	d018      	beq.n	80008c0 <__aeabi_ddiv+0x114>
 800088e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000892:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000896:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800089e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008aa:	d1c0      	bne.n	800082e <__aeabi_ddiv+0x82>
 80008ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b0:	d10b      	bne.n	80008ca <__aeabi_ddiv+0x11e>
 80008b2:	ea41 0100 	orr.w	r1, r1, r0
 80008b6:	f04f 0000 	mov.w	r0, #0
 80008ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008be:	e7b6      	b.n	800082e <__aeabi_ddiv+0x82>
 80008c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c4:	bf04      	itt	eq
 80008c6:	4301      	orreq	r1, r0
 80008c8:	2000      	moveq	r0, #0
 80008ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ce:	bf88      	it	hi
 80008d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008d4:	f63f aeaf 	bhi.w	8000636 <__aeabi_dmul+0xde>
 80008d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008dc:	bf04      	itt	eq
 80008de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008e6:	f150 0000 	adcs.w	r0, r0, #0
 80008ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	pop	{r4, r5, r6, pc}
 80008f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008fc:	bfc2      	ittt	gt
 80008fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000902:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000906:	bd70      	popgt	{r4, r5, r6, pc}
 8000908:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800090c:	f04f 0e00 	mov.w	lr, #0
 8000910:	3c01      	subs	r4, #1
 8000912:	e690      	b.n	8000636 <__aeabi_dmul+0xde>
 8000914:	ea45 0e06 	orr.w	lr, r5, r6
 8000918:	e68d      	b.n	8000636 <__aeabi_dmul+0xde>
 800091a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800091e:	ea94 0f0c 	teq	r4, ip
 8000922:	bf08      	it	eq
 8000924:	ea95 0f0c 	teqeq	r5, ip
 8000928:	f43f af3b 	beq.w	80007a2 <__aeabi_dmul+0x24a>
 800092c:	ea94 0f0c 	teq	r4, ip
 8000930:	d10a      	bne.n	8000948 <__aeabi_ddiv+0x19c>
 8000932:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000936:	f47f af34 	bne.w	80007a2 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	f47f af25 	bne.w	800078c <__aeabi_dmul+0x234>
 8000942:	4610      	mov	r0, r2
 8000944:	4619      	mov	r1, r3
 8000946:	e72c      	b.n	80007a2 <__aeabi_dmul+0x24a>
 8000948:	ea95 0f0c 	teq	r5, ip
 800094c:	d106      	bne.n	800095c <__aeabi_ddiv+0x1b0>
 800094e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000952:	f43f aefd 	beq.w	8000750 <__aeabi_dmul+0x1f8>
 8000956:	4610      	mov	r0, r2
 8000958:	4619      	mov	r1, r3
 800095a:	e722      	b.n	80007a2 <__aeabi_dmul+0x24a>
 800095c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000960:	bf18      	it	ne
 8000962:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000966:	f47f aec5 	bne.w	80006f4 <__aeabi_dmul+0x19c>
 800096a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800096e:	f47f af0d 	bne.w	800078c <__aeabi_dmul+0x234>
 8000972:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000976:	f47f aeeb 	bne.w	8000750 <__aeabi_dmul+0x1f8>
 800097a:	e712      	b.n	80007a2 <__aeabi_dmul+0x24a>

0800097c <__aeabi_uldivmod>:
 800097c:	b953      	cbnz	r3, 8000994 <__aeabi_uldivmod+0x18>
 800097e:	b94a      	cbnz	r2, 8000994 <__aeabi_uldivmod+0x18>
 8000980:	2900      	cmp	r1, #0
 8000982:	bf08      	it	eq
 8000984:	2800      	cmpeq	r0, #0
 8000986:	bf1c      	itt	ne
 8000988:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 800098c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000990:	f000 b972 	b.w	8000c78 <__aeabi_idiv0>
 8000994:	f1ad 0c08 	sub.w	ip, sp, #8
 8000998:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800099c:	f000 f806 	bl	80009ac <__udivmoddi4>
 80009a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009a8:	b004      	add	sp, #16
 80009aa:	4770      	bx	lr

080009ac <__udivmoddi4>:
 80009ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009b0:	9e08      	ldr	r6, [sp, #32]
 80009b2:	4604      	mov	r4, r0
 80009b4:	4688      	mov	r8, r1
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d14b      	bne.n	8000a52 <__udivmoddi4+0xa6>
 80009ba:	428a      	cmp	r2, r1
 80009bc:	4615      	mov	r5, r2
 80009be:	d967      	bls.n	8000a90 <__udivmoddi4+0xe4>
 80009c0:	fab2 f282 	clz	r2, r2
 80009c4:	b14a      	cbz	r2, 80009da <__udivmoddi4+0x2e>
 80009c6:	f1c2 0720 	rsb	r7, r2, #32
 80009ca:	fa01 f302 	lsl.w	r3, r1, r2
 80009ce:	fa20 f707 	lsr.w	r7, r0, r7
 80009d2:	4095      	lsls	r5, r2
 80009d4:	ea47 0803 	orr.w	r8, r7, r3
 80009d8:	4094      	lsls	r4, r2
 80009da:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80009de:	0c23      	lsrs	r3, r4, #16
 80009e0:	fbb8 f7fe 	udiv	r7, r8, lr
 80009e4:	fa1f fc85 	uxth.w	ip, r5
 80009e8:	fb0e 8817 	mls	r8, lr, r7, r8
 80009ec:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80009f0:	fb07 f10c 	mul.w	r1, r7, ip
 80009f4:	4299      	cmp	r1, r3
 80009f6:	d909      	bls.n	8000a0c <__udivmoddi4+0x60>
 80009f8:	18eb      	adds	r3, r5, r3
 80009fa:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80009fe:	f080 811b 	bcs.w	8000c38 <__udivmoddi4+0x28c>
 8000a02:	4299      	cmp	r1, r3
 8000a04:	f240 8118 	bls.w	8000c38 <__udivmoddi4+0x28c>
 8000a08:	3f02      	subs	r7, #2
 8000a0a:	442b      	add	r3, r5
 8000a0c:	1a5b      	subs	r3, r3, r1
 8000a0e:	b2a4      	uxth	r4, r4
 8000a10:	fbb3 f0fe 	udiv	r0, r3, lr
 8000a14:	fb0e 3310 	mls	r3, lr, r0, r3
 8000a18:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a1c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000a20:	45a4      	cmp	ip, r4
 8000a22:	d909      	bls.n	8000a38 <__udivmoddi4+0x8c>
 8000a24:	192c      	adds	r4, r5, r4
 8000a26:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000a2a:	f080 8107 	bcs.w	8000c3c <__udivmoddi4+0x290>
 8000a2e:	45a4      	cmp	ip, r4
 8000a30:	f240 8104 	bls.w	8000c3c <__udivmoddi4+0x290>
 8000a34:	3802      	subs	r0, #2
 8000a36:	442c      	add	r4, r5
 8000a38:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000a3c:	eba4 040c 	sub.w	r4, r4, ip
 8000a40:	2700      	movs	r7, #0
 8000a42:	b11e      	cbz	r6, 8000a4c <__udivmoddi4+0xa0>
 8000a44:	40d4      	lsrs	r4, r2
 8000a46:	2300      	movs	r3, #0
 8000a48:	e9c6 4300 	strd	r4, r3, [r6]
 8000a4c:	4639      	mov	r1, r7
 8000a4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a52:	428b      	cmp	r3, r1
 8000a54:	d909      	bls.n	8000a6a <__udivmoddi4+0xbe>
 8000a56:	2e00      	cmp	r6, #0
 8000a58:	f000 80eb 	beq.w	8000c32 <__udivmoddi4+0x286>
 8000a5c:	2700      	movs	r7, #0
 8000a5e:	e9c6 0100 	strd	r0, r1, [r6]
 8000a62:	4638      	mov	r0, r7
 8000a64:	4639      	mov	r1, r7
 8000a66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a6a:	fab3 f783 	clz	r7, r3
 8000a6e:	2f00      	cmp	r7, #0
 8000a70:	d147      	bne.n	8000b02 <__udivmoddi4+0x156>
 8000a72:	428b      	cmp	r3, r1
 8000a74:	d302      	bcc.n	8000a7c <__udivmoddi4+0xd0>
 8000a76:	4282      	cmp	r2, r0
 8000a78:	f200 80fa 	bhi.w	8000c70 <__udivmoddi4+0x2c4>
 8000a7c:	1a84      	subs	r4, r0, r2
 8000a7e:	eb61 0303 	sbc.w	r3, r1, r3
 8000a82:	2001      	movs	r0, #1
 8000a84:	4698      	mov	r8, r3
 8000a86:	2e00      	cmp	r6, #0
 8000a88:	d0e0      	beq.n	8000a4c <__udivmoddi4+0xa0>
 8000a8a:	e9c6 4800 	strd	r4, r8, [r6]
 8000a8e:	e7dd      	b.n	8000a4c <__udivmoddi4+0xa0>
 8000a90:	b902      	cbnz	r2, 8000a94 <__udivmoddi4+0xe8>
 8000a92:	deff      	udf	#255	; 0xff
 8000a94:	fab2 f282 	clz	r2, r2
 8000a98:	2a00      	cmp	r2, #0
 8000a9a:	f040 808f 	bne.w	8000bbc <__udivmoddi4+0x210>
 8000a9e:	1b49      	subs	r1, r1, r5
 8000aa0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000aa4:	fa1f f885 	uxth.w	r8, r5
 8000aa8:	2701      	movs	r7, #1
 8000aaa:	fbb1 fcfe 	udiv	ip, r1, lr
 8000aae:	0c23      	lsrs	r3, r4, #16
 8000ab0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ab4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ab8:	fb08 f10c 	mul.w	r1, r8, ip
 8000abc:	4299      	cmp	r1, r3
 8000abe:	d907      	bls.n	8000ad0 <__udivmoddi4+0x124>
 8000ac0:	18eb      	adds	r3, r5, r3
 8000ac2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000ac6:	d202      	bcs.n	8000ace <__udivmoddi4+0x122>
 8000ac8:	4299      	cmp	r1, r3
 8000aca:	f200 80cd 	bhi.w	8000c68 <__udivmoddi4+0x2bc>
 8000ace:	4684      	mov	ip, r0
 8000ad0:	1a59      	subs	r1, r3, r1
 8000ad2:	b2a3      	uxth	r3, r4
 8000ad4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ad8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000adc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000ae0:	fb08 f800 	mul.w	r8, r8, r0
 8000ae4:	45a0      	cmp	r8, r4
 8000ae6:	d907      	bls.n	8000af8 <__udivmoddi4+0x14c>
 8000ae8:	192c      	adds	r4, r5, r4
 8000aea:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000aee:	d202      	bcs.n	8000af6 <__udivmoddi4+0x14a>
 8000af0:	45a0      	cmp	r8, r4
 8000af2:	f200 80b6 	bhi.w	8000c62 <__udivmoddi4+0x2b6>
 8000af6:	4618      	mov	r0, r3
 8000af8:	eba4 0408 	sub.w	r4, r4, r8
 8000afc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b00:	e79f      	b.n	8000a42 <__udivmoddi4+0x96>
 8000b02:	f1c7 0c20 	rsb	ip, r7, #32
 8000b06:	40bb      	lsls	r3, r7
 8000b08:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000b0c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000b10:	fa01 f407 	lsl.w	r4, r1, r7
 8000b14:	fa20 f50c 	lsr.w	r5, r0, ip
 8000b18:	fa21 f30c 	lsr.w	r3, r1, ip
 8000b1c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000b20:	4325      	orrs	r5, r4
 8000b22:	fbb3 f9f8 	udiv	r9, r3, r8
 8000b26:	0c2c      	lsrs	r4, r5, #16
 8000b28:	fb08 3319 	mls	r3, r8, r9, r3
 8000b2c:	fa1f fa8e 	uxth.w	sl, lr
 8000b30:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000b34:	fb09 f40a 	mul.w	r4, r9, sl
 8000b38:	429c      	cmp	r4, r3
 8000b3a:	fa02 f207 	lsl.w	r2, r2, r7
 8000b3e:	fa00 f107 	lsl.w	r1, r0, r7
 8000b42:	d90b      	bls.n	8000b5c <__udivmoddi4+0x1b0>
 8000b44:	eb1e 0303 	adds.w	r3, lr, r3
 8000b48:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000b4c:	f080 8087 	bcs.w	8000c5e <__udivmoddi4+0x2b2>
 8000b50:	429c      	cmp	r4, r3
 8000b52:	f240 8084 	bls.w	8000c5e <__udivmoddi4+0x2b2>
 8000b56:	f1a9 0902 	sub.w	r9, r9, #2
 8000b5a:	4473      	add	r3, lr
 8000b5c:	1b1b      	subs	r3, r3, r4
 8000b5e:	b2ad      	uxth	r5, r5
 8000b60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b64:	fb08 3310 	mls	r3, r8, r0, r3
 8000b68:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000b6c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000b70:	45a2      	cmp	sl, r4
 8000b72:	d908      	bls.n	8000b86 <__udivmoddi4+0x1da>
 8000b74:	eb1e 0404 	adds.w	r4, lr, r4
 8000b78:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000b7c:	d26b      	bcs.n	8000c56 <__udivmoddi4+0x2aa>
 8000b7e:	45a2      	cmp	sl, r4
 8000b80:	d969      	bls.n	8000c56 <__udivmoddi4+0x2aa>
 8000b82:	3802      	subs	r0, #2
 8000b84:	4474      	add	r4, lr
 8000b86:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000b8a:	fba0 8902 	umull	r8, r9, r0, r2
 8000b8e:	eba4 040a 	sub.w	r4, r4, sl
 8000b92:	454c      	cmp	r4, r9
 8000b94:	46c2      	mov	sl, r8
 8000b96:	464b      	mov	r3, r9
 8000b98:	d354      	bcc.n	8000c44 <__udivmoddi4+0x298>
 8000b9a:	d051      	beq.n	8000c40 <__udivmoddi4+0x294>
 8000b9c:	2e00      	cmp	r6, #0
 8000b9e:	d069      	beq.n	8000c74 <__udivmoddi4+0x2c8>
 8000ba0:	ebb1 050a 	subs.w	r5, r1, sl
 8000ba4:	eb64 0403 	sbc.w	r4, r4, r3
 8000ba8:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000bac:	40fd      	lsrs	r5, r7
 8000bae:	40fc      	lsrs	r4, r7
 8000bb0:	ea4c 0505 	orr.w	r5, ip, r5
 8000bb4:	e9c6 5400 	strd	r5, r4, [r6]
 8000bb8:	2700      	movs	r7, #0
 8000bba:	e747      	b.n	8000a4c <__udivmoddi4+0xa0>
 8000bbc:	f1c2 0320 	rsb	r3, r2, #32
 8000bc0:	fa20 f703 	lsr.w	r7, r0, r3
 8000bc4:	4095      	lsls	r5, r2
 8000bc6:	fa01 f002 	lsl.w	r0, r1, r2
 8000bca:	fa21 f303 	lsr.w	r3, r1, r3
 8000bce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bd2:	4338      	orrs	r0, r7
 8000bd4:	0c01      	lsrs	r1, r0, #16
 8000bd6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000bda:	fa1f f885 	uxth.w	r8, r5
 8000bde:	fb0e 3317 	mls	r3, lr, r7, r3
 8000be2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000be6:	fb07 f308 	mul.w	r3, r7, r8
 8000bea:	428b      	cmp	r3, r1
 8000bec:	fa04 f402 	lsl.w	r4, r4, r2
 8000bf0:	d907      	bls.n	8000c02 <__udivmoddi4+0x256>
 8000bf2:	1869      	adds	r1, r5, r1
 8000bf4:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000bf8:	d22f      	bcs.n	8000c5a <__udivmoddi4+0x2ae>
 8000bfa:	428b      	cmp	r3, r1
 8000bfc:	d92d      	bls.n	8000c5a <__udivmoddi4+0x2ae>
 8000bfe:	3f02      	subs	r7, #2
 8000c00:	4429      	add	r1, r5
 8000c02:	1acb      	subs	r3, r1, r3
 8000c04:	b281      	uxth	r1, r0
 8000c06:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c0a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c12:	fb00 f308 	mul.w	r3, r0, r8
 8000c16:	428b      	cmp	r3, r1
 8000c18:	d907      	bls.n	8000c2a <__udivmoddi4+0x27e>
 8000c1a:	1869      	adds	r1, r5, r1
 8000c1c:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000c20:	d217      	bcs.n	8000c52 <__udivmoddi4+0x2a6>
 8000c22:	428b      	cmp	r3, r1
 8000c24:	d915      	bls.n	8000c52 <__udivmoddi4+0x2a6>
 8000c26:	3802      	subs	r0, #2
 8000c28:	4429      	add	r1, r5
 8000c2a:	1ac9      	subs	r1, r1, r3
 8000c2c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000c30:	e73b      	b.n	8000aaa <__udivmoddi4+0xfe>
 8000c32:	4637      	mov	r7, r6
 8000c34:	4630      	mov	r0, r6
 8000c36:	e709      	b.n	8000a4c <__udivmoddi4+0xa0>
 8000c38:	4607      	mov	r7, r0
 8000c3a:	e6e7      	b.n	8000a0c <__udivmoddi4+0x60>
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	e6fb      	b.n	8000a38 <__udivmoddi4+0x8c>
 8000c40:	4541      	cmp	r1, r8
 8000c42:	d2ab      	bcs.n	8000b9c <__udivmoddi4+0x1f0>
 8000c44:	ebb8 0a02 	subs.w	sl, r8, r2
 8000c48:	eb69 020e 	sbc.w	r2, r9, lr
 8000c4c:	3801      	subs	r0, #1
 8000c4e:	4613      	mov	r3, r2
 8000c50:	e7a4      	b.n	8000b9c <__udivmoddi4+0x1f0>
 8000c52:	4660      	mov	r0, ip
 8000c54:	e7e9      	b.n	8000c2a <__udivmoddi4+0x27e>
 8000c56:	4618      	mov	r0, r3
 8000c58:	e795      	b.n	8000b86 <__udivmoddi4+0x1da>
 8000c5a:	4667      	mov	r7, ip
 8000c5c:	e7d1      	b.n	8000c02 <__udivmoddi4+0x256>
 8000c5e:	4681      	mov	r9, r0
 8000c60:	e77c      	b.n	8000b5c <__udivmoddi4+0x1b0>
 8000c62:	3802      	subs	r0, #2
 8000c64:	442c      	add	r4, r5
 8000c66:	e747      	b.n	8000af8 <__udivmoddi4+0x14c>
 8000c68:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c6c:	442b      	add	r3, r5
 8000c6e:	e72f      	b.n	8000ad0 <__udivmoddi4+0x124>
 8000c70:	4638      	mov	r0, r7
 8000c72:	e708      	b.n	8000a86 <__udivmoddi4+0xda>
 8000c74:	4637      	mov	r7, r6
 8000c76:	e6e9      	b.n	8000a4c <__udivmoddi4+0xa0>

08000c78 <__aeabi_idiv0>:
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop

08000c7c <_ZN3IMUC1Ev>:
 *      Author: cy
 */

#include <IMU/IMU.h>

IMU::IMU() {
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
 8000c84:	4a04      	ldr	r2, [pc, #16]	; (8000c98 <_ZN3IMUC1Ev+0x1c>)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	601a      	str	r2, [r3, #0]
	// Auto-generated constructor stub
}
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	370c      	adds	r7, #12
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr
 8000c98:	08006a54 	.word	0x08006a54

08000c9c <_ZN3IMUD1Ev>:

IMU::~IMU() {
 8000c9c:	b480      	push	{r7}
 8000c9e:	b083      	sub	sp, #12
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	4a04      	ldr	r2, [pc, #16]	; (8000cb8 <_ZN3IMUD1Ev+0x1c>)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	601a      	str	r2, [r3, #0]
	// Auto-generated destructor stub
}
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	4618      	mov	r0, r3
 8000cae:	370c      	adds	r7, #12
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb6:	4770      	bx	lr
 8000cb8:	08006a54 	.word	0x08006a54

08000cbc <_ZN3IMUD0Ev>:
IMU::~IMU() {
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
}
 8000cc4:	6878      	ldr	r0, [r7, #4]
 8000cc6:	f7ff ffe9 	bl	8000c9c <_ZN3IMUD1Ev>
 8000cca:	2110      	movs	r1, #16
 8000ccc:	6878      	ldr	r0, [r7, #4]
 8000cce:	f005 fe0d 	bl	80068ec <_ZdlPvj>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	3708      	adds	r7, #8
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}

08000cdc <_ZN3IMU13initializeIMUEP17I2C_HandleTypeDef>:

void IMU::initializeIMU(I2C_HandleTypeDef* handle) {
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
 8000ce4:	6039      	str	r1, [r7, #0]
	hi2c = handle;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	683a      	ldr	r2, [r7, #0]
 8000cea:	605a      	str	r2, [r3, #4]
	// Set mode to NDOF
	setMode(IMU_Mode::OPR_MODE_NDOF);
 8000cec:	210c      	movs	r1, #12
 8000cee:	6878      	ldr	r0, [r7, #4]
 8000cf0:	f000 f860 	bl	8000db4 <_ZN3IMU7setModeENS_8IMU_ModeE>
	// Set Euler Angles units to degrees
	eulerAngleUnits = false;
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	72da      	strb	r2, [r3, #11]
	// Set Angular Rate units to Dps
	gyroscopeUnits = false;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	729a      	strb	r2, [r3, #10]
	// Set Acceleration units to m/s^2
	totalAccelerationUnits = false;
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	2200      	movs	r2, #0
 8000d04:	725a      	strb	r2, [r3, #9]
	// Set Temperature units to C
	tempUnits = false;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	2200      	movs	r2, #0
 8000d0a:	731a      	strb	r2, [r3, #12]
	// Set data output format to Windows format
	write8(Registers::BNO055_UNIT_SEL_ADDR, 0x00);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	213b      	movs	r1, #59	; 0x3b
 8000d10:	6878      	ldr	r0, [r7, #4]
 8000d12:	f000 f86c 	bl	8000dee <_ZN3IMU6write8Ehh>
	vTaskDelay(20);
 8000d16:	2014      	movs	r0, #20
 8000d18:	f004 f942 	bl	8004fa0 <vTaskDelay>
}
 8000d1c:	bf00      	nop
 8000d1e:	3708      	adds	r7, #8
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}

08000d24 <_ZN3IMU14getOrientationENS_4AxesE>:

double IMU::getOrientation(Axes axis) {
 8000d24:	b590      	push	{r4, r7, lr}
 8000d26:	b085      	sub	sp, #20
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
 8000d2c:	460b      	mov	r3, r1
 8000d2e:	70fb      	strb	r3, [r7, #3]
	// Set register we need to read depending on the axis passed in
	uint8_t registerToRead = 0;
 8000d30:	2300      	movs	r3, #0
 8000d32:	73fb      	strb	r3, [r7, #15]
	switch(axis) {
 8000d34:	78fb      	ldrb	r3, [r7, #3]
 8000d36:	2b01      	cmp	r3, #1
 8000d38:	d007      	beq.n	8000d4a <_ZN3IMU14getOrientationENS_4AxesE+0x26>
 8000d3a:	2b02      	cmp	r3, #2
 8000d3c:	d008      	beq.n	8000d50 <_ZN3IMU14getOrientationENS_4AxesE+0x2c>
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d000      	beq.n	8000d44 <_ZN3IMU14getOrientationENS_4AxesE+0x20>
		break;
	case Axes::z:
		registerToRead = Registers::BNO055_EULER_H_LSB_ADDR;
		break;
	default:
		break;
 8000d42:	e008      	b.n	8000d56 <_ZN3IMU14getOrientationENS_4AxesE+0x32>
		registerToRead = Registers::BNO055_EULER_P_LSB_ADDR;
 8000d44:	231e      	movs	r3, #30
 8000d46:	73fb      	strb	r3, [r7, #15]
		break;
 8000d48:	e005      	b.n	8000d56 <_ZN3IMU14getOrientationENS_4AxesE+0x32>
		registerToRead = Registers::BNO055_EULER_R_LSB_ADDR;
 8000d4a:	231c      	movs	r3, #28
 8000d4c:	73fb      	strb	r3, [r7, #15]
		break;
 8000d4e:	e002      	b.n	8000d56 <_ZN3IMU14getOrientationENS_4AxesE+0x32>
		registerToRead = Registers::BNO055_EULER_H_LSB_ADDR;
 8000d50:	231a      	movs	r3, #26
 8000d52:	73fb      	strb	r3, [r7, #15]
		break;
 8000d54:	bf00      	nop
	}

	// Read the data registers
	uint16_t data = read16(registerToRead);
 8000d56:	7bfb      	ldrb	r3, [r7, #15]
 8000d58:	4619      	mov	r1, r3
 8000d5a:	6878      	ldr	r0, [r7, #4]
 8000d5c:	f000 f864 	bl	8000e28 <_ZN3IMU6read16Eh>
 8000d60:	4603      	mov	r3, r0
 8000d62:	81bb      	strh	r3, [r7, #12]
	// Section 3.6.5.4 of datasheet for conversion from LSBs to deg/rad
	return eulerAngleUnits ? (double)data / 900.0 : (double)data / 16.0;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	7adb      	ldrb	r3, [r3, #11]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d00b      	beq.n	8000d84 <_ZN3IMU14getOrientationENS_4AxesE+0x60>
 8000d6c:	89bb      	ldrh	r3, [r7, #12]
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f7ff fb78 	bl	8000464 <__aeabi_ui2d>
 8000d74:	f04f 0200 	mov.w	r2, #0
 8000d78:	4b0c      	ldr	r3, [pc, #48]	; (8000dac <_ZN3IMU14getOrientationENS_4AxesE+0x88>)
 8000d7a:	f7ff fd17 	bl	80007ac <__aeabi_ddiv>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	460c      	mov	r4, r1
 8000d82:	e00a      	b.n	8000d9a <_ZN3IMU14getOrientationENS_4AxesE+0x76>
 8000d84:	89bb      	ldrh	r3, [r7, #12]
 8000d86:	4618      	mov	r0, r3
 8000d88:	f7ff fb6c 	bl	8000464 <__aeabi_ui2d>
 8000d8c:	f04f 0200 	mov.w	r2, #0
 8000d90:	4b07      	ldr	r3, [pc, #28]	; (8000db0 <_ZN3IMU14getOrientationENS_4AxesE+0x8c>)
 8000d92:	f7ff fd0b 	bl	80007ac <__aeabi_ddiv>
 8000d96:	4603      	mov	r3, r0
 8000d98:	460c      	mov	r4, r1
 8000d9a:	ec44 3b17 	vmov	d7, r3, r4
}
 8000d9e:	eeb0 0a47 	vmov.f32	s0, s14
 8000da2:	eef0 0a67 	vmov.f32	s1, s15
 8000da6:	3714      	adds	r7, #20
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd90      	pop	{r4, r7, pc}
 8000dac:	408c2000 	.word	0x408c2000
 8000db0:	40300000 	.word	0x40300000

08000db4 <_ZN3IMU7setModeENS_8IMU_ModeE>:
	uint16_t data = read16(registerToRead);
	// Section 3.6.5.6 of datasheet for conversion from LSBs to m/s^2
	return (double)data / 100.0;
}

void IMU::setMode(IMU_Mode mode) {
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
 8000dbc:	460b      	mov	r3, r1
 8000dbe:	70fb      	strb	r3, [r7, #3]
	write8(Registers::BNO055_OPR_MODE_ADDR, mode);
 8000dc0:	78fb      	ldrb	r3, [r7, #3]
 8000dc2:	461a      	mov	r2, r3
 8000dc4:	213d      	movs	r1, #61	; 0x3d
 8000dc6:	6878      	ldr	r0, [r7, #4]
 8000dc8:	f000 f811 	bl	8000dee <_ZN3IMU6write8Ehh>
	currentMode = mode;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	78fa      	ldrb	r2, [r7, #3]
 8000dd0:	721a      	strb	r2, [r3, #8]
	// Time required to switch between operating modes (Datasheet Table 3-6)
	mode == IMU_Mode::OPR_MODE_CONFIGMODE ? vTaskDelay(19) : vTaskDelay(7);
 8000dd2:	78fb      	ldrb	r3, [r7, #3]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d103      	bne.n	8000de0 <_ZN3IMU7setModeENS_8IMU_ModeE+0x2c>
 8000dd8:	2013      	movs	r0, #19
 8000dda:	f004 f8e1 	bl	8004fa0 <vTaskDelay>
	return;
 8000dde:	e003      	b.n	8000de8 <_ZN3IMU7setModeENS_8IMU_ModeE+0x34>
	mode == IMU_Mode::OPR_MODE_CONFIGMODE ? vTaskDelay(19) : vTaskDelay(7);
 8000de0:	2007      	movs	r0, #7
 8000de2:	f004 f8dd 	bl	8004fa0 <vTaskDelay>
	return;
 8000de6:	bf00      	nop
}
 8000de8:	3708      	adds	r7, #8
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}

08000dee <_ZN3IMU6write8Ehh>:

HAL_StatusTypeDef IMU::write8(uint8_t reg, uint8_t value) {
 8000dee:	b580      	push	{r7, lr}
 8000df0:	b086      	sub	sp, #24
 8000df2:	af02      	add	r7, sp, #8
 8000df4:	6078      	str	r0, [r7, #4]
 8000df6:	460b      	mov	r3, r1
 8000df8:	70fb      	strb	r3, [r7, #3]
 8000dfa:	4613      	mov	r3, r2
 8000dfc:	70bb      	strb	r3, [r7, #2]
	HAL_StatusTypeDef ret;
	// Combine reg and value into a buffer
	uint8_t buffer[2];
	buffer[0] = reg;
 8000dfe:	78fb      	ldrb	r3, [r7, #3]
 8000e00:	733b      	strb	r3, [r7, #12]
	buffer[1] = value;
 8000e02:	78bb      	ldrb	r3, [r7, #2]
 8000e04:	737b      	strb	r3, [r7, #13]
	// Send buffer over
	ret = HAL_I2C_Master_Transmit(hi2c, IMU_I2C_ADDR << 1, buffer, 2, 2);
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	6858      	ldr	r0, [r3, #4]
 8000e0a:	f107 020c 	add.w	r2, r7, #12
 8000e0e:	2302      	movs	r3, #2
 8000e10:	9300      	str	r3, [sp, #0]
 8000e12:	2302      	movs	r3, #2
 8000e14:	2150      	movs	r1, #80	; 0x50
 8000e16:	f000 ff83 	bl	8001d20 <HAL_I2C_Master_Transmit>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	73fb      	strb	r3, [r7, #15]
	return ret;
 8000e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	3710      	adds	r7, #16
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <_ZN3IMU6read16Eh>:
		return 0xFF;
	}
	return value;
}

uint16_t IMU::read16(uint8_t reg) {
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b086      	sub	sp, #24
 8000e2c:	af02      	add	r7, sp, #8
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	460b      	mov	r3, r1
 8000e32:	70fb      	strb	r3, [r7, #3]
	HAL_StatusTypeDef ret;
	uint8_t buffer[2];
	// Tell sensor that we want to read from reg
	ret = HAL_I2C_Master_Transmit(hi2c, IMU_I2C_ADDR << 1, &reg, 1, I2C_TIMEOUT);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6858      	ldr	r0, [r3, #4]
 8000e38:	1cfa      	adds	r2, r7, #3
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	9300      	str	r3, [sp, #0]
 8000e3e:	2301      	movs	r3, #1
 8000e40:	2150      	movs	r1, #80	; 0x50
 8000e42:	f000 ff6d 	bl	8001d20 <HAL_I2C_Master_Transmit>
 8000e46:	4603      	mov	r3, r0
 8000e48:	73fb      	strb	r3, [r7, #15]
	if(ret != HAL_OK) {
 8000e4a:	7bfb      	ldrb	r3, [r7, #15]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d002      	beq.n	8000e56 <_ZN3IMU6read16Eh+0x2e>
		return 0xFFFF;
 8000e50:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e54:	e01a      	b.n	8000e8c <_ZN3IMU6read16Eh+0x64>
	}
	// Read 1 byte from reg
	ret = HAL_I2C_Master_Receive(hi2c, IMU_I2C_ADDR << 1, buffer, 2, I2C_TIMEOUT);
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6858      	ldr	r0, [r3, #4]
 8000e5a:	f107 0208 	add.w	r2, r7, #8
 8000e5e:	2302      	movs	r3, #2
 8000e60:	9300      	str	r3, [sp, #0]
 8000e62:	2302      	movs	r3, #2
 8000e64:	2150      	movs	r1, #80	; 0x50
 8000e66:	f001 f859 	bl	8001f1c <HAL_I2C_Master_Receive>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	73fb      	strb	r3, [r7, #15]
	if(ret != HAL_OK) {
 8000e6e:	7bfb      	ldrb	r3, [r7, #15]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d002      	beq.n	8000e7a <_ZN3IMU6read16Eh+0x52>
		return 0xFFFF;
 8000e74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e78:	e008      	b.n	8000e8c <_ZN3IMU6read16Eh+0x64>
	}
	// The LSB is always at the lower register address, so cast buffer[0] into 16 bits and shift it left by 8
	// And then OR with MSB to combine into 2 bytes
	uint16_t value = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8000e7a:	7a7b      	ldrb	r3, [r7, #9]
 8000e7c:	021b      	lsls	r3, r3, #8
 8000e7e:	b21a      	sxth	r2, r3
 8000e80:	7a3b      	ldrb	r3, [r7, #8]
 8000e82:	b21b      	sxth	r3, r3
 8000e84:	4313      	orrs	r3, r2
 8000e86:	b21b      	sxth	r3, r3
 8000e88:	81bb      	strh	r3, [r7, #12]
	return value;
 8000e8a:	89bb      	ldrh	r3, [r7, #12]
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	3710      	adds	r7, #16
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <_Z13GetEulerAnglePv>:
static void MX_I2C1_Init(void);


// Our tasks
// Gets the Euler angle orientation and prints it out every 1 second
void GetEulerAngle(void* arg) {
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b084      	sub	sp, #16
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
//	TickType_t xLastWakeTime;
//	const TickType_t xPeriod = pdMS_TO_TICKS(1000);
//	xLastWakeTime = xTaskGetTickCount();
	while(1) {
//		vTaskDelayUntil(&xLastWakeTime, xPeriod);
		double zOrientation = imu.getOrientation(imu.Axes::z);
 8000e9c:	2102      	movs	r1, #2
 8000e9e:	4804      	ldr	r0, [pc, #16]	; (8000eb0 <_Z13GetEulerAnglePv+0x1c>)
 8000ea0:	f7ff ff40 	bl	8000d24 <_ZN3IMU14getOrientationENS_4AxesE>
 8000ea4:	ed87 0b02 	vstr	d0, [r7, #8]
		vTaskDelay(100);
 8000ea8:	2064      	movs	r0, #100	; 0x64
 8000eaa:	f004 f879 	bl	8004fa0 <vTaskDelay>
	}
 8000eae:	e7f5      	b.n	8000e9c <_Z13GetEulerAnglePv+0x8>
 8000eb0:	20000124 	.word	0x20000124

08000eb4 <main>:
}

int main(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b08a      	sub	sp, #40	; 0x28
 8000eb8:	af00      	add	r7, sp, #0
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eba:	f000 fb39 	bl	8001530 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8000ebe:	f000 f82d 	bl	8000f1c <_Z18SystemClock_Configv>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ec2:	f000 f903 	bl	80010cc <_ZL12MX_GPIO_Initv>
  MX_USART2_UART_Init();
 8000ec6:	f000 f8d3 	bl	8001070 <_ZL19MX_USART2_UART_Initv>
  MX_I2C1_Init();
 8000eca:	f000 f89d 	bl	8001008 <_ZL12MX_I2C1_Initv>
  imu.initializeIMU(&hi2c1);
 8000ece:	490e      	ldr	r1, [pc, #56]	; (8000f08 <main+0x54>)
 8000ed0:	480e      	ldr	r0, [pc, #56]	; (8000f0c <main+0x58>)
 8000ed2:	f7ff ff03 	bl	8000cdc <_ZN3IMU13initializeIMUEP17I2C_HandleTypeDef>
  /*
   * The two most common ways of creating tasks and starting the scheduler both manage to create
   * the task, but is unable to start without a hard fault.
   */
  // Method 1:
  kernelStatus = osKernelInitialize();
 8000ed6:	f002 fff9 	bl	8003ecc <osKernelInitialize>
 8000eda:	4602      	mov	r2, r0
 8000edc:	4b0c      	ldr	r3, [pc, #48]	; (8000f10 <main+0x5c>)
 8000ede:	601a      	str	r2, [r3, #0]

  osThreadAttr_t GetEulerAngle_attributes;

  GetEulerAngle_attributes.name = "task1";
 8000ee0:	4b0c      	ldr	r3, [pc, #48]	; (8000f14 <main+0x60>)
 8000ee2:	603b      	str	r3, [r7, #0]
  GetEulerAngle_attributes.priority = (osPriority_t) osPriorityNormal;
 8000ee4:	2318      	movs	r3, #24
 8000ee6:	61bb      	str	r3, [r7, #24]
  GetEulerAngle_attributes.stack_size = 1024;
 8000ee8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000eec:	617b      	str	r3, [r7, #20]
  osThreadId_t GetEulerAngleHandle = osThreadNew(GetEulerAngle, NULL, &GetEulerAngle_attributes);
 8000eee:	463b      	mov	r3, r7
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	2100      	movs	r1, #0
 8000ef4:	4808      	ldr	r0, [pc, #32]	; (8000f18 <main+0x64>)
 8000ef6:	f003 f853 	bl	8003fa0 <osThreadNew>
 8000efa:	6278      	str	r0, [r7, #36]	; 0x24

  // Method 2:
//  osThreadDef(temp, GetEulerAngle, osPriorityNormal, 1, 1024);
//  eulerAngleHandle = osThreadCreate(osThread(temp), NULL);
//  NVIC_PriorityGroupConfig( NVIC_PriorityGroup_4 );
  kernelStatus = osKernelStart();
 8000efc:	f003 f81a 	bl	8003f34 <osKernelStart>
 8000f00:	4602      	mov	r2, r0
 8000f02:	4b03      	ldr	r3, [pc, #12]	; (8000f10 <main+0x5c>)
 8000f04:	601a      	str	r2, [r3, #0]

  // Method 3:
//  taskCreateStatus = xTaskCreate(GetEulerAngle, "task1", 128, NULL, 1, NULL);
//  vTaskStartScheduler();

  while (1)
 8000f06:	e7fe      	b.n	8000f06 <main+0x52>
 8000f08:	20000090 	.word	0x20000090
 8000f0c:	20000124 	.word	0x20000124
 8000f10:	20000134 	.word	0x20000134
 8000f14:	08006a2c 	.word	0x08006a2c
 8000f18:	08000e95 	.word	0x08000e95

08000f1c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b094      	sub	sp, #80	; 0x50
 8000f20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f22:	f107 0320 	add.w	r3, r7, #32
 8000f26:	2230      	movs	r2, #48	; 0x30
 8000f28:	2100      	movs	r1, #0
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f005 fd19 	bl	8006962 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f30:	f107 030c 	add.w	r3, r7, #12
 8000f34:	2200      	movs	r2, #0
 8000f36:	601a      	str	r2, [r3, #0]
 8000f38:	605a      	str	r2, [r3, #4]
 8000f3a:	609a      	str	r2, [r3, #8]
 8000f3c:	60da      	str	r2, [r3, #12]
 8000f3e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f40:	2300      	movs	r3, #0
 8000f42:	60bb      	str	r3, [r7, #8]
 8000f44:	4b2e      	ldr	r3, [pc, #184]	; (8001000 <_Z18SystemClock_Configv+0xe4>)
 8000f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f48:	4a2d      	ldr	r2, [pc, #180]	; (8001000 <_Z18SystemClock_Configv+0xe4>)
 8000f4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f4e:	6413      	str	r3, [r2, #64]	; 0x40
 8000f50:	4b2b      	ldr	r3, [pc, #172]	; (8001000 <_Z18SystemClock_Configv+0xe4>)
 8000f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f58:	60bb      	str	r3, [r7, #8]
 8000f5a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	607b      	str	r3, [r7, #4]
 8000f60:	4b28      	ldr	r3, [pc, #160]	; (8001004 <_Z18SystemClock_Configv+0xe8>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000f68:	4a26      	ldr	r2, [pc, #152]	; (8001004 <_Z18SystemClock_Configv+0xe8>)
 8000f6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f6e:	6013      	str	r3, [r2, #0]
 8000f70:	4b24      	ldr	r3, [pc, #144]	; (8001004 <_Z18SystemClock_Configv+0xe8>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f78:	607b      	str	r3, [r7, #4]
 8000f7a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f80:	2301      	movs	r3, #1
 8000f82:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f84:	2310      	movs	r3, #16
 8000f86:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f88:	2302      	movs	r3, #2
 8000f8a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000f90:	2310      	movs	r3, #16
 8000f92:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000f94:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000f98:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000f9a:	2304      	movs	r3, #4
 8000f9c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000f9e:	2307      	movs	r3, #7
 8000fa0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fa2:	f107 0320 	add.w	r3, r7, #32
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f001 fd0c 	bl	80029c4 <HAL_RCC_OscConfig>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	bf14      	ite	ne
 8000fb2:	2301      	movne	r3, #1
 8000fb4:	2300      	moveq	r3, #0
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <_Z18SystemClock_Configv+0xa4>
  {
    Error_Handler();
 8000fbc:	f000 f908 	bl	80011d0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fc0:	230f      	movs	r3, #15
 8000fc2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fcc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fd0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fd6:	f107 030c 	add.w	r3, r7, #12
 8000fda:	2102      	movs	r1, #2
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f001 ff61 	bl	8002ea4 <HAL_RCC_ClockConfig>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	bf14      	ite	ne
 8000fe8:	2301      	movne	r3, #1
 8000fea:	2300      	moveq	r3, #0
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <_Z18SystemClock_Configv+0xda>
  {
    Error_Handler();
 8000ff2:	f000 f8ed 	bl	80011d0 <Error_Handler>
  }
}
 8000ff6:	bf00      	nop
 8000ff8:	3750      	adds	r7, #80	; 0x50
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40023800 	.word	0x40023800
 8001004:	40007000 	.word	0x40007000

08001008 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800100c:	4b15      	ldr	r3, [pc, #84]	; (8001064 <_ZL12MX_I2C1_Initv+0x5c>)
 800100e:	4a16      	ldr	r2, [pc, #88]	; (8001068 <_ZL12MX_I2C1_Initv+0x60>)
 8001010:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001012:	4b14      	ldr	r3, [pc, #80]	; (8001064 <_ZL12MX_I2C1_Initv+0x5c>)
 8001014:	4a15      	ldr	r2, [pc, #84]	; (800106c <_ZL12MX_I2C1_Initv+0x64>)
 8001016:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001018:	4b12      	ldr	r3, [pc, #72]	; (8001064 <_ZL12MX_I2C1_Initv+0x5c>)
 800101a:	2200      	movs	r2, #0
 800101c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800101e:	4b11      	ldr	r3, [pc, #68]	; (8001064 <_ZL12MX_I2C1_Initv+0x5c>)
 8001020:	2200      	movs	r2, #0
 8001022:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001024:	4b0f      	ldr	r3, [pc, #60]	; (8001064 <_ZL12MX_I2C1_Initv+0x5c>)
 8001026:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800102a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800102c:	4b0d      	ldr	r3, [pc, #52]	; (8001064 <_ZL12MX_I2C1_Initv+0x5c>)
 800102e:	2200      	movs	r2, #0
 8001030:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001032:	4b0c      	ldr	r3, [pc, #48]	; (8001064 <_ZL12MX_I2C1_Initv+0x5c>)
 8001034:	2200      	movs	r2, #0
 8001036:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001038:	4b0a      	ldr	r3, [pc, #40]	; (8001064 <_ZL12MX_I2C1_Initv+0x5c>)
 800103a:	2200      	movs	r2, #0
 800103c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800103e:	4b09      	ldr	r3, [pc, #36]	; (8001064 <_ZL12MX_I2C1_Initv+0x5c>)
 8001040:	2200      	movs	r2, #0
 8001042:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001044:	4807      	ldr	r0, [pc, #28]	; (8001064 <_ZL12MX_I2C1_Initv+0x5c>)
 8001046:	f000 fd33 	bl	8001ab0 <HAL_I2C_Init>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	bf14      	ite	ne
 8001050:	2301      	movne	r3, #1
 8001052:	2300      	moveq	r3, #0
 8001054:	b2db      	uxtb	r3, r3
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 800105a:	f000 f8b9 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	20000090 	.word	0x20000090
 8001068:	40005400 	.word	0x40005400
 800106c:	000186a0 	.word	0x000186a0

08001070 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001074:	4b13      	ldr	r3, [pc, #76]	; (80010c4 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001076:	4a14      	ldr	r2, [pc, #80]	; (80010c8 <_ZL19MX_USART2_UART_Initv+0x58>)
 8001078:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800107a:	4b12      	ldr	r3, [pc, #72]	; (80010c4 <_ZL19MX_USART2_UART_Initv+0x54>)
 800107c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001080:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001082:	4b10      	ldr	r3, [pc, #64]	; (80010c4 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001084:	2200      	movs	r2, #0
 8001086:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001088:	4b0e      	ldr	r3, [pc, #56]	; (80010c4 <_ZL19MX_USART2_UART_Initv+0x54>)
 800108a:	2200      	movs	r2, #0
 800108c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800108e:	4b0d      	ldr	r3, [pc, #52]	; (80010c4 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001090:	2200      	movs	r2, #0
 8001092:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001094:	4b0b      	ldr	r3, [pc, #44]	; (80010c4 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001096:	220c      	movs	r2, #12
 8001098:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800109a:	4b0a      	ldr	r3, [pc, #40]	; (80010c4 <_ZL19MX_USART2_UART_Initv+0x54>)
 800109c:	2200      	movs	r2, #0
 800109e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010a0:	4b08      	ldr	r3, [pc, #32]	; (80010c4 <_ZL19MX_USART2_UART_Initv+0x54>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010a6:	4807      	ldr	r0, [pc, #28]	; (80010c4 <_ZL19MX_USART2_UART_Initv+0x54>)
 80010a8:	f002 fb3e 	bl	8003728 <HAL_UART_Init>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	bf14      	ite	ne
 80010b2:	2301      	movne	r3, #1
 80010b4:	2300      	moveq	r3, #0
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 80010bc:	f000 f888 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010c0:	bf00      	nop
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	200000e4 	.word	0x200000e4
 80010c8:	40004400 	.word	0x40004400

080010cc <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08a      	sub	sp, #40	; 0x28
 80010d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d2:	f107 0314 	add.w	r3, r7, #20
 80010d6:	2200      	movs	r2, #0
 80010d8:	601a      	str	r2, [r3, #0]
 80010da:	605a      	str	r2, [r3, #4]
 80010dc:	609a      	str	r2, [r3, #8]
 80010de:	60da      	str	r2, [r3, #12]
 80010e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010e2:	2300      	movs	r3, #0
 80010e4:	613b      	str	r3, [r7, #16]
 80010e6:	4b2d      	ldr	r3, [pc, #180]	; (800119c <_ZL12MX_GPIO_Initv+0xd0>)
 80010e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ea:	4a2c      	ldr	r2, [pc, #176]	; (800119c <_ZL12MX_GPIO_Initv+0xd0>)
 80010ec:	f043 0304 	orr.w	r3, r3, #4
 80010f0:	6313      	str	r3, [r2, #48]	; 0x30
 80010f2:	4b2a      	ldr	r3, [pc, #168]	; (800119c <_ZL12MX_GPIO_Initv+0xd0>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f6:	f003 0304 	and.w	r3, r3, #4
 80010fa:	613b      	str	r3, [r7, #16]
 80010fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	60fb      	str	r3, [r7, #12]
 8001102:	4b26      	ldr	r3, [pc, #152]	; (800119c <_ZL12MX_GPIO_Initv+0xd0>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001106:	4a25      	ldr	r2, [pc, #148]	; (800119c <_ZL12MX_GPIO_Initv+0xd0>)
 8001108:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800110c:	6313      	str	r3, [r2, #48]	; 0x30
 800110e:	4b23      	ldr	r3, [pc, #140]	; (800119c <_ZL12MX_GPIO_Initv+0xd0>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	60bb      	str	r3, [r7, #8]
 800111e:	4b1f      	ldr	r3, [pc, #124]	; (800119c <_ZL12MX_GPIO_Initv+0xd0>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001122:	4a1e      	ldr	r2, [pc, #120]	; (800119c <_ZL12MX_GPIO_Initv+0xd0>)
 8001124:	f043 0301 	orr.w	r3, r3, #1
 8001128:	6313      	str	r3, [r2, #48]	; 0x30
 800112a:	4b1c      	ldr	r3, [pc, #112]	; (800119c <_ZL12MX_GPIO_Initv+0xd0>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112e:	f003 0301 	and.w	r3, r3, #1
 8001132:	60bb      	str	r3, [r7, #8]
 8001134:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001136:	2300      	movs	r3, #0
 8001138:	607b      	str	r3, [r7, #4]
 800113a:	4b18      	ldr	r3, [pc, #96]	; (800119c <_ZL12MX_GPIO_Initv+0xd0>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113e:	4a17      	ldr	r2, [pc, #92]	; (800119c <_ZL12MX_GPIO_Initv+0xd0>)
 8001140:	f043 0302 	orr.w	r3, r3, #2
 8001144:	6313      	str	r3, [r2, #48]	; 0x30
 8001146:	4b15      	ldr	r3, [pc, #84]	; (800119c <_ZL12MX_GPIO_Initv+0xd0>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114a:	f003 0302 	and.w	r3, r3, #2
 800114e:	607b      	str	r3, [r7, #4]
 8001150:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001152:	2200      	movs	r2, #0
 8001154:	2120      	movs	r1, #32
 8001156:	4812      	ldr	r0, [pc, #72]	; (80011a0 <_ZL12MX_GPIO_Initv+0xd4>)
 8001158:	f000 fc90 	bl	8001a7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800115c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001160:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001162:	4b10      	ldr	r3, [pc, #64]	; (80011a4 <_ZL12MX_GPIO_Initv+0xd8>)
 8001164:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001166:	2300      	movs	r3, #0
 8001168:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800116a:	f107 0314 	add.w	r3, r7, #20
 800116e:	4619      	mov	r1, r3
 8001170:	480d      	ldr	r0, [pc, #52]	; (80011a8 <_ZL12MX_GPIO_Initv+0xdc>)
 8001172:	f000 fb01 	bl	8001778 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001176:	2320      	movs	r3, #32
 8001178:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800117a:	2301      	movs	r3, #1
 800117c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117e:	2300      	movs	r3, #0
 8001180:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001182:	2300      	movs	r3, #0
 8001184:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001186:	f107 0314 	add.w	r3, r7, #20
 800118a:	4619      	mov	r1, r3
 800118c:	4804      	ldr	r0, [pc, #16]	; (80011a0 <_ZL12MX_GPIO_Initv+0xd4>)
 800118e:	f000 faf3 	bl	8001778 <HAL_GPIO_Init>

}
 8001192:	bf00      	nop
 8001194:	3728      	adds	r7, #40	; 0x28
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	40023800 	.word	0x40023800
 80011a0:	40020000 	.word	0x40020000
 80011a4:	10210000 	.word	0x10210000
 80011a8:	40020800 	.word	0x40020800

080011ac <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4a04      	ldr	r2, [pc, #16]	; (80011cc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d101      	bne.n	80011c2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80011be:	f000 f9d9 	bl	8001574 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80011c2:	bf00      	nop
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40000c00 	.word	0x40000c00

080011d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80011d4:	bf00      	nop
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
	...

080011e0 <_Z41__static_initialization_and_destruction_0ii>:
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	6039      	str	r1, [r7, #0]
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d107      	bne.n	8001200 <_Z41__static_initialization_and_destruction_0ii+0x20>
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d102      	bne.n	8001200 <_Z41__static_initialization_and_destruction_0ii+0x20>
IMU imu;
 80011fa:	4809      	ldr	r0, [pc, #36]	; (8001220 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80011fc:	f7ff fd3e 	bl	8000c7c <_ZN3IMUC1Ev>
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d107      	bne.n	8001216 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800120c:	4293      	cmp	r3, r2
 800120e:	d102      	bne.n	8001216 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8001210:	4803      	ldr	r0, [pc, #12]	; (8001220 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8001212:	f7ff fd43 	bl	8000c9c <_ZN3IMUD1Ev>
}
 8001216:	bf00      	nop
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	20000124 	.word	0x20000124

08001224 <_GLOBAL__sub_I_hi2c1>:
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
 8001228:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800122c:	2001      	movs	r0, #1
 800122e:	f7ff ffd7 	bl	80011e0 <_Z41__static_initialization_and_destruction_0ii>
 8001232:	bd80      	pop	{r7, pc}

08001234 <_GLOBAL__sub_D_hi2c1>:
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
 8001238:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800123c:	2000      	movs	r0, #0
 800123e:	f7ff ffcf 	bl	80011e0 <_Z41__static_initialization_and_destruction_0ii>
 8001242:	bd80      	pop	{r7, pc}

08001244 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	607b      	str	r3, [r7, #4]
 800124e:	4b10      	ldr	r3, [pc, #64]	; (8001290 <HAL_MspInit+0x4c>)
 8001250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001252:	4a0f      	ldr	r2, [pc, #60]	; (8001290 <HAL_MspInit+0x4c>)
 8001254:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001258:	6453      	str	r3, [r2, #68]	; 0x44
 800125a:	4b0d      	ldr	r3, [pc, #52]	; (8001290 <HAL_MspInit+0x4c>)
 800125c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800125e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001262:	607b      	str	r3, [r7, #4]
 8001264:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001266:	2300      	movs	r3, #0
 8001268:	603b      	str	r3, [r7, #0]
 800126a:	4b09      	ldr	r3, [pc, #36]	; (8001290 <HAL_MspInit+0x4c>)
 800126c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800126e:	4a08      	ldr	r2, [pc, #32]	; (8001290 <HAL_MspInit+0x4c>)
 8001270:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001274:	6413      	str	r3, [r2, #64]	; 0x40
 8001276:	4b06      	ldr	r3, [pc, #24]	; (8001290 <HAL_MspInit+0x4c>)
 8001278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800127a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800127e:	603b      	str	r3, [r7, #0]
 8001280:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001282:	bf00      	nop
 8001284:	370c      	adds	r7, #12
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	40023800 	.word	0x40023800

08001294 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b08a      	sub	sp, #40	; 0x28
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800129c:	f107 0314 	add.w	r3, r7, #20
 80012a0:	2200      	movs	r2, #0
 80012a2:	601a      	str	r2, [r3, #0]
 80012a4:	605a      	str	r2, [r3, #4]
 80012a6:	609a      	str	r2, [r3, #8]
 80012a8:	60da      	str	r2, [r3, #12]
 80012aa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a19      	ldr	r2, [pc, #100]	; (8001318 <HAL_I2C_MspInit+0x84>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d12c      	bne.n	8001310 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b6:	2300      	movs	r3, #0
 80012b8:	613b      	str	r3, [r7, #16]
 80012ba:	4b18      	ldr	r3, [pc, #96]	; (800131c <HAL_I2C_MspInit+0x88>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012be:	4a17      	ldr	r2, [pc, #92]	; (800131c <HAL_I2C_MspInit+0x88>)
 80012c0:	f043 0302 	orr.w	r3, r3, #2
 80012c4:	6313      	str	r3, [r2, #48]	; 0x30
 80012c6:	4b15      	ldr	r3, [pc, #84]	; (800131c <HAL_I2C_MspInit+0x88>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ca:	f003 0302 	and.w	r3, r3, #2
 80012ce:	613b      	str	r3, [r7, #16]
 80012d0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80012d2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80012d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012d8:	2312      	movs	r3, #18
 80012da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012dc:	2301      	movs	r3, #1
 80012de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e0:	2303      	movs	r3, #3
 80012e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012e4:	2304      	movs	r3, #4
 80012e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012e8:	f107 0314 	add.w	r3, r7, #20
 80012ec:	4619      	mov	r1, r3
 80012ee:	480c      	ldr	r0, [pc, #48]	; (8001320 <HAL_I2C_MspInit+0x8c>)
 80012f0:	f000 fa42 	bl	8001778 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012f4:	2300      	movs	r3, #0
 80012f6:	60fb      	str	r3, [r7, #12]
 80012f8:	4b08      	ldr	r3, [pc, #32]	; (800131c <HAL_I2C_MspInit+0x88>)
 80012fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fc:	4a07      	ldr	r2, [pc, #28]	; (800131c <HAL_I2C_MspInit+0x88>)
 80012fe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001302:	6413      	str	r3, [r2, #64]	; 0x40
 8001304:	4b05      	ldr	r3, [pc, #20]	; (800131c <HAL_I2C_MspInit+0x88>)
 8001306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001308:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800130c:	60fb      	str	r3, [r7, #12]
 800130e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001310:	bf00      	nop
 8001312:	3728      	adds	r7, #40	; 0x28
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40005400 	.word	0x40005400
 800131c:	40023800 	.word	0x40023800
 8001320:	40020400 	.word	0x40020400

08001324 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b08a      	sub	sp, #40	; 0x28
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800132c:	f107 0314 	add.w	r3, r7, #20
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	605a      	str	r2, [r3, #4]
 8001336:	609a      	str	r2, [r3, #8]
 8001338:	60da      	str	r2, [r3, #12]
 800133a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a19      	ldr	r2, [pc, #100]	; (80013a8 <HAL_UART_MspInit+0x84>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d12b      	bne.n	800139e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001346:	2300      	movs	r3, #0
 8001348:	613b      	str	r3, [r7, #16]
 800134a:	4b18      	ldr	r3, [pc, #96]	; (80013ac <HAL_UART_MspInit+0x88>)
 800134c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800134e:	4a17      	ldr	r2, [pc, #92]	; (80013ac <HAL_UART_MspInit+0x88>)
 8001350:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001354:	6413      	str	r3, [r2, #64]	; 0x40
 8001356:	4b15      	ldr	r3, [pc, #84]	; (80013ac <HAL_UART_MspInit+0x88>)
 8001358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800135e:	613b      	str	r3, [r7, #16]
 8001360:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001362:	2300      	movs	r3, #0
 8001364:	60fb      	str	r3, [r7, #12]
 8001366:	4b11      	ldr	r3, [pc, #68]	; (80013ac <HAL_UART_MspInit+0x88>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136a:	4a10      	ldr	r2, [pc, #64]	; (80013ac <HAL_UART_MspInit+0x88>)
 800136c:	f043 0301 	orr.w	r3, r3, #1
 8001370:	6313      	str	r3, [r2, #48]	; 0x30
 8001372:	4b0e      	ldr	r3, [pc, #56]	; (80013ac <HAL_UART_MspInit+0x88>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001376:	f003 0301 	and.w	r3, r3, #1
 800137a:	60fb      	str	r3, [r7, #12]
 800137c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800137e:	230c      	movs	r3, #12
 8001380:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001382:	2302      	movs	r3, #2
 8001384:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001386:	2300      	movs	r3, #0
 8001388:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138a:	2300      	movs	r3, #0
 800138c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800138e:	2307      	movs	r3, #7
 8001390:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001392:	f107 0314 	add.w	r3, r7, #20
 8001396:	4619      	mov	r1, r3
 8001398:	4805      	ldr	r0, [pc, #20]	; (80013b0 <HAL_UART_MspInit+0x8c>)
 800139a:	f000 f9ed 	bl	8001778 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800139e:	bf00      	nop
 80013a0:	3728      	adds	r7, #40	; 0x28
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	40004400 	.word	0x40004400
 80013ac:	40023800 	.word	0x40023800
 80013b0:	40020000 	.word	0x40020000

080013b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b08c      	sub	sp, #48	; 0x30
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80013bc:	2300      	movs	r3, #0
 80013be:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80013c0:	2300      	movs	r3, #0
 80013c2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM5 IRQ priority */
  HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority ,0);
 80013c4:	2200      	movs	r2, #0
 80013c6:	6879      	ldr	r1, [r7, #4]
 80013c8:	2032      	movs	r0, #50	; 0x32
 80013ca:	f000 f9ab 	bl	8001724 <HAL_NVIC_SetPriority>

  /* Enable the TIM5 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80013ce:	2032      	movs	r0, #50	; 0x32
 80013d0:	f000 f9c4 	bl	800175c <HAL_NVIC_EnableIRQ>
  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 80013d4:	2300      	movs	r3, #0
 80013d6:	60fb      	str	r3, [r7, #12]
 80013d8:	4b1f      	ldr	r3, [pc, #124]	; (8001458 <HAL_InitTick+0xa4>)
 80013da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013dc:	4a1e      	ldr	r2, [pc, #120]	; (8001458 <HAL_InitTick+0xa4>)
 80013de:	f043 0308 	orr.w	r3, r3, #8
 80013e2:	6413      	str	r3, [r2, #64]	; 0x40
 80013e4:	4b1c      	ldr	r3, [pc, #112]	; (8001458 <HAL_InitTick+0xa4>)
 80013e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e8:	f003 0308 	and.w	r3, r3, #8
 80013ec:	60fb      	str	r3, [r7, #12]
 80013ee:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80013f0:	f107 0210 	add.w	r2, r7, #16
 80013f4:	f107 0314 	add.w	r3, r7, #20
 80013f8:	4611      	mov	r1, r2
 80013fa:	4618      	mov	r0, r3
 80013fc:	f001 ff44 	bl	8003288 <HAL_RCC_GetClockConfig>

  /* Compute TIM5 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001400:	f001 ff1a 	bl	8003238 <HAL_RCC_GetPCLK1Freq>
 8001404:	4603      	mov	r3, r0
 8001406:	005b      	lsls	r3, r3, #1
 8001408:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800140a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800140c:	4a13      	ldr	r2, [pc, #76]	; (800145c <HAL_InitTick+0xa8>)
 800140e:	fba2 2303 	umull	r2, r3, r2, r3
 8001412:	0c9b      	lsrs	r3, r3, #18
 8001414:	3b01      	subs	r3, #1
 8001416:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8001418:	4b11      	ldr	r3, [pc, #68]	; (8001460 <HAL_InitTick+0xac>)
 800141a:	4a12      	ldr	r2, [pc, #72]	; (8001464 <HAL_InitTick+0xb0>)
 800141c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000 / 1000) - 1;
 800141e:	4b10      	ldr	r3, [pc, #64]	; (8001460 <HAL_InitTick+0xac>)
 8001420:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001424:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8001426:	4a0e      	ldr	r2, [pc, #56]	; (8001460 <HAL_InitTick+0xac>)
 8001428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800142a:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 800142c:	4b0c      	ldr	r3, [pc, #48]	; (8001460 <HAL_InitTick+0xac>)
 800142e:	2200      	movs	r2, #0
 8001430:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001432:	4b0b      	ldr	r3, [pc, #44]	; (8001460 <HAL_InitTick+0xac>)
 8001434:	2200      	movs	r2, #0
 8001436:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim5) == HAL_OK)
 8001438:	4809      	ldr	r0, [pc, #36]	; (8001460 <HAL_InitTick+0xac>)
 800143a:	f001 ff57 	bl	80032ec <HAL_TIM_Base_Init>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d104      	bne.n	800144e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim5);
 8001444:	4806      	ldr	r0, [pc, #24]	; (8001460 <HAL_InitTick+0xac>)
 8001446:	f001 ff86 	bl	8003356 <HAL_TIM_Base_Start_IT>
 800144a:	4603      	mov	r3, r0
 800144c:	e000      	b.n	8001450 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800144e:	2301      	movs	r3, #1
}
 8001450:	4618      	mov	r0, r3
 8001452:	3730      	adds	r7, #48	; 0x30
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	40023800 	.word	0x40023800
 800145c:	431bde83 	.word	0x431bde83
 8001460:	20004a44 	.word	0x20004a44
 8001464:	40000c00 	.word	0x40000c00

08001468 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800146c:	bf00      	nop
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr

08001476 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001476:	b480      	push	{r7}
 8001478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800147a:	e7fe      	b.n	800147a <HardFault_Handler+0x4>

0800147c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001480:	e7fe      	b.n	8001480 <MemManage_Handler+0x4>

08001482 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001482:	b480      	push	{r7}
 8001484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001486:	e7fe      	b.n	8001486 <BusFault_Handler+0x4>

08001488 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800148c:	e7fe      	b.n	800148c <UsageFault_Handler+0x4>

0800148e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800148e:	b480      	push	{r7}
 8001490:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001492:	bf00      	nop
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr

0800149c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80014a0:	4802      	ldr	r0, [pc, #8]	; (80014ac <TIM5_IRQHandler+0x10>)
 80014a2:	f001 ff7c 	bl	800339e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80014a6:	bf00      	nop
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	20004a44 	.word	0x20004a44

080014b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014b4:	4b08      	ldr	r3, [pc, #32]	; (80014d8 <SystemInit+0x28>)
 80014b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014ba:	4a07      	ldr	r2, [pc, #28]	; (80014d8 <SystemInit+0x28>)
 80014bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80014c4:	4b04      	ldr	r3, [pc, #16]	; (80014d8 <SystemInit+0x28>)
 80014c6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80014ca:	609a      	str	r2, [r3, #8]
#endif
}
 80014cc:	bf00      	nop
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	e000ed00 	.word	0xe000ed00

080014dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80014dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001514 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80014e0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80014e2:	e003      	b.n	80014ec <LoopCopyDataInit>

080014e4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80014e4:	4b0c      	ldr	r3, [pc, #48]	; (8001518 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80014e6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80014e8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80014ea:	3104      	adds	r1, #4

080014ec <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80014ec:	480b      	ldr	r0, [pc, #44]	; (800151c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80014ee:	4b0c      	ldr	r3, [pc, #48]	; (8001520 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80014f0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80014f2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80014f4:	d3f6      	bcc.n	80014e4 <CopyDataInit>
  ldr  r2, =_sbss
 80014f6:	4a0b      	ldr	r2, [pc, #44]	; (8001524 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80014f8:	e002      	b.n	8001500 <LoopFillZerobss>

080014fa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80014fa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80014fc:	f842 3b04 	str.w	r3, [r2], #4

08001500 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001500:	4b09      	ldr	r3, [pc, #36]	; (8001528 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001502:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001504:	d3f9      	bcc.n	80014fa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001506:	f7ff ffd3 	bl	80014b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800150a:	f005 f9f3 	bl	80068f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800150e:	f7ff fcd1 	bl	8000eb4 <main>
  bx  lr    
 8001512:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001514:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8001518:	08006a8c 	.word	0x08006a8c
  ldr  r0, =_sdata
 800151c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001520:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8001524:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8001528:	20004ac8 	.word	0x20004ac8

0800152c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800152c:	e7fe      	b.n	800152c <ADC_IRQHandler>
	...

08001530 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001534:	4b0e      	ldr	r3, [pc, #56]	; (8001570 <HAL_Init+0x40>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a0d      	ldr	r2, [pc, #52]	; (8001570 <HAL_Init+0x40>)
 800153a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800153e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001540:	4b0b      	ldr	r3, [pc, #44]	; (8001570 <HAL_Init+0x40>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a0a      	ldr	r2, [pc, #40]	; (8001570 <HAL_Init+0x40>)
 8001546:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800154a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800154c:	4b08      	ldr	r3, [pc, #32]	; (8001570 <HAL_Init+0x40>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a07      	ldr	r2, [pc, #28]	; (8001570 <HAL_Init+0x40>)
 8001552:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001556:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001558:	2003      	movs	r0, #3
 800155a:	f000 f8d8 	bl	800170e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800155e:	2000      	movs	r0, #0
 8001560:	f7ff ff28 	bl	80013b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001564:	f7ff fe6e 	bl	8001244 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001568:	2300      	movs	r3, #0
}
 800156a:	4618      	mov	r0, r3
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40023c00 	.word	0x40023c00

08001574 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001578:	4b06      	ldr	r3, [pc, #24]	; (8001594 <HAL_IncTick+0x20>)
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	461a      	mov	r2, r3
 800157e:	4b06      	ldr	r3, [pc, #24]	; (8001598 <HAL_IncTick+0x24>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4413      	add	r3, r2
 8001584:	4a04      	ldr	r2, [pc, #16]	; (8001598 <HAL_IncTick+0x24>)
 8001586:	6013      	str	r3, [r2, #0]
}
 8001588:	bf00      	nop
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	20000008 	.word	0x20000008
 8001598:	20004a84 	.word	0x20004a84

0800159c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  return uwTick;
 80015a0:	4b03      	ldr	r3, [pc, #12]	; (80015b0 <HAL_GetTick+0x14>)
 80015a2:	681b      	ldr	r3, [r3, #0]
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	20004a84 	.word	0x20004a84

080015b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b085      	sub	sp, #20
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	f003 0307 	and.w	r3, r3, #7
 80015c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015c4:	4b0c      	ldr	r3, [pc, #48]	; (80015f8 <__NVIC_SetPriorityGrouping+0x44>)
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015ca:	68ba      	ldr	r2, [r7, #8]
 80015cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015d0:	4013      	ands	r3, r2
 80015d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015e6:	4a04      	ldr	r2, [pc, #16]	; (80015f8 <__NVIC_SetPriorityGrouping+0x44>)
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	60d3      	str	r3, [r2, #12]
}
 80015ec:	bf00      	nop
 80015ee:	3714      	adds	r7, #20
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr
 80015f8:	e000ed00 	.word	0xe000ed00

080015fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001600:	4b04      	ldr	r3, [pc, #16]	; (8001614 <__NVIC_GetPriorityGrouping+0x18>)
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	0a1b      	lsrs	r3, r3, #8
 8001606:	f003 0307 	and.w	r3, r3, #7
}
 800160a:	4618      	mov	r0, r3
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr
 8001614:	e000ed00 	.word	0xe000ed00

08001618 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001618:	b480      	push	{r7}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
 800161e:	4603      	mov	r3, r0
 8001620:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001626:	2b00      	cmp	r3, #0
 8001628:	db0b      	blt.n	8001642 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800162a:	79fb      	ldrb	r3, [r7, #7]
 800162c:	f003 021f 	and.w	r2, r3, #31
 8001630:	4907      	ldr	r1, [pc, #28]	; (8001650 <__NVIC_EnableIRQ+0x38>)
 8001632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001636:	095b      	lsrs	r3, r3, #5
 8001638:	2001      	movs	r0, #1
 800163a:	fa00 f202 	lsl.w	r2, r0, r2
 800163e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001642:	bf00      	nop
 8001644:	370c      	adds	r7, #12
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	e000e100 	.word	0xe000e100

08001654 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	6039      	str	r1, [r7, #0]
 800165e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001664:	2b00      	cmp	r3, #0
 8001666:	db0a      	blt.n	800167e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	b2da      	uxtb	r2, r3
 800166c:	490c      	ldr	r1, [pc, #48]	; (80016a0 <__NVIC_SetPriority+0x4c>)
 800166e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001672:	0112      	lsls	r2, r2, #4
 8001674:	b2d2      	uxtb	r2, r2
 8001676:	440b      	add	r3, r1
 8001678:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800167c:	e00a      	b.n	8001694 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	b2da      	uxtb	r2, r3
 8001682:	4908      	ldr	r1, [pc, #32]	; (80016a4 <__NVIC_SetPriority+0x50>)
 8001684:	79fb      	ldrb	r3, [r7, #7]
 8001686:	f003 030f 	and.w	r3, r3, #15
 800168a:	3b04      	subs	r3, #4
 800168c:	0112      	lsls	r2, r2, #4
 800168e:	b2d2      	uxtb	r2, r2
 8001690:	440b      	add	r3, r1
 8001692:	761a      	strb	r2, [r3, #24]
}
 8001694:	bf00      	nop
 8001696:	370c      	adds	r7, #12
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr
 80016a0:	e000e100 	.word	0xe000e100
 80016a4:	e000ed00 	.word	0xe000ed00

080016a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b089      	sub	sp, #36	; 0x24
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	60f8      	str	r0, [r7, #12]
 80016b0:	60b9      	str	r1, [r7, #8]
 80016b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	f003 0307 	and.w	r3, r3, #7
 80016ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016bc:	69fb      	ldr	r3, [r7, #28]
 80016be:	f1c3 0307 	rsb	r3, r3, #7
 80016c2:	2b04      	cmp	r3, #4
 80016c4:	bf28      	it	cs
 80016c6:	2304      	movcs	r3, #4
 80016c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	3304      	adds	r3, #4
 80016ce:	2b06      	cmp	r3, #6
 80016d0:	d902      	bls.n	80016d8 <NVIC_EncodePriority+0x30>
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	3b03      	subs	r3, #3
 80016d6:	e000      	b.n	80016da <NVIC_EncodePriority+0x32>
 80016d8:	2300      	movs	r3, #0
 80016da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80016e0:	69bb      	ldr	r3, [r7, #24]
 80016e2:	fa02 f303 	lsl.w	r3, r2, r3
 80016e6:	43da      	mvns	r2, r3
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	401a      	ands	r2, r3
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016f0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	fa01 f303 	lsl.w	r3, r1, r3
 80016fa:	43d9      	mvns	r1, r3
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001700:	4313      	orrs	r3, r2
         );
}
 8001702:	4618      	mov	r0, r3
 8001704:	3724      	adds	r7, #36	; 0x24
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr

0800170e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800170e:	b580      	push	{r7, lr}
 8001710:	b082      	sub	sp, #8
 8001712:	af00      	add	r7, sp, #0
 8001714:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001716:	6878      	ldr	r0, [r7, #4]
 8001718:	f7ff ff4c 	bl	80015b4 <__NVIC_SetPriorityGrouping>
}
 800171c:	bf00      	nop
 800171e:	3708      	adds	r7, #8
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}

08001724 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001724:	b580      	push	{r7, lr}
 8001726:	b086      	sub	sp, #24
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	60b9      	str	r1, [r7, #8]
 800172e:	607a      	str	r2, [r7, #4]
 8001730:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001732:	2300      	movs	r3, #0
 8001734:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001736:	f7ff ff61 	bl	80015fc <__NVIC_GetPriorityGrouping>
 800173a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	68b9      	ldr	r1, [r7, #8]
 8001740:	6978      	ldr	r0, [r7, #20]
 8001742:	f7ff ffb1 	bl	80016a8 <NVIC_EncodePriority>
 8001746:	4602      	mov	r2, r0
 8001748:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800174c:	4611      	mov	r1, r2
 800174e:	4618      	mov	r0, r3
 8001750:	f7ff ff80 	bl	8001654 <__NVIC_SetPriority>
}
 8001754:	bf00      	nop
 8001756:	3718      	adds	r7, #24
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}

0800175c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	4603      	mov	r3, r0
 8001764:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff ff54 	bl	8001618 <__NVIC_EnableIRQ>
}
 8001770:	bf00      	nop
 8001772:	3708      	adds	r7, #8
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}

08001778 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001778:	b480      	push	{r7}
 800177a:	b089      	sub	sp, #36	; 0x24
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
 8001780:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001782:	2300      	movs	r3, #0
 8001784:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001786:	2300      	movs	r3, #0
 8001788:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800178a:	2300      	movs	r3, #0
 800178c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800178e:	2300      	movs	r3, #0
 8001790:	61fb      	str	r3, [r7, #28]
 8001792:	e159      	b.n	8001a48 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001794:	2201      	movs	r2, #1
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	fa02 f303 	lsl.w	r3, r2, r3
 800179c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	697a      	ldr	r2, [r7, #20]
 80017a4:	4013      	ands	r3, r2
 80017a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80017a8:	693a      	ldr	r2, [r7, #16]
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	429a      	cmp	r2, r3
 80017ae:	f040 8148 	bne.w	8001a42 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d00b      	beq.n	80017d2 <HAL_GPIO_Init+0x5a>
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	2b02      	cmp	r3, #2
 80017c0:	d007      	beq.n	80017d2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80017c6:	2b11      	cmp	r3, #17
 80017c8:	d003      	beq.n	80017d2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	2b12      	cmp	r3, #18
 80017d0:	d130      	bne.n	8001834 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	689b      	ldr	r3, [r3, #8]
 80017d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	2203      	movs	r2, #3
 80017de:	fa02 f303 	lsl.w	r3, r2, r3
 80017e2:	43db      	mvns	r3, r3
 80017e4:	69ba      	ldr	r2, [r7, #24]
 80017e6:	4013      	ands	r3, r2
 80017e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	68da      	ldr	r2, [r3, #12]
 80017ee:	69fb      	ldr	r3, [r7, #28]
 80017f0:	005b      	lsls	r3, r3, #1
 80017f2:	fa02 f303 	lsl.w	r3, r2, r3
 80017f6:	69ba      	ldr	r2, [r7, #24]
 80017f8:	4313      	orrs	r3, r2
 80017fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	69ba      	ldr	r2, [r7, #24]
 8001800:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001808:	2201      	movs	r2, #1
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	fa02 f303 	lsl.w	r3, r2, r3
 8001810:	43db      	mvns	r3, r3
 8001812:	69ba      	ldr	r2, [r7, #24]
 8001814:	4013      	ands	r3, r2
 8001816:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	091b      	lsrs	r3, r3, #4
 800181e:	f003 0201 	and.w	r2, r3, #1
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	fa02 f303 	lsl.w	r3, r2, r3
 8001828:	69ba      	ldr	r2, [r7, #24]
 800182a:	4313      	orrs	r3, r2
 800182c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	69ba      	ldr	r2, [r7, #24]
 8001832:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	005b      	lsls	r3, r3, #1
 800183e:	2203      	movs	r2, #3
 8001840:	fa02 f303 	lsl.w	r3, r2, r3
 8001844:	43db      	mvns	r3, r3
 8001846:	69ba      	ldr	r2, [r7, #24]
 8001848:	4013      	ands	r3, r2
 800184a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	689a      	ldr	r2, [r3, #8]
 8001850:	69fb      	ldr	r3, [r7, #28]
 8001852:	005b      	lsls	r3, r3, #1
 8001854:	fa02 f303 	lsl.w	r3, r2, r3
 8001858:	69ba      	ldr	r2, [r7, #24]
 800185a:	4313      	orrs	r3, r2
 800185c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	69ba      	ldr	r2, [r7, #24]
 8001862:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	2b02      	cmp	r3, #2
 800186a:	d003      	beq.n	8001874 <HAL_GPIO_Init+0xfc>
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	2b12      	cmp	r3, #18
 8001872:	d123      	bne.n	80018bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	08da      	lsrs	r2, r3, #3
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	3208      	adds	r2, #8
 800187c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001880:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	f003 0307 	and.w	r3, r3, #7
 8001888:	009b      	lsls	r3, r3, #2
 800188a:	220f      	movs	r2, #15
 800188c:	fa02 f303 	lsl.w	r3, r2, r3
 8001890:	43db      	mvns	r3, r3
 8001892:	69ba      	ldr	r2, [r7, #24]
 8001894:	4013      	ands	r3, r2
 8001896:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	691a      	ldr	r2, [r3, #16]
 800189c:	69fb      	ldr	r3, [r7, #28]
 800189e:	f003 0307 	and.w	r3, r3, #7
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	fa02 f303 	lsl.w	r3, r2, r3
 80018a8:	69ba      	ldr	r2, [r7, #24]
 80018aa:	4313      	orrs	r3, r2
 80018ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	08da      	lsrs	r2, r3, #3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	3208      	adds	r2, #8
 80018b6:	69b9      	ldr	r1, [r7, #24]
 80018b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	005b      	lsls	r3, r3, #1
 80018c6:	2203      	movs	r2, #3
 80018c8:	fa02 f303 	lsl.w	r3, r2, r3
 80018cc:	43db      	mvns	r3, r3
 80018ce:	69ba      	ldr	r2, [r7, #24]
 80018d0:	4013      	ands	r3, r2
 80018d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	f003 0203 	and.w	r2, r3, #3
 80018dc:	69fb      	ldr	r3, [r7, #28]
 80018de:	005b      	lsls	r3, r3, #1
 80018e0:	fa02 f303 	lsl.w	r3, r2, r3
 80018e4:	69ba      	ldr	r2, [r7, #24]
 80018e6:	4313      	orrs	r3, r2
 80018e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	69ba      	ldr	r2, [r7, #24]
 80018ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	f000 80a2 	beq.w	8001a42 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	60fb      	str	r3, [r7, #12]
 8001902:	4b56      	ldr	r3, [pc, #344]	; (8001a5c <HAL_GPIO_Init+0x2e4>)
 8001904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001906:	4a55      	ldr	r2, [pc, #340]	; (8001a5c <HAL_GPIO_Init+0x2e4>)
 8001908:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800190c:	6453      	str	r3, [r2, #68]	; 0x44
 800190e:	4b53      	ldr	r3, [pc, #332]	; (8001a5c <HAL_GPIO_Init+0x2e4>)
 8001910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001912:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001916:	60fb      	str	r3, [r7, #12]
 8001918:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800191a:	4a51      	ldr	r2, [pc, #324]	; (8001a60 <HAL_GPIO_Init+0x2e8>)
 800191c:	69fb      	ldr	r3, [r7, #28]
 800191e:	089b      	lsrs	r3, r3, #2
 8001920:	3302      	adds	r3, #2
 8001922:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001926:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	f003 0303 	and.w	r3, r3, #3
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	220f      	movs	r2, #15
 8001932:	fa02 f303 	lsl.w	r3, r2, r3
 8001936:	43db      	mvns	r3, r3
 8001938:	69ba      	ldr	r2, [r7, #24]
 800193a:	4013      	ands	r3, r2
 800193c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	4a48      	ldr	r2, [pc, #288]	; (8001a64 <HAL_GPIO_Init+0x2ec>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d019      	beq.n	800197a <HAL_GPIO_Init+0x202>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4a47      	ldr	r2, [pc, #284]	; (8001a68 <HAL_GPIO_Init+0x2f0>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d013      	beq.n	8001976 <HAL_GPIO_Init+0x1fe>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4a46      	ldr	r2, [pc, #280]	; (8001a6c <HAL_GPIO_Init+0x2f4>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d00d      	beq.n	8001972 <HAL_GPIO_Init+0x1fa>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4a45      	ldr	r2, [pc, #276]	; (8001a70 <HAL_GPIO_Init+0x2f8>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d007      	beq.n	800196e <HAL_GPIO_Init+0x1f6>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4a44      	ldr	r2, [pc, #272]	; (8001a74 <HAL_GPIO_Init+0x2fc>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d101      	bne.n	800196a <HAL_GPIO_Init+0x1f2>
 8001966:	2304      	movs	r3, #4
 8001968:	e008      	b.n	800197c <HAL_GPIO_Init+0x204>
 800196a:	2307      	movs	r3, #7
 800196c:	e006      	b.n	800197c <HAL_GPIO_Init+0x204>
 800196e:	2303      	movs	r3, #3
 8001970:	e004      	b.n	800197c <HAL_GPIO_Init+0x204>
 8001972:	2302      	movs	r3, #2
 8001974:	e002      	b.n	800197c <HAL_GPIO_Init+0x204>
 8001976:	2301      	movs	r3, #1
 8001978:	e000      	b.n	800197c <HAL_GPIO_Init+0x204>
 800197a:	2300      	movs	r3, #0
 800197c:	69fa      	ldr	r2, [r7, #28]
 800197e:	f002 0203 	and.w	r2, r2, #3
 8001982:	0092      	lsls	r2, r2, #2
 8001984:	4093      	lsls	r3, r2
 8001986:	69ba      	ldr	r2, [r7, #24]
 8001988:	4313      	orrs	r3, r2
 800198a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800198c:	4934      	ldr	r1, [pc, #208]	; (8001a60 <HAL_GPIO_Init+0x2e8>)
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	089b      	lsrs	r3, r3, #2
 8001992:	3302      	adds	r3, #2
 8001994:	69ba      	ldr	r2, [r7, #24]
 8001996:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800199a:	4b37      	ldr	r3, [pc, #220]	; (8001a78 <HAL_GPIO_Init+0x300>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	43db      	mvns	r3, r3
 80019a4:	69ba      	ldr	r2, [r7, #24]
 80019a6:	4013      	ands	r3, r2
 80019a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d003      	beq.n	80019be <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	4313      	orrs	r3, r2
 80019bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80019be:	4a2e      	ldr	r2, [pc, #184]	; (8001a78 <HAL_GPIO_Init+0x300>)
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80019c4:	4b2c      	ldr	r3, [pc, #176]	; (8001a78 <HAL_GPIO_Init+0x300>)
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	43db      	mvns	r3, r3
 80019ce:	69ba      	ldr	r2, [r7, #24]
 80019d0:	4013      	ands	r3, r2
 80019d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d003      	beq.n	80019e8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80019e0:	69ba      	ldr	r2, [r7, #24]
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	4313      	orrs	r3, r2
 80019e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80019e8:	4a23      	ldr	r2, [pc, #140]	; (8001a78 <HAL_GPIO_Init+0x300>)
 80019ea:	69bb      	ldr	r3, [r7, #24]
 80019ec:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019ee:	4b22      	ldr	r3, [pc, #136]	; (8001a78 <HAL_GPIO_Init+0x300>)
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	43db      	mvns	r3, r3
 80019f8:	69ba      	ldr	r2, [r7, #24]
 80019fa:	4013      	ands	r3, r2
 80019fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d003      	beq.n	8001a12 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001a0a:	69ba      	ldr	r2, [r7, #24]
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a12:	4a19      	ldr	r2, [pc, #100]	; (8001a78 <HAL_GPIO_Init+0x300>)
 8001a14:	69bb      	ldr	r3, [r7, #24]
 8001a16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a18:	4b17      	ldr	r3, [pc, #92]	; (8001a78 <HAL_GPIO_Init+0x300>)
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	43db      	mvns	r3, r3
 8001a22:	69ba      	ldr	r2, [r7, #24]
 8001a24:	4013      	ands	r3, r2
 8001a26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d003      	beq.n	8001a3c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001a34:	69ba      	ldr	r2, [r7, #24]
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a3c:	4a0e      	ldr	r2, [pc, #56]	; (8001a78 <HAL_GPIO_Init+0x300>)
 8001a3e:	69bb      	ldr	r3, [r7, #24]
 8001a40:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	3301      	adds	r3, #1
 8001a46:	61fb      	str	r3, [r7, #28]
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	2b0f      	cmp	r3, #15
 8001a4c:	f67f aea2 	bls.w	8001794 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a50:	bf00      	nop
 8001a52:	3724      	adds	r7, #36	; 0x24
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr
 8001a5c:	40023800 	.word	0x40023800
 8001a60:	40013800 	.word	0x40013800
 8001a64:	40020000 	.word	0x40020000
 8001a68:	40020400 	.word	0x40020400
 8001a6c:	40020800 	.word	0x40020800
 8001a70:	40020c00 	.word	0x40020c00
 8001a74:	40021000 	.word	0x40021000
 8001a78:	40013c00 	.word	0x40013c00

08001a7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	460b      	mov	r3, r1
 8001a86:	807b      	strh	r3, [r7, #2]
 8001a88:	4613      	mov	r3, r2
 8001a8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a8c:	787b      	ldrb	r3, [r7, #1]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d003      	beq.n	8001a9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a92:	887a      	ldrh	r2, [r7, #2]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001a98:	e003      	b.n	8001aa2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a9a:	887b      	ldrh	r3, [r7, #2]
 8001a9c:	041a      	lsls	r2, r3, #16
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	619a      	str	r2, [r3, #24]
}
 8001aa2:	bf00      	nop
 8001aa4:	370c      	adds	r7, #12
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
	...

08001ab0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d101      	bne.n	8001ac2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e11f      	b.n	8001d02 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d106      	bne.n	8001adc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f7ff fbdc 	bl	8001294 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2224      	movs	r2, #36	; 0x24
 8001ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f022 0201 	bic.w	r2, r2, #1
 8001af2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001b02:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001b12:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001b14:	f001 fb90 	bl	8003238 <HAL_RCC_GetPCLK1Freq>
 8001b18:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	4a7b      	ldr	r2, [pc, #492]	; (8001d0c <HAL_I2C_Init+0x25c>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d807      	bhi.n	8001b34 <HAL_I2C_Init+0x84>
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	4a7a      	ldr	r2, [pc, #488]	; (8001d10 <HAL_I2C_Init+0x260>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	bf94      	ite	ls
 8001b2c:	2301      	movls	r3, #1
 8001b2e:	2300      	movhi	r3, #0
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	e006      	b.n	8001b42 <HAL_I2C_Init+0x92>
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	4a77      	ldr	r2, [pc, #476]	; (8001d14 <HAL_I2C_Init+0x264>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	bf94      	ite	ls
 8001b3c:	2301      	movls	r3, #1
 8001b3e:	2300      	movhi	r3, #0
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e0db      	b.n	8001d02 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	4a72      	ldr	r2, [pc, #456]	; (8001d18 <HAL_I2C_Init+0x268>)
 8001b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b52:	0c9b      	lsrs	r3, r3, #18
 8001b54:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	68ba      	ldr	r2, [r7, #8]
 8001b66:	430a      	orrs	r2, r1
 8001b68:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	6a1b      	ldr	r3, [r3, #32]
 8001b70:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	4a64      	ldr	r2, [pc, #400]	; (8001d0c <HAL_I2C_Init+0x25c>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d802      	bhi.n	8001b84 <HAL_I2C_Init+0xd4>
 8001b7e:	68bb      	ldr	r3, [r7, #8]
 8001b80:	3301      	adds	r3, #1
 8001b82:	e009      	b.n	8001b98 <HAL_I2C_Init+0xe8>
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001b8a:	fb02 f303 	mul.w	r3, r2, r3
 8001b8e:	4a63      	ldr	r2, [pc, #396]	; (8001d1c <HAL_I2C_Init+0x26c>)
 8001b90:	fba2 2303 	umull	r2, r3, r2, r3
 8001b94:	099b      	lsrs	r3, r3, #6
 8001b96:	3301      	adds	r3, #1
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	6812      	ldr	r2, [r2, #0]
 8001b9c:	430b      	orrs	r3, r1
 8001b9e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	69db      	ldr	r3, [r3, #28]
 8001ba6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001baa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	4956      	ldr	r1, [pc, #344]	; (8001d0c <HAL_I2C_Init+0x25c>)
 8001bb4:	428b      	cmp	r3, r1
 8001bb6:	d80d      	bhi.n	8001bd4 <HAL_I2C_Init+0x124>
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	1e59      	subs	r1, r3, #1
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	fbb1 f3f3 	udiv	r3, r1, r3
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bcc:	2b04      	cmp	r3, #4
 8001bce:	bf38      	it	cc
 8001bd0:	2304      	movcc	r3, #4
 8001bd2:	e04f      	b.n	8001c74 <HAL_I2C_Init+0x1c4>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d111      	bne.n	8001c00 <HAL_I2C_Init+0x150>
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	1e58      	subs	r0, r3, #1
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6859      	ldr	r1, [r3, #4]
 8001be4:	460b      	mov	r3, r1
 8001be6:	005b      	lsls	r3, r3, #1
 8001be8:	440b      	add	r3, r1
 8001bea:	fbb0 f3f3 	udiv	r3, r0, r3
 8001bee:	3301      	adds	r3, #1
 8001bf0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	bf0c      	ite	eq
 8001bf8:	2301      	moveq	r3, #1
 8001bfa:	2300      	movne	r3, #0
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	e012      	b.n	8001c26 <HAL_I2C_Init+0x176>
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	1e58      	subs	r0, r3, #1
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6859      	ldr	r1, [r3, #4]
 8001c08:	460b      	mov	r3, r1
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	440b      	add	r3, r1
 8001c0e:	0099      	lsls	r1, r3, #2
 8001c10:	440b      	add	r3, r1
 8001c12:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c16:	3301      	adds	r3, #1
 8001c18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	bf0c      	ite	eq
 8001c20:	2301      	moveq	r3, #1
 8001c22:	2300      	movne	r3, #0
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <HAL_I2C_Init+0x17e>
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e022      	b.n	8001c74 <HAL_I2C_Init+0x1c4>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d10e      	bne.n	8001c54 <HAL_I2C_Init+0x1a4>
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	1e58      	subs	r0, r3, #1
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6859      	ldr	r1, [r3, #4]
 8001c3e:	460b      	mov	r3, r1
 8001c40:	005b      	lsls	r3, r3, #1
 8001c42:	440b      	add	r3, r1
 8001c44:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c48:	3301      	adds	r3, #1
 8001c4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c52:	e00f      	b.n	8001c74 <HAL_I2C_Init+0x1c4>
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	1e58      	subs	r0, r3, #1
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6859      	ldr	r1, [r3, #4]
 8001c5c:	460b      	mov	r3, r1
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	440b      	add	r3, r1
 8001c62:	0099      	lsls	r1, r3, #2
 8001c64:	440b      	add	r3, r1
 8001c66:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c70:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001c74:	6879      	ldr	r1, [r7, #4]
 8001c76:	6809      	ldr	r1, [r1, #0]
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	69da      	ldr	r2, [r3, #28]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6a1b      	ldr	r3, [r3, #32]
 8001c8e:	431a      	orrs	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	430a      	orrs	r2, r1
 8001c96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001ca2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	6911      	ldr	r1, [r2, #16]
 8001caa:	687a      	ldr	r2, [r7, #4]
 8001cac:	68d2      	ldr	r2, [r2, #12]
 8001cae:	4311      	orrs	r1, r2
 8001cb0:	687a      	ldr	r2, [r7, #4]
 8001cb2:	6812      	ldr	r2, [r2, #0]
 8001cb4:	430b      	orrs	r3, r1
 8001cb6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	68db      	ldr	r3, [r3, #12]
 8001cbe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	695a      	ldr	r2, [r3, #20]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	699b      	ldr	r3, [r3, #24]
 8001cca:	431a      	orrs	r2, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	430a      	orrs	r2, r1
 8001cd2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f042 0201 	orr.w	r2, r2, #1
 8001ce2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2220      	movs	r2, #32
 8001cee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001d00:	2300      	movs	r3, #0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3710      	adds	r7, #16
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	000186a0 	.word	0x000186a0
 8001d10:	001e847f 	.word	0x001e847f
 8001d14:	003d08ff 	.word	0x003d08ff
 8001d18:	431bde83 	.word	0x431bde83
 8001d1c:	10624dd3 	.word	0x10624dd3

08001d20 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b088      	sub	sp, #32
 8001d24:	af02      	add	r7, sp, #8
 8001d26:	60f8      	str	r0, [r7, #12]
 8001d28:	607a      	str	r2, [r7, #4]
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	817b      	strh	r3, [r7, #10]
 8001d30:	4613      	mov	r3, r2
 8001d32:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001d34:	f7ff fc32 	bl	800159c <HAL_GetTick>
 8001d38:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	2b20      	cmp	r3, #32
 8001d44:	f040 80e0 	bne.w	8001f08 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	9300      	str	r3, [sp, #0]
 8001d4c:	2319      	movs	r3, #25
 8001d4e:	2201      	movs	r2, #1
 8001d50:	4970      	ldr	r1, [pc, #448]	; (8001f14 <HAL_I2C_Master_Transmit+0x1f4>)
 8001d52:	68f8      	ldr	r0, [r7, #12]
 8001d54:	f000 fc58 	bl	8002608 <I2C_WaitOnFlagUntilTimeout>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001d5e:	2302      	movs	r3, #2
 8001d60:	e0d3      	b.n	8001f0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	d101      	bne.n	8001d70 <HAL_I2C_Master_Transmit+0x50>
 8001d6c:	2302      	movs	r3, #2
 8001d6e:	e0cc      	b.n	8001f0a <HAL_I2C_Master_Transmit+0x1ea>
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	2201      	movs	r2, #1
 8001d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 0301 	and.w	r3, r3, #1
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d007      	beq.n	8001d96 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f042 0201 	orr.w	r2, r2, #1
 8001d94:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001da4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	2221      	movs	r2, #33	; 0x21
 8001daa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	2210      	movs	r2, #16
 8001db2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	2200      	movs	r2, #0
 8001dba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	893a      	ldrh	r2, [r7, #8]
 8001dc6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dcc:	b29a      	uxth	r2, r3
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	4a50      	ldr	r2, [pc, #320]	; (8001f18 <HAL_I2C_Master_Transmit+0x1f8>)
 8001dd6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001dd8:	8979      	ldrh	r1, [r7, #10]
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	6a3a      	ldr	r2, [r7, #32]
 8001dde:	68f8      	ldr	r0, [r7, #12]
 8001de0:	f000 fac2 	bl	8002368 <I2C_MasterRequestWrite>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d001      	beq.n	8001dee <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e08d      	b.n	8001f0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dee:	2300      	movs	r3, #0
 8001df0:	613b      	str	r3, [r7, #16]
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	695b      	ldr	r3, [r3, #20]
 8001df8:	613b      	str	r3, [r7, #16]
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	699b      	ldr	r3, [r3, #24]
 8001e00:	613b      	str	r3, [r7, #16]
 8001e02:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001e04:	e066      	b.n	8001ed4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e06:	697a      	ldr	r2, [r7, #20]
 8001e08:	6a39      	ldr	r1, [r7, #32]
 8001e0a:	68f8      	ldr	r0, [r7, #12]
 8001e0c:	f000 fcd2 	bl	80027b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d00d      	beq.n	8001e32 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1a:	2b04      	cmp	r3, #4
 8001e1c:	d107      	bne.n	8001e2e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e2c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e06b      	b.n	8001f0a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e36:	781a      	ldrb	r2, [r3, #0]
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e42:	1c5a      	adds	r2, r3, #1
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	3b01      	subs	r3, #1
 8001e50:	b29a      	uxth	r2, r3
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e5a:	3b01      	subs	r3, #1
 8001e5c:	b29a      	uxth	r2, r3
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	695b      	ldr	r3, [r3, #20]
 8001e68:	f003 0304 	and.w	r3, r3, #4
 8001e6c:	2b04      	cmp	r3, #4
 8001e6e:	d11b      	bne.n	8001ea8 <HAL_I2C_Master_Transmit+0x188>
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d017      	beq.n	8001ea8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e7c:	781a      	ldrb	r2, [r3, #0]
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e88:	1c5a      	adds	r2, r3, #1
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	3b01      	subs	r3, #1
 8001e96:	b29a      	uxth	r2, r3
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ea0:	3b01      	subs	r3, #1
 8001ea2:	b29a      	uxth	r2, r3
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ea8:	697a      	ldr	r2, [r7, #20]
 8001eaa:	6a39      	ldr	r1, [r7, #32]
 8001eac:	68f8      	ldr	r0, [r7, #12]
 8001eae:	f000 fcc2 	bl	8002836 <I2C_WaitOnBTFFlagUntilTimeout>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d00d      	beq.n	8001ed4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ebc:	2b04      	cmp	r3, #4
 8001ebe:	d107      	bne.n	8001ed0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ece:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e01a      	b.n	8001f0a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d194      	bne.n	8001e06 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001eea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	2220      	movs	r2, #32
 8001ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	2200      	movs	r2, #0
 8001f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001f04:	2300      	movs	r3, #0
 8001f06:	e000      	b.n	8001f0a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001f08:	2302      	movs	r3, #2
  }
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3718      	adds	r7, #24
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	00100002 	.word	0x00100002
 8001f18:	ffff0000 	.word	0xffff0000

08001f1c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b08c      	sub	sp, #48	; 0x30
 8001f20:	af02      	add	r7, sp, #8
 8001f22:	60f8      	str	r0, [r7, #12]
 8001f24:	607a      	str	r2, [r7, #4]
 8001f26:	461a      	mov	r2, r3
 8001f28:	460b      	mov	r3, r1
 8001f2a:	817b      	strh	r3, [r7, #10]
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001f30:	f7ff fb34 	bl	800159c <HAL_GetTick>
 8001f34:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	2b20      	cmp	r3, #32
 8001f40:	f040 820b 	bne.w	800235a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f46:	9300      	str	r3, [sp, #0]
 8001f48:	2319      	movs	r3, #25
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	497c      	ldr	r1, [pc, #496]	; (8002140 <HAL_I2C_Master_Receive+0x224>)
 8001f4e:	68f8      	ldr	r0, [r7, #12]
 8001f50:	f000 fb5a 	bl	8002608 <I2C_WaitOnFlagUntilTimeout>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8001f5a:	2302      	movs	r3, #2
 8001f5c:	e1fe      	b.n	800235c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d101      	bne.n	8001f6c <HAL_I2C_Master_Receive+0x50>
 8001f68:	2302      	movs	r3, #2
 8001f6a:	e1f7      	b.n	800235c <HAL_I2C_Master_Receive+0x440>
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2201      	movs	r2, #1
 8001f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d007      	beq.n	8001f92 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f042 0201 	orr.w	r2, r2, #1
 8001f90:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001fa0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2222      	movs	r2, #34	; 0x22
 8001fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	2210      	movs	r2, #16
 8001fae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	893a      	ldrh	r2, [r7, #8]
 8001fc2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fc8:	b29a      	uxth	r2, r3
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	4a5c      	ldr	r2, [pc, #368]	; (8002144 <HAL_I2C_Master_Receive+0x228>)
 8001fd2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001fd4:	8979      	ldrh	r1, [r7, #10]
 8001fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001fda:	68f8      	ldr	r0, [r7, #12]
 8001fdc:	f000 fa46 	bl	800246c <I2C_MasterRequestRead>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e1b8      	b.n	800235c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d113      	bne.n	800201a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	623b      	str	r3, [r7, #32]
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	695b      	ldr	r3, [r3, #20]
 8001ffc:	623b      	str	r3, [r7, #32]
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	699b      	ldr	r3, [r3, #24]
 8002004:	623b      	str	r3, [r7, #32]
 8002006:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	e18c      	b.n	8002334 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800201e:	2b01      	cmp	r3, #1
 8002020:	d11b      	bne.n	800205a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002030:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002032:	2300      	movs	r3, #0
 8002034:	61fb      	str	r3, [r7, #28]
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	695b      	ldr	r3, [r3, #20]
 800203c:	61fb      	str	r3, [r7, #28]
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	61fb      	str	r3, [r7, #28]
 8002046:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002056:	601a      	str	r2, [r3, #0]
 8002058:	e16c      	b.n	8002334 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800205e:	2b02      	cmp	r3, #2
 8002060:	d11b      	bne.n	800209a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002070:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002080:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002082:	2300      	movs	r3, #0
 8002084:	61bb      	str	r3, [r7, #24]
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	695b      	ldr	r3, [r3, #20]
 800208c:	61bb      	str	r3, [r7, #24]
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	699b      	ldr	r3, [r3, #24]
 8002094:	61bb      	str	r3, [r7, #24]
 8002096:	69bb      	ldr	r3, [r7, #24]
 8002098:	e14c      	b.n	8002334 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80020a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020aa:	2300      	movs	r3, #0
 80020ac:	617b      	str	r3, [r7, #20]
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	695b      	ldr	r3, [r3, #20]
 80020b4:	617b      	str	r3, [r7, #20]
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	699b      	ldr	r3, [r3, #24]
 80020bc:	617b      	str	r3, [r7, #20]
 80020be:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80020c0:	e138      	b.n	8002334 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020c6:	2b03      	cmp	r3, #3
 80020c8:	f200 80f1 	bhi.w	80022ae <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d123      	bne.n	800211c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020d6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80020d8:	68f8      	ldr	r0, [r7, #12]
 80020da:	f000 fbed 	bl	80028b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e139      	b.n	800235c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	691a      	ldr	r2, [r3, #16]
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f2:	b2d2      	uxtb	r2, r2
 80020f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020fa:	1c5a      	adds	r2, r3, #1
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002104:	3b01      	subs	r3, #1
 8002106:	b29a      	uxth	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002110:	b29b      	uxth	r3, r3
 8002112:	3b01      	subs	r3, #1
 8002114:	b29a      	uxth	r2, r3
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	855a      	strh	r2, [r3, #42]	; 0x2a
 800211a:	e10b      	b.n	8002334 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002120:	2b02      	cmp	r3, #2
 8002122:	d14e      	bne.n	80021c2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002126:	9300      	str	r3, [sp, #0]
 8002128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800212a:	2200      	movs	r2, #0
 800212c:	4906      	ldr	r1, [pc, #24]	; (8002148 <HAL_I2C_Master_Receive+0x22c>)
 800212e:	68f8      	ldr	r0, [r7, #12]
 8002130:	f000 fa6a 	bl	8002608 <I2C_WaitOnFlagUntilTimeout>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d008      	beq.n	800214c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e10e      	b.n	800235c <HAL_I2C_Master_Receive+0x440>
 800213e:	bf00      	nop
 8002140:	00100002 	.word	0x00100002
 8002144:	ffff0000 	.word	0xffff0000
 8002148:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800215a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	691a      	ldr	r2, [r3, #16]
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002166:	b2d2      	uxtb	r2, r2
 8002168:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800216e:	1c5a      	adds	r2, r3, #1
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002178:	3b01      	subs	r3, #1
 800217a:	b29a      	uxth	r2, r3
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002184:	b29b      	uxth	r3, r3
 8002186:	3b01      	subs	r3, #1
 8002188:	b29a      	uxth	r2, r3
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	691a      	ldr	r2, [r3, #16]
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002198:	b2d2      	uxtb	r2, r2
 800219a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a0:	1c5a      	adds	r2, r3, #1
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021aa:	3b01      	subs	r3, #1
 80021ac:	b29a      	uxth	r2, r3
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021b6:	b29b      	uxth	r3, r3
 80021b8:	3b01      	subs	r3, #1
 80021ba:	b29a      	uxth	r2, r3
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	855a      	strh	r2, [r3, #42]	; 0x2a
 80021c0:	e0b8      	b.n	8002334 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80021c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c4:	9300      	str	r3, [sp, #0]
 80021c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021c8:	2200      	movs	r2, #0
 80021ca:	4966      	ldr	r1, [pc, #408]	; (8002364 <HAL_I2C_Master_Receive+0x448>)
 80021cc:	68f8      	ldr	r0, [r7, #12]
 80021ce:	f000 fa1b 	bl	8002608 <I2C_WaitOnFlagUntilTimeout>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d001      	beq.n	80021dc <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e0bf      	b.n	800235c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	691a      	ldr	r2, [r3, #16]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f6:	b2d2      	uxtb	r2, r2
 80021f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fe:	1c5a      	adds	r2, r3, #1
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002208:	3b01      	subs	r3, #1
 800220a:	b29a      	uxth	r2, r3
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002214:	b29b      	uxth	r3, r3
 8002216:	3b01      	subs	r3, #1
 8002218:	b29a      	uxth	r2, r3
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800221e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002220:	9300      	str	r3, [sp, #0]
 8002222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002224:	2200      	movs	r2, #0
 8002226:	494f      	ldr	r1, [pc, #316]	; (8002364 <HAL_I2C_Master_Receive+0x448>)
 8002228:	68f8      	ldr	r0, [r7, #12]
 800222a:	f000 f9ed 	bl	8002608 <I2C_WaitOnFlagUntilTimeout>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	e091      	b.n	800235c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002246:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	691a      	ldr	r2, [r3, #16]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002252:	b2d2      	uxtb	r2, r2
 8002254:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800225a:	1c5a      	adds	r2, r3, #1
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002264:	3b01      	subs	r3, #1
 8002266:	b29a      	uxth	r2, r3
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002270:	b29b      	uxth	r3, r3
 8002272:	3b01      	subs	r3, #1
 8002274:	b29a      	uxth	r2, r3
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	691a      	ldr	r2, [r3, #16]
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002284:	b2d2      	uxtb	r2, r2
 8002286:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800228c:	1c5a      	adds	r2, r3, #1
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002296:	3b01      	subs	r3, #1
 8002298:	b29a      	uxth	r2, r3
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	3b01      	subs	r3, #1
 80022a6:	b29a      	uxth	r2, r3
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80022ac:	e042      	b.n	8002334 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022b0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80022b2:	68f8      	ldr	r0, [r7, #12]
 80022b4:	f000 fb00 	bl	80028b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e04c      	b.n	800235c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	691a      	ldr	r2, [r3, #16]
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022cc:	b2d2      	uxtb	r2, r2
 80022ce:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d4:	1c5a      	adds	r2, r3, #1
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022de:	3b01      	subs	r3, #1
 80022e0:	b29a      	uxth	r2, r3
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022ea:	b29b      	uxth	r3, r3
 80022ec:	3b01      	subs	r3, #1
 80022ee:	b29a      	uxth	r2, r3
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	695b      	ldr	r3, [r3, #20]
 80022fa:	f003 0304 	and.w	r3, r3, #4
 80022fe:	2b04      	cmp	r3, #4
 8002300:	d118      	bne.n	8002334 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	691a      	ldr	r2, [r3, #16]
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800230c:	b2d2      	uxtb	r2, r2
 800230e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002314:	1c5a      	adds	r2, r3, #1
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800231e:	3b01      	subs	r3, #1
 8002320:	b29a      	uxth	r2, r3
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800232a:	b29b      	uxth	r3, r3
 800232c:	3b01      	subs	r3, #1
 800232e:	b29a      	uxth	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002338:	2b00      	cmp	r3, #0
 800233a:	f47f aec2 	bne.w	80020c2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	2220      	movs	r2, #32
 8002342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2200      	movs	r2, #0
 800234a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	2200      	movs	r2, #0
 8002352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002356:	2300      	movs	r3, #0
 8002358:	e000      	b.n	800235c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800235a:	2302      	movs	r3, #2
  }
}
 800235c:	4618      	mov	r0, r3
 800235e:	3728      	adds	r7, #40	; 0x28
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	00010004 	.word	0x00010004

08002368 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b088      	sub	sp, #32
 800236c:	af02      	add	r7, sp, #8
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	607a      	str	r2, [r7, #4]
 8002372:	603b      	str	r3, [r7, #0]
 8002374:	460b      	mov	r3, r1
 8002376:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800237c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	2b08      	cmp	r3, #8
 8002382:	d006      	beq.n	8002392 <I2C_MasterRequestWrite+0x2a>
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	2b01      	cmp	r3, #1
 8002388:	d003      	beq.n	8002392 <I2C_MasterRequestWrite+0x2a>
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002390:	d108      	bne.n	80023a4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80023a0:	601a      	str	r2, [r3, #0]
 80023a2:	e00b      	b.n	80023bc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a8:	2b12      	cmp	r3, #18
 80023aa:	d107      	bne.n	80023bc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80023ba:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	9300      	str	r3, [sp, #0]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2200      	movs	r2, #0
 80023c4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80023c8:	68f8      	ldr	r0, [r7, #12]
 80023ca:	f000 f91d 	bl	8002608 <I2C_WaitOnFlagUntilTimeout>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d00d      	beq.n	80023f0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023e2:	d103      	bne.n	80023ec <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023ea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80023ec:	2303      	movs	r3, #3
 80023ee:	e035      	b.n	800245c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	691b      	ldr	r3, [r3, #16]
 80023f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80023f8:	d108      	bne.n	800240c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80023fa:	897b      	ldrh	r3, [r7, #10]
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	461a      	mov	r2, r3
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002408:	611a      	str	r2, [r3, #16]
 800240a:	e01b      	b.n	8002444 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800240c:	897b      	ldrh	r3, [r7, #10]
 800240e:	11db      	asrs	r3, r3, #7
 8002410:	b2db      	uxtb	r3, r3
 8002412:	f003 0306 	and.w	r3, r3, #6
 8002416:	b2db      	uxtb	r3, r3
 8002418:	f063 030f 	orn	r3, r3, #15
 800241c:	b2da      	uxtb	r2, r3
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	490e      	ldr	r1, [pc, #56]	; (8002464 <I2C_MasterRequestWrite+0xfc>)
 800242a:	68f8      	ldr	r0, [r7, #12]
 800242c:	f000 f943 	bl	80026b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d001      	beq.n	800243a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e010      	b.n	800245c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800243a:	897b      	ldrh	r3, [r7, #10]
 800243c:	b2da      	uxtb	r2, r3
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	687a      	ldr	r2, [r7, #4]
 8002448:	4907      	ldr	r1, [pc, #28]	; (8002468 <I2C_MasterRequestWrite+0x100>)
 800244a:	68f8      	ldr	r0, [r7, #12]
 800244c:	f000 f933 	bl	80026b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e000      	b.n	800245c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800245a:	2300      	movs	r3, #0
}
 800245c:	4618      	mov	r0, r3
 800245e:	3718      	adds	r7, #24
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}
 8002464:	00010008 	.word	0x00010008
 8002468:	00010002 	.word	0x00010002

0800246c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b088      	sub	sp, #32
 8002470:	af02      	add	r7, sp, #8
 8002472:	60f8      	str	r0, [r7, #12]
 8002474:	607a      	str	r2, [r7, #4]
 8002476:	603b      	str	r3, [r7, #0]
 8002478:	460b      	mov	r3, r1
 800247a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002480:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002490:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	2b08      	cmp	r3, #8
 8002496:	d006      	beq.n	80024a6 <I2C_MasterRequestRead+0x3a>
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	2b01      	cmp	r3, #1
 800249c:	d003      	beq.n	80024a6 <I2C_MasterRequestRead+0x3a>
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80024a4:	d108      	bne.n	80024b8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80024b4:	601a      	str	r2, [r3, #0]
 80024b6:	e00b      	b.n	80024d0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024bc:	2b11      	cmp	r3, #17
 80024be:	d107      	bne.n	80024d0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80024ce:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	9300      	str	r3, [sp, #0]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2200      	movs	r2, #0
 80024d8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80024dc:	68f8      	ldr	r0, [r7, #12]
 80024de:	f000 f893 	bl	8002608 <I2C_WaitOnFlagUntilTimeout>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d00d      	beq.n	8002504 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024f6:	d103      	bne.n	8002500 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80024fe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002500:	2303      	movs	r3, #3
 8002502:	e079      	b.n	80025f8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	691b      	ldr	r3, [r3, #16]
 8002508:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800250c:	d108      	bne.n	8002520 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800250e:	897b      	ldrh	r3, [r7, #10]
 8002510:	b2db      	uxtb	r3, r3
 8002512:	f043 0301 	orr.w	r3, r3, #1
 8002516:	b2da      	uxtb	r2, r3
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	611a      	str	r2, [r3, #16]
 800251e:	e05f      	b.n	80025e0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002520:	897b      	ldrh	r3, [r7, #10]
 8002522:	11db      	asrs	r3, r3, #7
 8002524:	b2db      	uxtb	r3, r3
 8002526:	f003 0306 	and.w	r3, r3, #6
 800252a:	b2db      	uxtb	r3, r3
 800252c:	f063 030f 	orn	r3, r3, #15
 8002530:	b2da      	uxtb	r2, r3
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	4930      	ldr	r1, [pc, #192]	; (8002600 <I2C_MasterRequestRead+0x194>)
 800253e:	68f8      	ldr	r0, [r7, #12]
 8002540:	f000 f8b9 	bl	80026b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d001      	beq.n	800254e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e054      	b.n	80025f8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800254e:	897b      	ldrh	r3, [r7, #10]
 8002550:	b2da      	uxtb	r2, r3
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	4929      	ldr	r1, [pc, #164]	; (8002604 <I2C_MasterRequestRead+0x198>)
 800255e:	68f8      	ldr	r0, [r7, #12]
 8002560:	f000 f8a9 	bl	80026b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e044      	b.n	80025f8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800256e:	2300      	movs	r3, #0
 8002570:	613b      	str	r3, [r7, #16]
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	695b      	ldr	r3, [r3, #20]
 8002578:	613b      	str	r3, [r7, #16]
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	699b      	ldr	r3, [r3, #24]
 8002580:	613b      	str	r3, [r7, #16]
 8002582:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002592:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	9300      	str	r3, [sp, #0]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2200      	movs	r2, #0
 800259c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80025a0:	68f8      	ldr	r0, [r7, #12]
 80025a2:	f000 f831 	bl	8002608 <I2C_WaitOnFlagUntilTimeout>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d00d      	beq.n	80025c8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80025ba:	d103      	bne.n	80025c4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025c2:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	e017      	b.n	80025f8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80025c8:	897b      	ldrh	r3, [r7, #10]
 80025ca:	11db      	asrs	r3, r3, #7
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	f003 0306 	and.w	r3, r3, #6
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	f063 030e 	orn	r3, r3, #14
 80025d8:	b2da      	uxtb	r2, r3
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	4907      	ldr	r1, [pc, #28]	; (8002604 <I2C_MasterRequestRead+0x198>)
 80025e6:	68f8      	ldr	r0, [r7, #12]
 80025e8:	f000 f865 	bl	80026b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e000      	b.n	80025f8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80025f6:	2300      	movs	r3, #0
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3718      	adds	r7, #24
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	00010008 	.word	0x00010008
 8002604:	00010002 	.word	0x00010002

08002608 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	60b9      	str	r1, [r7, #8]
 8002612:	603b      	str	r3, [r7, #0]
 8002614:	4613      	mov	r3, r2
 8002616:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002618:	e025      	b.n	8002666 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002620:	d021      	beq.n	8002666 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002622:	f7fe ffbb 	bl	800159c <HAL_GetTick>
 8002626:	4602      	mov	r2, r0
 8002628:	69bb      	ldr	r3, [r7, #24]
 800262a:	1ad3      	subs	r3, r2, r3
 800262c:	683a      	ldr	r2, [r7, #0]
 800262e:	429a      	cmp	r2, r3
 8002630:	d302      	bcc.n	8002638 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d116      	bne.n	8002666 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2200      	movs	r2, #0
 800263c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2220      	movs	r2, #32
 8002642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	2200      	movs	r2, #0
 800264a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002652:	f043 0220 	orr.w	r2, r3, #32
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	2200      	movs	r2, #0
 800265e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e023      	b.n	80026ae <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	0c1b      	lsrs	r3, r3, #16
 800266a:	b2db      	uxtb	r3, r3
 800266c:	2b01      	cmp	r3, #1
 800266e:	d10d      	bne.n	800268c <I2C_WaitOnFlagUntilTimeout+0x84>
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	43da      	mvns	r2, r3
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	4013      	ands	r3, r2
 800267c:	b29b      	uxth	r3, r3
 800267e:	2b00      	cmp	r3, #0
 8002680:	bf0c      	ite	eq
 8002682:	2301      	moveq	r3, #1
 8002684:	2300      	movne	r3, #0
 8002686:	b2db      	uxtb	r3, r3
 8002688:	461a      	mov	r2, r3
 800268a:	e00c      	b.n	80026a6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	699b      	ldr	r3, [r3, #24]
 8002692:	43da      	mvns	r2, r3
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	4013      	ands	r3, r2
 8002698:	b29b      	uxth	r3, r3
 800269a:	2b00      	cmp	r3, #0
 800269c:	bf0c      	ite	eq
 800269e:	2301      	moveq	r3, #1
 80026a0:	2300      	movne	r3, #0
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	461a      	mov	r2, r3
 80026a6:	79fb      	ldrb	r3, [r7, #7]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d0b6      	beq.n	800261a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80026ac:	2300      	movs	r3, #0
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3710      	adds	r7, #16
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}

080026b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80026b6:	b580      	push	{r7, lr}
 80026b8:	b084      	sub	sp, #16
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	60f8      	str	r0, [r7, #12]
 80026be:	60b9      	str	r1, [r7, #8]
 80026c0:	607a      	str	r2, [r7, #4]
 80026c2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80026c4:	e051      	b.n	800276a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	695b      	ldr	r3, [r3, #20]
 80026cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026d4:	d123      	bne.n	800271e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026e4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80026ee:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2200      	movs	r2, #0
 80026f4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2220      	movs	r2, #32
 80026fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2200      	movs	r2, #0
 8002702:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270a:	f043 0204 	orr.w	r2, r3, #4
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2200      	movs	r2, #0
 8002716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e046      	b.n	80027ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002724:	d021      	beq.n	800276a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002726:	f7fe ff39 	bl	800159c <HAL_GetTick>
 800272a:	4602      	mov	r2, r0
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	1ad3      	subs	r3, r2, r3
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	429a      	cmp	r2, r3
 8002734:	d302      	bcc.n	800273c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d116      	bne.n	800276a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2200      	movs	r2, #0
 8002740:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	2220      	movs	r2, #32
 8002746:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2200      	movs	r2, #0
 800274e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002756:	f043 0220 	orr.w	r2, r3, #32
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e020      	b.n	80027ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	0c1b      	lsrs	r3, r3, #16
 800276e:	b2db      	uxtb	r3, r3
 8002770:	2b01      	cmp	r3, #1
 8002772:	d10c      	bne.n	800278e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	695b      	ldr	r3, [r3, #20]
 800277a:	43da      	mvns	r2, r3
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	4013      	ands	r3, r2
 8002780:	b29b      	uxth	r3, r3
 8002782:	2b00      	cmp	r3, #0
 8002784:	bf14      	ite	ne
 8002786:	2301      	movne	r3, #1
 8002788:	2300      	moveq	r3, #0
 800278a:	b2db      	uxtb	r3, r3
 800278c:	e00b      	b.n	80027a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	699b      	ldr	r3, [r3, #24]
 8002794:	43da      	mvns	r2, r3
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	4013      	ands	r3, r2
 800279a:	b29b      	uxth	r3, r3
 800279c:	2b00      	cmp	r3, #0
 800279e:	bf14      	ite	ne
 80027a0:	2301      	movne	r3, #1
 80027a2:	2300      	moveq	r3, #0
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d18d      	bne.n	80026c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80027aa:	2300      	movs	r3, #0
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3710      	adds	r7, #16
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}

080027b4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	60f8      	str	r0, [r7, #12]
 80027bc:	60b9      	str	r1, [r7, #8]
 80027be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027c0:	e02d      	b.n	800281e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80027c2:	68f8      	ldr	r0, [r7, #12]
 80027c4:	f000 f8ce 	bl	8002964 <I2C_IsAcknowledgeFailed>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d001      	beq.n	80027d2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e02d      	b.n	800282e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80027d8:	d021      	beq.n	800281e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027da:	f7fe fedf 	bl	800159c <HAL_GetTick>
 80027de:	4602      	mov	r2, r0
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	68ba      	ldr	r2, [r7, #8]
 80027e6:	429a      	cmp	r2, r3
 80027e8:	d302      	bcc.n	80027f0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d116      	bne.n	800281e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2200      	movs	r2, #0
 80027f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2220      	movs	r2, #32
 80027fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2200      	movs	r2, #0
 8002802:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280a:	f043 0220 	orr.w	r2, r3, #32
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e007      	b.n	800282e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	695b      	ldr	r3, [r3, #20]
 8002824:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002828:	2b80      	cmp	r3, #128	; 0x80
 800282a:	d1ca      	bne.n	80027c2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800282c:	2300      	movs	r3, #0
}
 800282e:	4618      	mov	r0, r3
 8002830:	3710      	adds	r7, #16
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	b084      	sub	sp, #16
 800283a:	af00      	add	r7, sp, #0
 800283c:	60f8      	str	r0, [r7, #12]
 800283e:	60b9      	str	r1, [r7, #8]
 8002840:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002842:	e02d      	b.n	80028a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002844:	68f8      	ldr	r0, [r7, #12]
 8002846:	f000 f88d 	bl	8002964 <I2C_IsAcknowledgeFailed>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e02d      	b.n	80028b0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800285a:	d021      	beq.n	80028a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800285c:	f7fe fe9e 	bl	800159c <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	68ba      	ldr	r2, [r7, #8]
 8002868:	429a      	cmp	r2, r3
 800286a:	d302      	bcc.n	8002872 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d116      	bne.n	80028a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2200      	movs	r2, #0
 8002876:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2220      	movs	r2, #32
 800287c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	2200      	movs	r2, #0
 8002884:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288c:	f043 0220 	orr.w	r2, r3, #32
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	2200      	movs	r2, #0
 8002898:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e007      	b.n	80028b0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	695b      	ldr	r3, [r3, #20]
 80028a6:	f003 0304 	and.w	r3, r3, #4
 80028aa:	2b04      	cmp	r3, #4
 80028ac:	d1ca      	bne.n	8002844 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3710      	adds	r7, #16
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	60b9      	str	r1, [r7, #8]
 80028c2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80028c4:	e042      	b.n	800294c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	695b      	ldr	r3, [r3, #20]
 80028cc:	f003 0310 	and.w	r3, r3, #16
 80028d0:	2b10      	cmp	r3, #16
 80028d2:	d119      	bne.n	8002908 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f06f 0210 	mvn.w	r2, #16
 80028dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2200      	movs	r2, #0
 80028e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2220      	movs	r2, #32
 80028e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2200      	movs	r2, #0
 8002900:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e029      	b.n	800295c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002908:	f7fe fe48 	bl	800159c <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	68ba      	ldr	r2, [r7, #8]
 8002914:	429a      	cmp	r2, r3
 8002916:	d302      	bcc.n	800291e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d116      	bne.n	800294c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2200      	movs	r2, #0
 8002922:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2220      	movs	r2, #32
 8002928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2200      	movs	r2, #0
 8002930:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002938:	f043 0220 	orr.w	r2, r3, #32
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2200      	movs	r2, #0
 8002944:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e007      	b.n	800295c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	695b      	ldr	r3, [r3, #20]
 8002952:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002956:	2b40      	cmp	r3, #64	; 0x40
 8002958:	d1b5      	bne.n	80028c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800295a:	2300      	movs	r3, #0
}
 800295c:	4618      	mov	r0, r3
 800295e:	3710      	adds	r7, #16
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}

08002964 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	695b      	ldr	r3, [r3, #20]
 8002972:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002976:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800297a:	d11b      	bne.n	80029b4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002984:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2200      	movs	r2, #0
 800298a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2220      	movs	r2, #32
 8002990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2200      	movs	r2, #0
 8002998:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a0:	f043 0204 	orr.w	r2, r3, #4
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2200      	movs	r2, #0
 80029ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e000      	b.n	80029b6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80029b4:	2300      	movs	r3, #0
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	370c      	adds	r7, #12
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
	...

080029c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b086      	sub	sp, #24
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d101      	bne.n	80029d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e25b      	b.n	8002e8e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0301 	and.w	r3, r3, #1
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d075      	beq.n	8002ace <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80029e2:	4ba3      	ldr	r3, [pc, #652]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	f003 030c 	and.w	r3, r3, #12
 80029ea:	2b04      	cmp	r3, #4
 80029ec:	d00c      	beq.n	8002a08 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029ee:	4ba0      	ldr	r3, [pc, #640]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80029f6:	2b08      	cmp	r3, #8
 80029f8:	d112      	bne.n	8002a20 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029fa:	4b9d      	ldr	r3, [pc, #628]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a06:	d10b      	bne.n	8002a20 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a08:	4b99      	ldr	r3, [pc, #612]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d05b      	beq.n	8002acc <HAL_RCC_OscConfig+0x108>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d157      	bne.n	8002acc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e236      	b.n	8002e8e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a28:	d106      	bne.n	8002a38 <HAL_RCC_OscConfig+0x74>
 8002a2a:	4b91      	ldr	r3, [pc, #580]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a90      	ldr	r2, [pc, #576]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002a30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a34:	6013      	str	r3, [r2, #0]
 8002a36:	e01d      	b.n	8002a74 <HAL_RCC_OscConfig+0xb0>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a40:	d10c      	bne.n	8002a5c <HAL_RCC_OscConfig+0x98>
 8002a42:	4b8b      	ldr	r3, [pc, #556]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a8a      	ldr	r2, [pc, #552]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002a48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a4c:	6013      	str	r3, [r2, #0]
 8002a4e:	4b88      	ldr	r3, [pc, #544]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a87      	ldr	r2, [pc, #540]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002a54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a58:	6013      	str	r3, [r2, #0]
 8002a5a:	e00b      	b.n	8002a74 <HAL_RCC_OscConfig+0xb0>
 8002a5c:	4b84      	ldr	r3, [pc, #528]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a83      	ldr	r2, [pc, #524]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002a62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a66:	6013      	str	r3, [r2, #0]
 8002a68:	4b81      	ldr	r3, [pc, #516]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a80      	ldr	r2, [pc, #512]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002a6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d013      	beq.n	8002aa4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a7c:	f7fe fd8e 	bl	800159c <HAL_GetTick>
 8002a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a82:	e008      	b.n	8002a96 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a84:	f7fe fd8a 	bl	800159c <HAL_GetTick>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	2b64      	cmp	r3, #100	; 0x64
 8002a90:	d901      	bls.n	8002a96 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e1fb      	b.n	8002e8e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a96:	4b76      	ldr	r3, [pc, #472]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d0f0      	beq.n	8002a84 <HAL_RCC_OscConfig+0xc0>
 8002aa2:	e014      	b.n	8002ace <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aa4:	f7fe fd7a 	bl	800159c <HAL_GetTick>
 8002aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aaa:	e008      	b.n	8002abe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002aac:	f7fe fd76 	bl	800159c <HAL_GetTick>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	2b64      	cmp	r3, #100	; 0x64
 8002ab8:	d901      	bls.n	8002abe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002aba:	2303      	movs	r3, #3
 8002abc:	e1e7      	b.n	8002e8e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002abe:	4b6c      	ldr	r3, [pc, #432]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d1f0      	bne.n	8002aac <HAL_RCC_OscConfig+0xe8>
 8002aca:	e000      	b.n	8002ace <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002acc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d063      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002ada:	4b65      	ldr	r3, [pc, #404]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f003 030c 	and.w	r3, r3, #12
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d00b      	beq.n	8002afe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ae6:	4b62      	ldr	r3, [pc, #392]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002aee:	2b08      	cmp	r3, #8
 8002af0:	d11c      	bne.n	8002b2c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002af2:	4b5f      	ldr	r3, [pc, #380]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d116      	bne.n	8002b2c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002afe:	4b5c      	ldr	r3, [pc, #368]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 0302 	and.w	r3, r3, #2
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d005      	beq.n	8002b16 <HAL_RCC_OscConfig+0x152>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	68db      	ldr	r3, [r3, #12]
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d001      	beq.n	8002b16 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e1bb      	b.n	8002e8e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b16:	4b56      	ldr	r3, [pc, #344]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	691b      	ldr	r3, [r3, #16]
 8002b22:	00db      	lsls	r3, r3, #3
 8002b24:	4952      	ldr	r1, [pc, #328]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002b26:	4313      	orrs	r3, r2
 8002b28:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b2a:	e03a      	b.n	8002ba2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d020      	beq.n	8002b76 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b34:	4b4f      	ldr	r3, [pc, #316]	; (8002c74 <HAL_RCC_OscConfig+0x2b0>)
 8002b36:	2201      	movs	r2, #1
 8002b38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b3a:	f7fe fd2f 	bl	800159c <HAL_GetTick>
 8002b3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b40:	e008      	b.n	8002b54 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b42:	f7fe fd2b 	bl	800159c <HAL_GetTick>
 8002b46:	4602      	mov	r2, r0
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	1ad3      	subs	r3, r2, r3
 8002b4c:	2b02      	cmp	r3, #2
 8002b4e:	d901      	bls.n	8002b54 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b50:	2303      	movs	r3, #3
 8002b52:	e19c      	b.n	8002e8e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b54:	4b46      	ldr	r3, [pc, #280]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 0302 	and.w	r3, r3, #2
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d0f0      	beq.n	8002b42 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b60:	4b43      	ldr	r3, [pc, #268]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	691b      	ldr	r3, [r3, #16]
 8002b6c:	00db      	lsls	r3, r3, #3
 8002b6e:	4940      	ldr	r1, [pc, #256]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002b70:	4313      	orrs	r3, r2
 8002b72:	600b      	str	r3, [r1, #0]
 8002b74:	e015      	b.n	8002ba2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b76:	4b3f      	ldr	r3, [pc, #252]	; (8002c74 <HAL_RCC_OscConfig+0x2b0>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b7c:	f7fe fd0e 	bl	800159c <HAL_GetTick>
 8002b80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b82:	e008      	b.n	8002b96 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b84:	f7fe fd0a 	bl	800159c <HAL_GetTick>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	2b02      	cmp	r3, #2
 8002b90:	d901      	bls.n	8002b96 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b92:	2303      	movs	r3, #3
 8002b94:	e17b      	b.n	8002e8e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b96:	4b36      	ldr	r3, [pc, #216]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0302 	and.w	r3, r3, #2
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d1f0      	bne.n	8002b84 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0308 	and.w	r3, r3, #8
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d030      	beq.n	8002c10 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	695b      	ldr	r3, [r3, #20]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d016      	beq.n	8002be4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bb6:	4b30      	ldr	r3, [pc, #192]	; (8002c78 <HAL_RCC_OscConfig+0x2b4>)
 8002bb8:	2201      	movs	r2, #1
 8002bba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bbc:	f7fe fcee 	bl	800159c <HAL_GetTick>
 8002bc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bc2:	e008      	b.n	8002bd6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bc4:	f7fe fcea 	bl	800159c <HAL_GetTick>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d901      	bls.n	8002bd6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	e15b      	b.n	8002e8e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bd6:	4b26      	ldr	r3, [pc, #152]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002bd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bda:	f003 0302 	and.w	r3, r3, #2
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d0f0      	beq.n	8002bc4 <HAL_RCC_OscConfig+0x200>
 8002be2:	e015      	b.n	8002c10 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002be4:	4b24      	ldr	r3, [pc, #144]	; (8002c78 <HAL_RCC_OscConfig+0x2b4>)
 8002be6:	2200      	movs	r2, #0
 8002be8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bea:	f7fe fcd7 	bl	800159c <HAL_GetTick>
 8002bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bf0:	e008      	b.n	8002c04 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bf2:	f7fe fcd3 	bl	800159c <HAL_GetTick>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d901      	bls.n	8002c04 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002c00:	2303      	movs	r3, #3
 8002c02:	e144      	b.n	8002e8e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c04:	4b1a      	ldr	r3, [pc, #104]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002c06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c08:	f003 0302 	and.w	r3, r3, #2
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d1f0      	bne.n	8002bf2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 0304 	and.w	r3, r3, #4
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	f000 80a0 	beq.w	8002d5e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c22:	4b13      	ldr	r3, [pc, #76]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d10f      	bne.n	8002c4e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c2e:	2300      	movs	r3, #0
 8002c30:	60bb      	str	r3, [r7, #8]
 8002c32:	4b0f      	ldr	r3, [pc, #60]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c36:	4a0e      	ldr	r2, [pc, #56]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002c38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c3c:	6413      	str	r3, [r2, #64]	; 0x40
 8002c3e:	4b0c      	ldr	r3, [pc, #48]	; (8002c70 <HAL_RCC_OscConfig+0x2ac>)
 8002c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c46:	60bb      	str	r3, [r7, #8]
 8002c48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c4e:	4b0b      	ldr	r3, [pc, #44]	; (8002c7c <HAL_RCC_OscConfig+0x2b8>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d121      	bne.n	8002c9e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c5a:	4b08      	ldr	r3, [pc, #32]	; (8002c7c <HAL_RCC_OscConfig+0x2b8>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a07      	ldr	r2, [pc, #28]	; (8002c7c <HAL_RCC_OscConfig+0x2b8>)
 8002c60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c66:	f7fe fc99 	bl	800159c <HAL_GetTick>
 8002c6a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c6c:	e011      	b.n	8002c92 <HAL_RCC_OscConfig+0x2ce>
 8002c6e:	bf00      	nop
 8002c70:	40023800 	.word	0x40023800
 8002c74:	42470000 	.word	0x42470000
 8002c78:	42470e80 	.word	0x42470e80
 8002c7c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c80:	f7fe fc8c 	bl	800159c <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	2b02      	cmp	r3, #2
 8002c8c:	d901      	bls.n	8002c92 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e0fd      	b.n	8002e8e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c92:	4b81      	ldr	r3, [pc, #516]	; (8002e98 <HAL_RCC_OscConfig+0x4d4>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d0f0      	beq.n	8002c80 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d106      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x2f0>
 8002ca6:	4b7d      	ldr	r3, [pc, #500]	; (8002e9c <HAL_RCC_OscConfig+0x4d8>)
 8002ca8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002caa:	4a7c      	ldr	r2, [pc, #496]	; (8002e9c <HAL_RCC_OscConfig+0x4d8>)
 8002cac:	f043 0301 	orr.w	r3, r3, #1
 8002cb0:	6713      	str	r3, [r2, #112]	; 0x70
 8002cb2:	e01c      	b.n	8002cee <HAL_RCC_OscConfig+0x32a>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	2b05      	cmp	r3, #5
 8002cba:	d10c      	bne.n	8002cd6 <HAL_RCC_OscConfig+0x312>
 8002cbc:	4b77      	ldr	r3, [pc, #476]	; (8002e9c <HAL_RCC_OscConfig+0x4d8>)
 8002cbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cc0:	4a76      	ldr	r2, [pc, #472]	; (8002e9c <HAL_RCC_OscConfig+0x4d8>)
 8002cc2:	f043 0304 	orr.w	r3, r3, #4
 8002cc6:	6713      	str	r3, [r2, #112]	; 0x70
 8002cc8:	4b74      	ldr	r3, [pc, #464]	; (8002e9c <HAL_RCC_OscConfig+0x4d8>)
 8002cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ccc:	4a73      	ldr	r2, [pc, #460]	; (8002e9c <HAL_RCC_OscConfig+0x4d8>)
 8002cce:	f043 0301 	orr.w	r3, r3, #1
 8002cd2:	6713      	str	r3, [r2, #112]	; 0x70
 8002cd4:	e00b      	b.n	8002cee <HAL_RCC_OscConfig+0x32a>
 8002cd6:	4b71      	ldr	r3, [pc, #452]	; (8002e9c <HAL_RCC_OscConfig+0x4d8>)
 8002cd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cda:	4a70      	ldr	r2, [pc, #448]	; (8002e9c <HAL_RCC_OscConfig+0x4d8>)
 8002cdc:	f023 0301 	bic.w	r3, r3, #1
 8002ce0:	6713      	str	r3, [r2, #112]	; 0x70
 8002ce2:	4b6e      	ldr	r3, [pc, #440]	; (8002e9c <HAL_RCC_OscConfig+0x4d8>)
 8002ce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ce6:	4a6d      	ldr	r2, [pc, #436]	; (8002e9c <HAL_RCC_OscConfig+0x4d8>)
 8002ce8:	f023 0304 	bic.w	r3, r3, #4
 8002cec:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d015      	beq.n	8002d22 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cf6:	f7fe fc51 	bl	800159c <HAL_GetTick>
 8002cfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cfc:	e00a      	b.n	8002d14 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cfe:	f7fe fc4d 	bl	800159c <HAL_GetTick>
 8002d02:	4602      	mov	r2, r0
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	1ad3      	subs	r3, r2, r3
 8002d08:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d901      	bls.n	8002d14 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002d10:	2303      	movs	r3, #3
 8002d12:	e0bc      	b.n	8002e8e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d14:	4b61      	ldr	r3, [pc, #388]	; (8002e9c <HAL_RCC_OscConfig+0x4d8>)
 8002d16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d18:	f003 0302 	and.w	r3, r3, #2
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d0ee      	beq.n	8002cfe <HAL_RCC_OscConfig+0x33a>
 8002d20:	e014      	b.n	8002d4c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d22:	f7fe fc3b 	bl	800159c <HAL_GetTick>
 8002d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d28:	e00a      	b.n	8002d40 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d2a:	f7fe fc37 	bl	800159c <HAL_GetTick>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d901      	bls.n	8002d40 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002d3c:	2303      	movs	r3, #3
 8002d3e:	e0a6      	b.n	8002e8e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d40:	4b56      	ldr	r3, [pc, #344]	; (8002e9c <HAL_RCC_OscConfig+0x4d8>)
 8002d42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d44:	f003 0302 	and.w	r3, r3, #2
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d1ee      	bne.n	8002d2a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d4c:	7dfb      	ldrb	r3, [r7, #23]
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d105      	bne.n	8002d5e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d52:	4b52      	ldr	r3, [pc, #328]	; (8002e9c <HAL_RCC_OscConfig+0x4d8>)
 8002d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d56:	4a51      	ldr	r2, [pc, #324]	; (8002e9c <HAL_RCC_OscConfig+0x4d8>)
 8002d58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d5c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	699b      	ldr	r3, [r3, #24]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	f000 8092 	beq.w	8002e8c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d68:	4b4c      	ldr	r3, [pc, #304]	; (8002e9c <HAL_RCC_OscConfig+0x4d8>)
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	f003 030c 	and.w	r3, r3, #12
 8002d70:	2b08      	cmp	r3, #8
 8002d72:	d05c      	beq.n	8002e2e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	699b      	ldr	r3, [r3, #24]
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d141      	bne.n	8002e00 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d7c:	4b48      	ldr	r3, [pc, #288]	; (8002ea0 <HAL_RCC_OscConfig+0x4dc>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d82:	f7fe fc0b 	bl	800159c <HAL_GetTick>
 8002d86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d88:	e008      	b.n	8002d9c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d8a:	f7fe fc07 	bl	800159c <HAL_GetTick>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	1ad3      	subs	r3, r2, r3
 8002d94:	2b02      	cmp	r3, #2
 8002d96:	d901      	bls.n	8002d9c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002d98:	2303      	movs	r3, #3
 8002d9a:	e078      	b.n	8002e8e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d9c:	4b3f      	ldr	r3, [pc, #252]	; (8002e9c <HAL_RCC_OscConfig+0x4d8>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d1f0      	bne.n	8002d8a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	69da      	ldr	r2, [r3, #28]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6a1b      	ldr	r3, [r3, #32]
 8002db0:	431a      	orrs	r2, r3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db6:	019b      	lsls	r3, r3, #6
 8002db8:	431a      	orrs	r2, r3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dbe:	085b      	lsrs	r3, r3, #1
 8002dc0:	3b01      	subs	r3, #1
 8002dc2:	041b      	lsls	r3, r3, #16
 8002dc4:	431a      	orrs	r2, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dca:	061b      	lsls	r3, r3, #24
 8002dcc:	4933      	ldr	r1, [pc, #204]	; (8002e9c <HAL_RCC_OscConfig+0x4d8>)
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dd2:	4b33      	ldr	r3, [pc, #204]	; (8002ea0 <HAL_RCC_OscConfig+0x4dc>)
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dd8:	f7fe fbe0 	bl	800159c <HAL_GetTick>
 8002ddc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dde:	e008      	b.n	8002df2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002de0:	f7fe fbdc 	bl	800159c <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	2b02      	cmp	r3, #2
 8002dec:	d901      	bls.n	8002df2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	e04d      	b.n	8002e8e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002df2:	4b2a      	ldr	r3, [pc, #168]	; (8002e9c <HAL_RCC_OscConfig+0x4d8>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d0f0      	beq.n	8002de0 <HAL_RCC_OscConfig+0x41c>
 8002dfe:	e045      	b.n	8002e8c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e00:	4b27      	ldr	r3, [pc, #156]	; (8002ea0 <HAL_RCC_OscConfig+0x4dc>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e06:	f7fe fbc9 	bl	800159c <HAL_GetTick>
 8002e0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e0c:	e008      	b.n	8002e20 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e0e:	f7fe fbc5 	bl	800159c <HAL_GetTick>
 8002e12:	4602      	mov	r2, r0
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d901      	bls.n	8002e20 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e036      	b.n	8002e8e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e20:	4b1e      	ldr	r3, [pc, #120]	; (8002e9c <HAL_RCC_OscConfig+0x4d8>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d1f0      	bne.n	8002e0e <HAL_RCC_OscConfig+0x44a>
 8002e2c:	e02e      	b.n	8002e8c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	699b      	ldr	r3, [r3, #24]
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d101      	bne.n	8002e3a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e029      	b.n	8002e8e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e3a:	4b18      	ldr	r3, [pc, #96]	; (8002e9c <HAL_RCC_OscConfig+0x4d8>)
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	69db      	ldr	r3, [r3, #28]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d11c      	bne.n	8002e88 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d115      	bne.n	8002e88 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002e5c:	68fa      	ldr	r2, [r7, #12]
 8002e5e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002e62:	4013      	ands	r3, r2
 8002e64:	687a      	ldr	r2, [r7, #4]
 8002e66:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d10d      	bne.n	8002e88 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d106      	bne.n	8002e88 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d001      	beq.n	8002e8c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e000      	b.n	8002e8e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3718      	adds	r7, #24
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	40007000 	.word	0x40007000
 8002e9c:	40023800 	.word	0x40023800
 8002ea0:	42470060 	.word	0x42470060

08002ea4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b084      	sub	sp, #16
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d101      	bne.n	8002eb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e0cc      	b.n	8003052 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002eb8:	4b68      	ldr	r3, [pc, #416]	; (800305c <HAL_RCC_ClockConfig+0x1b8>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 030f 	and.w	r3, r3, #15
 8002ec0:	683a      	ldr	r2, [r7, #0]
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d90c      	bls.n	8002ee0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ec6:	4b65      	ldr	r3, [pc, #404]	; (800305c <HAL_RCC_ClockConfig+0x1b8>)
 8002ec8:	683a      	ldr	r2, [r7, #0]
 8002eca:	b2d2      	uxtb	r2, r2
 8002ecc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ece:	4b63      	ldr	r3, [pc, #396]	; (800305c <HAL_RCC_ClockConfig+0x1b8>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 030f 	and.w	r3, r3, #15
 8002ed6:	683a      	ldr	r2, [r7, #0]
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d001      	beq.n	8002ee0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e0b8      	b.n	8003052 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0302 	and.w	r3, r3, #2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d020      	beq.n	8002f2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0304 	and.w	r3, r3, #4
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d005      	beq.n	8002f04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ef8:	4b59      	ldr	r3, [pc, #356]	; (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	4a58      	ldr	r2, [pc, #352]	; (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002efe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002f02:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 0308 	and.w	r3, r3, #8
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d005      	beq.n	8002f1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f10:	4b53      	ldr	r3, [pc, #332]	; (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	4a52      	ldr	r2, [pc, #328]	; (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002f16:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002f1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f1c:	4b50      	ldr	r3, [pc, #320]	; (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	494d      	ldr	r1, [pc, #308]	; (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0301 	and.w	r3, r3, #1
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d044      	beq.n	8002fc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d107      	bne.n	8002f52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f42:	4b47      	ldr	r3, [pc, #284]	; (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d119      	bne.n	8002f82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e07f      	b.n	8003052 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	2b02      	cmp	r3, #2
 8002f58:	d003      	beq.n	8002f62 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f5e:	2b03      	cmp	r3, #3
 8002f60:	d107      	bne.n	8002f72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f62:	4b3f      	ldr	r3, [pc, #252]	; (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d109      	bne.n	8002f82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e06f      	b.n	8003052 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f72:	4b3b      	ldr	r3, [pc, #236]	; (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 0302 	and.w	r3, r3, #2
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d101      	bne.n	8002f82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e067      	b.n	8003052 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f82:	4b37      	ldr	r3, [pc, #220]	; (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f023 0203 	bic.w	r2, r3, #3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	4934      	ldr	r1, [pc, #208]	; (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002f90:	4313      	orrs	r3, r2
 8002f92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f94:	f7fe fb02 	bl	800159c <HAL_GetTick>
 8002f98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f9a:	e00a      	b.n	8002fb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f9c:	f7fe fafe 	bl	800159c <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d901      	bls.n	8002fb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e04f      	b.n	8003052 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fb2:	4b2b      	ldr	r3, [pc, #172]	; (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f003 020c 	and.w	r2, r3, #12
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d1eb      	bne.n	8002f9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002fc4:	4b25      	ldr	r3, [pc, #148]	; (800305c <HAL_RCC_ClockConfig+0x1b8>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 030f 	and.w	r3, r3, #15
 8002fcc:	683a      	ldr	r2, [r7, #0]
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	d20c      	bcs.n	8002fec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fd2:	4b22      	ldr	r3, [pc, #136]	; (800305c <HAL_RCC_ClockConfig+0x1b8>)
 8002fd4:	683a      	ldr	r2, [r7, #0]
 8002fd6:	b2d2      	uxtb	r2, r2
 8002fd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fda:	4b20      	ldr	r3, [pc, #128]	; (800305c <HAL_RCC_ClockConfig+0x1b8>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 030f 	and.w	r3, r3, #15
 8002fe2:	683a      	ldr	r2, [r7, #0]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d001      	beq.n	8002fec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	e032      	b.n	8003052 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0304 	and.w	r3, r3, #4
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d008      	beq.n	800300a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ff8:	4b19      	ldr	r3, [pc, #100]	; (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	4916      	ldr	r1, [pc, #88]	; (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8003006:	4313      	orrs	r3, r2
 8003008:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 0308 	and.w	r3, r3, #8
 8003012:	2b00      	cmp	r3, #0
 8003014:	d009      	beq.n	800302a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003016:	4b12      	ldr	r3, [pc, #72]	; (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	691b      	ldr	r3, [r3, #16]
 8003022:	00db      	lsls	r3, r3, #3
 8003024:	490e      	ldr	r1, [pc, #56]	; (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8003026:	4313      	orrs	r3, r2
 8003028:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800302a:	f000 f821 	bl	8003070 <HAL_RCC_GetSysClockFreq>
 800302e:	4601      	mov	r1, r0
 8003030:	4b0b      	ldr	r3, [pc, #44]	; (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	091b      	lsrs	r3, r3, #4
 8003036:	f003 030f 	and.w	r3, r3, #15
 800303a:	4a0a      	ldr	r2, [pc, #40]	; (8003064 <HAL_RCC_ClockConfig+0x1c0>)
 800303c:	5cd3      	ldrb	r3, [r2, r3]
 800303e:	fa21 f303 	lsr.w	r3, r1, r3
 8003042:	4a09      	ldr	r2, [pc, #36]	; (8003068 <HAL_RCC_ClockConfig+0x1c4>)
 8003044:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003046:	4b09      	ldr	r3, [pc, #36]	; (800306c <HAL_RCC_ClockConfig+0x1c8>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4618      	mov	r0, r3
 800304c:	f7fe f9b2 	bl	80013b4 <HAL_InitTick>

  return HAL_OK;
 8003050:	2300      	movs	r3, #0
}
 8003052:	4618      	mov	r0, r3
 8003054:	3710      	adds	r7, #16
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}
 800305a:	bf00      	nop
 800305c:	40023c00 	.word	0x40023c00
 8003060:	40023800 	.word	0x40023800
 8003064:	08006a5c 	.word	0x08006a5c
 8003068:	20000000 	.word	0x20000000
 800306c:	20000004 	.word	0x20000004

08003070 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003070:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003072:	b085      	sub	sp, #20
 8003074:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003076:	2300      	movs	r3, #0
 8003078:	607b      	str	r3, [r7, #4]
 800307a:	2300      	movs	r3, #0
 800307c:	60fb      	str	r3, [r7, #12]
 800307e:	2300      	movs	r3, #0
 8003080:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003082:	2300      	movs	r3, #0
 8003084:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003086:	4b63      	ldr	r3, [pc, #396]	; (8003214 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003088:	689b      	ldr	r3, [r3, #8]
 800308a:	f003 030c 	and.w	r3, r3, #12
 800308e:	2b04      	cmp	r3, #4
 8003090:	d007      	beq.n	80030a2 <HAL_RCC_GetSysClockFreq+0x32>
 8003092:	2b08      	cmp	r3, #8
 8003094:	d008      	beq.n	80030a8 <HAL_RCC_GetSysClockFreq+0x38>
 8003096:	2b00      	cmp	r3, #0
 8003098:	f040 80b4 	bne.w	8003204 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800309c:	4b5e      	ldr	r3, [pc, #376]	; (8003218 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800309e:	60bb      	str	r3, [r7, #8]
       break;
 80030a0:	e0b3      	b.n	800320a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80030a2:	4b5e      	ldr	r3, [pc, #376]	; (800321c <HAL_RCC_GetSysClockFreq+0x1ac>)
 80030a4:	60bb      	str	r3, [r7, #8]
      break;
 80030a6:	e0b0      	b.n	800320a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80030a8:	4b5a      	ldr	r3, [pc, #360]	; (8003214 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80030b0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030b2:	4b58      	ldr	r3, [pc, #352]	; (8003214 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d04a      	beq.n	8003154 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030be:	4b55      	ldr	r3, [pc, #340]	; (8003214 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	099b      	lsrs	r3, r3, #6
 80030c4:	f04f 0400 	mov.w	r4, #0
 80030c8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80030cc:	f04f 0200 	mov.w	r2, #0
 80030d0:	ea03 0501 	and.w	r5, r3, r1
 80030d4:	ea04 0602 	and.w	r6, r4, r2
 80030d8:	4629      	mov	r1, r5
 80030da:	4632      	mov	r2, r6
 80030dc:	f04f 0300 	mov.w	r3, #0
 80030e0:	f04f 0400 	mov.w	r4, #0
 80030e4:	0154      	lsls	r4, r2, #5
 80030e6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80030ea:	014b      	lsls	r3, r1, #5
 80030ec:	4619      	mov	r1, r3
 80030ee:	4622      	mov	r2, r4
 80030f0:	1b49      	subs	r1, r1, r5
 80030f2:	eb62 0206 	sbc.w	r2, r2, r6
 80030f6:	f04f 0300 	mov.w	r3, #0
 80030fa:	f04f 0400 	mov.w	r4, #0
 80030fe:	0194      	lsls	r4, r2, #6
 8003100:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003104:	018b      	lsls	r3, r1, #6
 8003106:	1a5b      	subs	r3, r3, r1
 8003108:	eb64 0402 	sbc.w	r4, r4, r2
 800310c:	f04f 0100 	mov.w	r1, #0
 8003110:	f04f 0200 	mov.w	r2, #0
 8003114:	00e2      	lsls	r2, r4, #3
 8003116:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800311a:	00d9      	lsls	r1, r3, #3
 800311c:	460b      	mov	r3, r1
 800311e:	4614      	mov	r4, r2
 8003120:	195b      	adds	r3, r3, r5
 8003122:	eb44 0406 	adc.w	r4, r4, r6
 8003126:	f04f 0100 	mov.w	r1, #0
 800312a:	f04f 0200 	mov.w	r2, #0
 800312e:	0262      	lsls	r2, r4, #9
 8003130:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003134:	0259      	lsls	r1, r3, #9
 8003136:	460b      	mov	r3, r1
 8003138:	4614      	mov	r4, r2
 800313a:	4618      	mov	r0, r3
 800313c:	4621      	mov	r1, r4
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f04f 0400 	mov.w	r4, #0
 8003144:	461a      	mov	r2, r3
 8003146:	4623      	mov	r3, r4
 8003148:	f7fd fc18 	bl	800097c <__aeabi_uldivmod>
 800314c:	4603      	mov	r3, r0
 800314e:	460c      	mov	r4, r1
 8003150:	60fb      	str	r3, [r7, #12]
 8003152:	e049      	b.n	80031e8 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003154:	4b2f      	ldr	r3, [pc, #188]	; (8003214 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	099b      	lsrs	r3, r3, #6
 800315a:	f04f 0400 	mov.w	r4, #0
 800315e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003162:	f04f 0200 	mov.w	r2, #0
 8003166:	ea03 0501 	and.w	r5, r3, r1
 800316a:	ea04 0602 	and.w	r6, r4, r2
 800316e:	4629      	mov	r1, r5
 8003170:	4632      	mov	r2, r6
 8003172:	f04f 0300 	mov.w	r3, #0
 8003176:	f04f 0400 	mov.w	r4, #0
 800317a:	0154      	lsls	r4, r2, #5
 800317c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003180:	014b      	lsls	r3, r1, #5
 8003182:	4619      	mov	r1, r3
 8003184:	4622      	mov	r2, r4
 8003186:	1b49      	subs	r1, r1, r5
 8003188:	eb62 0206 	sbc.w	r2, r2, r6
 800318c:	f04f 0300 	mov.w	r3, #0
 8003190:	f04f 0400 	mov.w	r4, #0
 8003194:	0194      	lsls	r4, r2, #6
 8003196:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800319a:	018b      	lsls	r3, r1, #6
 800319c:	1a5b      	subs	r3, r3, r1
 800319e:	eb64 0402 	sbc.w	r4, r4, r2
 80031a2:	f04f 0100 	mov.w	r1, #0
 80031a6:	f04f 0200 	mov.w	r2, #0
 80031aa:	00e2      	lsls	r2, r4, #3
 80031ac:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80031b0:	00d9      	lsls	r1, r3, #3
 80031b2:	460b      	mov	r3, r1
 80031b4:	4614      	mov	r4, r2
 80031b6:	195b      	adds	r3, r3, r5
 80031b8:	eb44 0406 	adc.w	r4, r4, r6
 80031bc:	f04f 0100 	mov.w	r1, #0
 80031c0:	f04f 0200 	mov.w	r2, #0
 80031c4:	02a2      	lsls	r2, r4, #10
 80031c6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80031ca:	0299      	lsls	r1, r3, #10
 80031cc:	460b      	mov	r3, r1
 80031ce:	4614      	mov	r4, r2
 80031d0:	4618      	mov	r0, r3
 80031d2:	4621      	mov	r1, r4
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f04f 0400 	mov.w	r4, #0
 80031da:	461a      	mov	r2, r3
 80031dc:	4623      	mov	r3, r4
 80031de:	f7fd fbcd 	bl	800097c <__aeabi_uldivmod>
 80031e2:	4603      	mov	r3, r0
 80031e4:	460c      	mov	r4, r1
 80031e6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80031e8:	4b0a      	ldr	r3, [pc, #40]	; (8003214 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	0c1b      	lsrs	r3, r3, #16
 80031ee:	f003 0303 	and.w	r3, r3, #3
 80031f2:	3301      	adds	r3, #1
 80031f4:	005b      	lsls	r3, r3, #1
 80031f6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80031f8:	68fa      	ldr	r2, [r7, #12]
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003200:	60bb      	str	r3, [r7, #8]
      break;
 8003202:	e002      	b.n	800320a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003204:	4b04      	ldr	r3, [pc, #16]	; (8003218 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003206:	60bb      	str	r3, [r7, #8]
      break;
 8003208:	bf00      	nop
    }
  }
  return sysclockfreq;
 800320a:	68bb      	ldr	r3, [r7, #8]
}
 800320c:	4618      	mov	r0, r3
 800320e:	3714      	adds	r7, #20
 8003210:	46bd      	mov	sp, r7
 8003212:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003214:	40023800 	.word	0x40023800
 8003218:	00f42400 	.word	0x00f42400
 800321c:	007a1200 	.word	0x007a1200

08003220 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003220:	b480      	push	{r7}
 8003222:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003224:	4b03      	ldr	r3, [pc, #12]	; (8003234 <HAL_RCC_GetHCLKFreq+0x14>)
 8003226:	681b      	ldr	r3, [r3, #0]
}
 8003228:	4618      	mov	r0, r3
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	20000000 	.word	0x20000000

08003238 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800323c:	f7ff fff0 	bl	8003220 <HAL_RCC_GetHCLKFreq>
 8003240:	4601      	mov	r1, r0
 8003242:	4b05      	ldr	r3, [pc, #20]	; (8003258 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	0a9b      	lsrs	r3, r3, #10
 8003248:	f003 0307 	and.w	r3, r3, #7
 800324c:	4a03      	ldr	r2, [pc, #12]	; (800325c <HAL_RCC_GetPCLK1Freq+0x24>)
 800324e:	5cd3      	ldrb	r3, [r2, r3]
 8003250:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003254:	4618      	mov	r0, r3
 8003256:	bd80      	pop	{r7, pc}
 8003258:	40023800 	.word	0x40023800
 800325c:	08006a6c 	.word	0x08006a6c

08003260 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003264:	f7ff ffdc 	bl	8003220 <HAL_RCC_GetHCLKFreq>
 8003268:	4601      	mov	r1, r0
 800326a:	4b05      	ldr	r3, [pc, #20]	; (8003280 <HAL_RCC_GetPCLK2Freq+0x20>)
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	0b5b      	lsrs	r3, r3, #13
 8003270:	f003 0307 	and.w	r3, r3, #7
 8003274:	4a03      	ldr	r2, [pc, #12]	; (8003284 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003276:	5cd3      	ldrb	r3, [r2, r3]
 8003278:	fa21 f303 	lsr.w	r3, r1, r3
}
 800327c:	4618      	mov	r0, r3
 800327e:	bd80      	pop	{r7, pc}
 8003280:	40023800 	.word	0x40023800
 8003284:	08006a6c 	.word	0x08006a6c

08003288 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	220f      	movs	r2, #15
 8003296:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003298:	4b12      	ldr	r3, [pc, #72]	; (80032e4 <HAL_RCC_GetClockConfig+0x5c>)
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	f003 0203 	and.w	r2, r3, #3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80032a4:	4b0f      	ldr	r3, [pc, #60]	; (80032e4 <HAL_RCC_GetClockConfig+0x5c>)
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80032b0:	4b0c      	ldr	r3, [pc, #48]	; (80032e4 <HAL_RCC_GetClockConfig+0x5c>)
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80032bc:	4b09      	ldr	r3, [pc, #36]	; (80032e4 <HAL_RCC_GetClockConfig+0x5c>)
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	08db      	lsrs	r3, r3, #3
 80032c2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80032ca:	4b07      	ldr	r3, [pc, #28]	; (80032e8 <HAL_RCC_GetClockConfig+0x60>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 020f 	and.w	r2, r3, #15
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	601a      	str	r2, [r3, #0]
}
 80032d6:	bf00      	nop
 80032d8:	370c      	adds	r7, #12
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop
 80032e4:	40023800 	.word	0x40023800
 80032e8:	40023c00 	.word	0x40023c00

080032ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d101      	bne.n	80032fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e01d      	b.n	800333a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b00      	cmp	r3, #0
 8003308:	d106      	bne.n	8003318 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f000 f815 	bl	8003342 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2202      	movs	r2, #2
 800331c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	3304      	adds	r3, #4
 8003328:	4619      	mov	r1, r3
 800332a:	4610      	mov	r0, r2
 800332c:	f000 f968 	bl	8003600 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2201      	movs	r2, #1
 8003334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	3708      	adds	r7, #8
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}

08003342 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003342:	b480      	push	{r7}
 8003344:	b083      	sub	sp, #12
 8003346:	af00      	add	r7, sp, #0
 8003348:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800334a:	bf00      	nop
 800334c:	370c      	adds	r7, #12
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr

08003356 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003356:	b480      	push	{r7}
 8003358:	b085      	sub	sp, #20
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	68da      	ldr	r2, [r3, #12]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f042 0201 	orr.w	r2, r2, #1
 800336c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	f003 0307 	and.w	r3, r3, #7
 8003378:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2b06      	cmp	r3, #6
 800337e:	d007      	beq.n	8003390 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f042 0201 	orr.w	r2, r2, #1
 800338e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003390:	2300      	movs	r3, #0
}
 8003392:	4618      	mov	r0, r3
 8003394:	3714      	adds	r7, #20
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr

0800339e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800339e:	b580      	push	{r7, lr}
 80033a0:	b082      	sub	sp, #8
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	691b      	ldr	r3, [r3, #16]
 80033ac:	f003 0302 	and.w	r3, r3, #2
 80033b0:	2b02      	cmp	r3, #2
 80033b2:	d122      	bne.n	80033fa <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	68db      	ldr	r3, [r3, #12]
 80033ba:	f003 0302 	and.w	r3, r3, #2
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d11b      	bne.n	80033fa <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f06f 0202 	mvn.w	r2, #2
 80033ca:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	699b      	ldr	r3, [r3, #24]
 80033d8:	f003 0303 	and.w	r3, r3, #3
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d003      	beq.n	80033e8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	f000 f8ee 	bl	80035c2 <HAL_TIM_IC_CaptureCallback>
 80033e6:	e005      	b.n	80033f4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80033e8:	6878      	ldr	r0, [r7, #4]
 80033ea:	f000 f8e0 	bl	80035ae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f000 f8f1 	bl	80035d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2200      	movs	r2, #0
 80033f8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	691b      	ldr	r3, [r3, #16]
 8003400:	f003 0304 	and.w	r3, r3, #4
 8003404:	2b04      	cmp	r3, #4
 8003406:	d122      	bne.n	800344e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	f003 0304 	and.w	r3, r3, #4
 8003412:	2b04      	cmp	r3, #4
 8003414:	d11b      	bne.n	800344e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f06f 0204 	mvn.w	r2, #4
 800341e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2202      	movs	r2, #2
 8003424:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	699b      	ldr	r3, [r3, #24]
 800342c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003430:	2b00      	cmp	r3, #0
 8003432:	d003      	beq.n	800343c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003434:	6878      	ldr	r0, [r7, #4]
 8003436:	f000 f8c4 	bl	80035c2 <HAL_TIM_IC_CaptureCallback>
 800343a:	e005      	b.n	8003448 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800343c:	6878      	ldr	r0, [r7, #4]
 800343e:	f000 f8b6 	bl	80035ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f000 f8c7 	bl	80035d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2200      	movs	r2, #0
 800344c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	691b      	ldr	r3, [r3, #16]
 8003454:	f003 0308 	and.w	r3, r3, #8
 8003458:	2b08      	cmp	r3, #8
 800345a:	d122      	bne.n	80034a2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	68db      	ldr	r3, [r3, #12]
 8003462:	f003 0308 	and.w	r3, r3, #8
 8003466:	2b08      	cmp	r3, #8
 8003468:	d11b      	bne.n	80034a2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f06f 0208 	mvn.w	r2, #8
 8003472:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2204      	movs	r2, #4
 8003478:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	69db      	ldr	r3, [r3, #28]
 8003480:	f003 0303 	and.w	r3, r3, #3
 8003484:	2b00      	cmp	r3, #0
 8003486:	d003      	beq.n	8003490 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003488:	6878      	ldr	r0, [r7, #4]
 800348a:	f000 f89a 	bl	80035c2 <HAL_TIM_IC_CaptureCallback>
 800348e:	e005      	b.n	800349c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003490:	6878      	ldr	r0, [r7, #4]
 8003492:	f000 f88c 	bl	80035ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f000 f89d 	bl	80035d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2200      	movs	r2, #0
 80034a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	691b      	ldr	r3, [r3, #16]
 80034a8:	f003 0310 	and.w	r3, r3, #16
 80034ac:	2b10      	cmp	r3, #16
 80034ae:	d122      	bne.n	80034f6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	f003 0310 	and.w	r3, r3, #16
 80034ba:	2b10      	cmp	r3, #16
 80034bc:	d11b      	bne.n	80034f6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f06f 0210 	mvn.w	r2, #16
 80034c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2208      	movs	r2, #8
 80034cc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	69db      	ldr	r3, [r3, #28]
 80034d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d003      	beq.n	80034e4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f000 f870 	bl	80035c2 <HAL_TIM_IC_CaptureCallback>
 80034e2:	e005      	b.n	80034f0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034e4:	6878      	ldr	r0, [r7, #4]
 80034e6:	f000 f862 	bl	80035ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f000 f873 	bl	80035d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	691b      	ldr	r3, [r3, #16]
 80034fc:	f003 0301 	and.w	r3, r3, #1
 8003500:	2b01      	cmp	r3, #1
 8003502:	d10e      	bne.n	8003522 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	f003 0301 	and.w	r3, r3, #1
 800350e:	2b01      	cmp	r3, #1
 8003510:	d107      	bne.n	8003522 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f06f 0201 	mvn.w	r2, #1
 800351a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	f7fd fe45 	bl	80011ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	691b      	ldr	r3, [r3, #16]
 8003528:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800352c:	2b80      	cmp	r3, #128	; 0x80
 800352e:	d10e      	bne.n	800354e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	68db      	ldr	r3, [r3, #12]
 8003536:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800353a:	2b80      	cmp	r3, #128	; 0x80
 800353c:	d107      	bne.n	800354e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003546:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f000 f8e3 	bl	8003714 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	691b      	ldr	r3, [r3, #16]
 8003554:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003558:	2b40      	cmp	r3, #64	; 0x40
 800355a:	d10e      	bne.n	800357a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003566:	2b40      	cmp	r3, #64	; 0x40
 8003568:	d107      	bne.n	800357a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003572:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f000 f838 	bl	80035ea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	691b      	ldr	r3, [r3, #16]
 8003580:	f003 0320 	and.w	r3, r3, #32
 8003584:	2b20      	cmp	r3, #32
 8003586:	d10e      	bne.n	80035a6 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	f003 0320 	and.w	r3, r3, #32
 8003592:	2b20      	cmp	r3, #32
 8003594:	d107      	bne.n	80035a6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f06f 0220 	mvn.w	r2, #32
 800359e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f000 f8ad 	bl	8003700 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80035a6:	bf00      	nop
 80035a8:	3708      	adds	r7, #8
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}

080035ae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80035ae:	b480      	push	{r7}
 80035b0:	b083      	sub	sp, #12
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80035b6:	bf00      	nop
 80035b8:	370c      	adds	r7, #12
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr

080035c2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80035c2:	b480      	push	{r7}
 80035c4:	b083      	sub	sp, #12
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80035ca:	bf00      	nop
 80035cc:	370c      	adds	r7, #12
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr

080035d6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80035d6:	b480      	push	{r7}
 80035d8:	b083      	sub	sp, #12
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80035de:	bf00      	nop
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr

080035ea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80035ea:	b480      	push	{r7}
 80035ec:	b083      	sub	sp, #12
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80035f2:	bf00      	nop
 80035f4:	370c      	adds	r7, #12
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
	...

08003600 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003600:	b480      	push	{r7}
 8003602:	b085      	sub	sp, #20
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	4a34      	ldr	r2, [pc, #208]	; (80036e4 <TIM_Base_SetConfig+0xe4>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d00f      	beq.n	8003638 <TIM_Base_SetConfig+0x38>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800361e:	d00b      	beq.n	8003638 <TIM_Base_SetConfig+0x38>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	4a31      	ldr	r2, [pc, #196]	; (80036e8 <TIM_Base_SetConfig+0xe8>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d007      	beq.n	8003638 <TIM_Base_SetConfig+0x38>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	4a30      	ldr	r2, [pc, #192]	; (80036ec <TIM_Base_SetConfig+0xec>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d003      	beq.n	8003638 <TIM_Base_SetConfig+0x38>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	4a2f      	ldr	r2, [pc, #188]	; (80036f0 <TIM_Base_SetConfig+0xf0>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d108      	bne.n	800364a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800363e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	68fa      	ldr	r2, [r7, #12]
 8003646:	4313      	orrs	r3, r2
 8003648:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4a25      	ldr	r2, [pc, #148]	; (80036e4 <TIM_Base_SetConfig+0xe4>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d01b      	beq.n	800368a <TIM_Base_SetConfig+0x8a>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003658:	d017      	beq.n	800368a <TIM_Base_SetConfig+0x8a>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	4a22      	ldr	r2, [pc, #136]	; (80036e8 <TIM_Base_SetConfig+0xe8>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d013      	beq.n	800368a <TIM_Base_SetConfig+0x8a>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	4a21      	ldr	r2, [pc, #132]	; (80036ec <TIM_Base_SetConfig+0xec>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d00f      	beq.n	800368a <TIM_Base_SetConfig+0x8a>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4a20      	ldr	r2, [pc, #128]	; (80036f0 <TIM_Base_SetConfig+0xf0>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d00b      	beq.n	800368a <TIM_Base_SetConfig+0x8a>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	4a1f      	ldr	r2, [pc, #124]	; (80036f4 <TIM_Base_SetConfig+0xf4>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d007      	beq.n	800368a <TIM_Base_SetConfig+0x8a>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	4a1e      	ldr	r2, [pc, #120]	; (80036f8 <TIM_Base_SetConfig+0xf8>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d003      	beq.n	800368a <TIM_Base_SetConfig+0x8a>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	4a1d      	ldr	r2, [pc, #116]	; (80036fc <TIM_Base_SetConfig+0xfc>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d108      	bne.n	800369c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003690:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	68db      	ldr	r3, [r3, #12]
 8003696:	68fa      	ldr	r2, [r7, #12]
 8003698:	4313      	orrs	r3, r2
 800369a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	695b      	ldr	r3, [r3, #20]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	68fa      	ldr	r2, [r7, #12]
 80036ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	689a      	ldr	r2, [r3, #8]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	4a08      	ldr	r2, [pc, #32]	; (80036e4 <TIM_Base_SetConfig+0xe4>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d103      	bne.n	80036d0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	691a      	ldr	r2, [r3, #16]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2201      	movs	r2, #1
 80036d4:	615a      	str	r2, [r3, #20]
}
 80036d6:	bf00      	nop
 80036d8:	3714      	adds	r7, #20
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	40010000 	.word	0x40010000
 80036e8:	40000400 	.word	0x40000400
 80036ec:	40000800 	.word	0x40000800
 80036f0:	40000c00 	.word	0x40000c00
 80036f4:	40014000 	.word	0x40014000
 80036f8:	40014400 	.word	0x40014400
 80036fc:	40014800 	.word	0x40014800

08003700 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003700:	b480      	push	{r7}
 8003702:	b083      	sub	sp, #12
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003708:	bf00      	nop
 800370a:	370c      	adds	r7, #12
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr

08003714 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800371c:	bf00      	nop
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr

08003728 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d101      	bne.n	800373a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e03f      	b.n	80037ba <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003740:	b2db      	uxtb	r3, r3
 8003742:	2b00      	cmp	r3, #0
 8003744:	d106      	bne.n	8003754 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f7fd fde8 	bl	8001324 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2224      	movs	r2, #36	; 0x24
 8003758:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	68da      	ldr	r2, [r3, #12]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800376a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	f000 f829 	bl	80037c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	691a      	ldr	r2, [r3, #16]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003780:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	695a      	ldr	r2, [r3, #20]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003790:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	68da      	ldr	r2, [r3, #12]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2220      	movs	r2, #32
 80037ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2220      	movs	r2, #32
 80037b4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80037b8:	2300      	movs	r3, #0
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	3708      	adds	r7, #8
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}
	...

080037c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037c8:	b085      	sub	sp, #20
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	691b      	ldr	r3, [r3, #16]
 80037d4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	68da      	ldr	r2, [r3, #12]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	430a      	orrs	r2, r1
 80037e2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689a      	ldr	r2, [r3, #8]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	691b      	ldr	r3, [r3, #16]
 80037ec:	431a      	orrs	r2, r3
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	431a      	orrs	r2, r3
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	69db      	ldr	r3, [r3, #28]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68db      	ldr	r3, [r3, #12]
 8003802:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003806:	f023 030c 	bic.w	r3, r3, #12
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	6812      	ldr	r2, [r2, #0]
 800380e:	68f9      	ldr	r1, [r7, #12]
 8003810:	430b      	orrs	r3, r1
 8003812:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	699a      	ldr	r2, [r3, #24]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	430a      	orrs	r2, r1
 8003828:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	69db      	ldr	r3, [r3, #28]
 800382e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003832:	f040 818b 	bne.w	8003b4c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4ac1      	ldr	r2, [pc, #772]	; (8003b40 <UART_SetConfig+0x37c>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d005      	beq.n	800384c <UART_SetConfig+0x88>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4abf      	ldr	r2, [pc, #764]	; (8003b44 <UART_SetConfig+0x380>)
 8003846:	4293      	cmp	r3, r2
 8003848:	f040 80bd 	bne.w	80039c6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800384c:	f7ff fd08 	bl	8003260 <HAL_RCC_GetPCLK2Freq>
 8003850:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	461d      	mov	r5, r3
 8003856:	f04f 0600 	mov.w	r6, #0
 800385a:	46a8      	mov	r8, r5
 800385c:	46b1      	mov	r9, r6
 800385e:	eb18 0308 	adds.w	r3, r8, r8
 8003862:	eb49 0409 	adc.w	r4, r9, r9
 8003866:	4698      	mov	r8, r3
 8003868:	46a1      	mov	r9, r4
 800386a:	eb18 0805 	adds.w	r8, r8, r5
 800386e:	eb49 0906 	adc.w	r9, r9, r6
 8003872:	f04f 0100 	mov.w	r1, #0
 8003876:	f04f 0200 	mov.w	r2, #0
 800387a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800387e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003882:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003886:	4688      	mov	r8, r1
 8003888:	4691      	mov	r9, r2
 800388a:	eb18 0005 	adds.w	r0, r8, r5
 800388e:	eb49 0106 	adc.w	r1, r9, r6
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	461d      	mov	r5, r3
 8003898:	f04f 0600 	mov.w	r6, #0
 800389c:	196b      	adds	r3, r5, r5
 800389e:	eb46 0406 	adc.w	r4, r6, r6
 80038a2:	461a      	mov	r2, r3
 80038a4:	4623      	mov	r3, r4
 80038a6:	f7fd f869 	bl	800097c <__aeabi_uldivmod>
 80038aa:	4603      	mov	r3, r0
 80038ac:	460c      	mov	r4, r1
 80038ae:	461a      	mov	r2, r3
 80038b0:	4ba5      	ldr	r3, [pc, #660]	; (8003b48 <UART_SetConfig+0x384>)
 80038b2:	fba3 2302 	umull	r2, r3, r3, r2
 80038b6:	095b      	lsrs	r3, r3, #5
 80038b8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	461d      	mov	r5, r3
 80038c0:	f04f 0600 	mov.w	r6, #0
 80038c4:	46a9      	mov	r9, r5
 80038c6:	46b2      	mov	sl, r6
 80038c8:	eb19 0309 	adds.w	r3, r9, r9
 80038cc:	eb4a 040a 	adc.w	r4, sl, sl
 80038d0:	4699      	mov	r9, r3
 80038d2:	46a2      	mov	sl, r4
 80038d4:	eb19 0905 	adds.w	r9, r9, r5
 80038d8:	eb4a 0a06 	adc.w	sl, sl, r6
 80038dc:	f04f 0100 	mov.w	r1, #0
 80038e0:	f04f 0200 	mov.w	r2, #0
 80038e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80038e8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80038ec:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80038f0:	4689      	mov	r9, r1
 80038f2:	4692      	mov	sl, r2
 80038f4:	eb19 0005 	adds.w	r0, r9, r5
 80038f8:	eb4a 0106 	adc.w	r1, sl, r6
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	461d      	mov	r5, r3
 8003902:	f04f 0600 	mov.w	r6, #0
 8003906:	196b      	adds	r3, r5, r5
 8003908:	eb46 0406 	adc.w	r4, r6, r6
 800390c:	461a      	mov	r2, r3
 800390e:	4623      	mov	r3, r4
 8003910:	f7fd f834 	bl	800097c <__aeabi_uldivmod>
 8003914:	4603      	mov	r3, r0
 8003916:	460c      	mov	r4, r1
 8003918:	461a      	mov	r2, r3
 800391a:	4b8b      	ldr	r3, [pc, #556]	; (8003b48 <UART_SetConfig+0x384>)
 800391c:	fba3 1302 	umull	r1, r3, r3, r2
 8003920:	095b      	lsrs	r3, r3, #5
 8003922:	2164      	movs	r1, #100	; 0x64
 8003924:	fb01 f303 	mul.w	r3, r1, r3
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	00db      	lsls	r3, r3, #3
 800392c:	3332      	adds	r3, #50	; 0x32
 800392e:	4a86      	ldr	r2, [pc, #536]	; (8003b48 <UART_SetConfig+0x384>)
 8003930:	fba2 2303 	umull	r2, r3, r2, r3
 8003934:	095b      	lsrs	r3, r3, #5
 8003936:	005b      	lsls	r3, r3, #1
 8003938:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800393c:	4498      	add	r8, r3
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	461d      	mov	r5, r3
 8003942:	f04f 0600 	mov.w	r6, #0
 8003946:	46a9      	mov	r9, r5
 8003948:	46b2      	mov	sl, r6
 800394a:	eb19 0309 	adds.w	r3, r9, r9
 800394e:	eb4a 040a 	adc.w	r4, sl, sl
 8003952:	4699      	mov	r9, r3
 8003954:	46a2      	mov	sl, r4
 8003956:	eb19 0905 	adds.w	r9, r9, r5
 800395a:	eb4a 0a06 	adc.w	sl, sl, r6
 800395e:	f04f 0100 	mov.w	r1, #0
 8003962:	f04f 0200 	mov.w	r2, #0
 8003966:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800396a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800396e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003972:	4689      	mov	r9, r1
 8003974:	4692      	mov	sl, r2
 8003976:	eb19 0005 	adds.w	r0, r9, r5
 800397a:	eb4a 0106 	adc.w	r1, sl, r6
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	461d      	mov	r5, r3
 8003984:	f04f 0600 	mov.w	r6, #0
 8003988:	196b      	adds	r3, r5, r5
 800398a:	eb46 0406 	adc.w	r4, r6, r6
 800398e:	461a      	mov	r2, r3
 8003990:	4623      	mov	r3, r4
 8003992:	f7fc fff3 	bl	800097c <__aeabi_uldivmod>
 8003996:	4603      	mov	r3, r0
 8003998:	460c      	mov	r4, r1
 800399a:	461a      	mov	r2, r3
 800399c:	4b6a      	ldr	r3, [pc, #424]	; (8003b48 <UART_SetConfig+0x384>)
 800399e:	fba3 1302 	umull	r1, r3, r3, r2
 80039a2:	095b      	lsrs	r3, r3, #5
 80039a4:	2164      	movs	r1, #100	; 0x64
 80039a6:	fb01 f303 	mul.w	r3, r1, r3
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	00db      	lsls	r3, r3, #3
 80039ae:	3332      	adds	r3, #50	; 0x32
 80039b0:	4a65      	ldr	r2, [pc, #404]	; (8003b48 <UART_SetConfig+0x384>)
 80039b2:	fba2 2303 	umull	r2, r3, r2, r3
 80039b6:	095b      	lsrs	r3, r3, #5
 80039b8:	f003 0207 	and.w	r2, r3, #7
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4442      	add	r2, r8
 80039c2:	609a      	str	r2, [r3, #8]
 80039c4:	e26f      	b.n	8003ea6 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80039c6:	f7ff fc37 	bl	8003238 <HAL_RCC_GetPCLK1Freq>
 80039ca:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	461d      	mov	r5, r3
 80039d0:	f04f 0600 	mov.w	r6, #0
 80039d4:	46a8      	mov	r8, r5
 80039d6:	46b1      	mov	r9, r6
 80039d8:	eb18 0308 	adds.w	r3, r8, r8
 80039dc:	eb49 0409 	adc.w	r4, r9, r9
 80039e0:	4698      	mov	r8, r3
 80039e2:	46a1      	mov	r9, r4
 80039e4:	eb18 0805 	adds.w	r8, r8, r5
 80039e8:	eb49 0906 	adc.w	r9, r9, r6
 80039ec:	f04f 0100 	mov.w	r1, #0
 80039f0:	f04f 0200 	mov.w	r2, #0
 80039f4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80039f8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80039fc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003a00:	4688      	mov	r8, r1
 8003a02:	4691      	mov	r9, r2
 8003a04:	eb18 0005 	adds.w	r0, r8, r5
 8003a08:	eb49 0106 	adc.w	r1, r9, r6
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	461d      	mov	r5, r3
 8003a12:	f04f 0600 	mov.w	r6, #0
 8003a16:	196b      	adds	r3, r5, r5
 8003a18:	eb46 0406 	adc.w	r4, r6, r6
 8003a1c:	461a      	mov	r2, r3
 8003a1e:	4623      	mov	r3, r4
 8003a20:	f7fc ffac 	bl	800097c <__aeabi_uldivmod>
 8003a24:	4603      	mov	r3, r0
 8003a26:	460c      	mov	r4, r1
 8003a28:	461a      	mov	r2, r3
 8003a2a:	4b47      	ldr	r3, [pc, #284]	; (8003b48 <UART_SetConfig+0x384>)
 8003a2c:	fba3 2302 	umull	r2, r3, r3, r2
 8003a30:	095b      	lsrs	r3, r3, #5
 8003a32:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	461d      	mov	r5, r3
 8003a3a:	f04f 0600 	mov.w	r6, #0
 8003a3e:	46a9      	mov	r9, r5
 8003a40:	46b2      	mov	sl, r6
 8003a42:	eb19 0309 	adds.w	r3, r9, r9
 8003a46:	eb4a 040a 	adc.w	r4, sl, sl
 8003a4a:	4699      	mov	r9, r3
 8003a4c:	46a2      	mov	sl, r4
 8003a4e:	eb19 0905 	adds.w	r9, r9, r5
 8003a52:	eb4a 0a06 	adc.w	sl, sl, r6
 8003a56:	f04f 0100 	mov.w	r1, #0
 8003a5a:	f04f 0200 	mov.w	r2, #0
 8003a5e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003a62:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003a66:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003a6a:	4689      	mov	r9, r1
 8003a6c:	4692      	mov	sl, r2
 8003a6e:	eb19 0005 	adds.w	r0, r9, r5
 8003a72:	eb4a 0106 	adc.w	r1, sl, r6
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	461d      	mov	r5, r3
 8003a7c:	f04f 0600 	mov.w	r6, #0
 8003a80:	196b      	adds	r3, r5, r5
 8003a82:	eb46 0406 	adc.w	r4, r6, r6
 8003a86:	461a      	mov	r2, r3
 8003a88:	4623      	mov	r3, r4
 8003a8a:	f7fc ff77 	bl	800097c <__aeabi_uldivmod>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	460c      	mov	r4, r1
 8003a92:	461a      	mov	r2, r3
 8003a94:	4b2c      	ldr	r3, [pc, #176]	; (8003b48 <UART_SetConfig+0x384>)
 8003a96:	fba3 1302 	umull	r1, r3, r3, r2
 8003a9a:	095b      	lsrs	r3, r3, #5
 8003a9c:	2164      	movs	r1, #100	; 0x64
 8003a9e:	fb01 f303 	mul.w	r3, r1, r3
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	00db      	lsls	r3, r3, #3
 8003aa6:	3332      	adds	r3, #50	; 0x32
 8003aa8:	4a27      	ldr	r2, [pc, #156]	; (8003b48 <UART_SetConfig+0x384>)
 8003aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8003aae:	095b      	lsrs	r3, r3, #5
 8003ab0:	005b      	lsls	r3, r3, #1
 8003ab2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003ab6:	4498      	add	r8, r3
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	461d      	mov	r5, r3
 8003abc:	f04f 0600 	mov.w	r6, #0
 8003ac0:	46a9      	mov	r9, r5
 8003ac2:	46b2      	mov	sl, r6
 8003ac4:	eb19 0309 	adds.w	r3, r9, r9
 8003ac8:	eb4a 040a 	adc.w	r4, sl, sl
 8003acc:	4699      	mov	r9, r3
 8003ace:	46a2      	mov	sl, r4
 8003ad0:	eb19 0905 	adds.w	r9, r9, r5
 8003ad4:	eb4a 0a06 	adc.w	sl, sl, r6
 8003ad8:	f04f 0100 	mov.w	r1, #0
 8003adc:	f04f 0200 	mov.w	r2, #0
 8003ae0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003ae4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003ae8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003aec:	4689      	mov	r9, r1
 8003aee:	4692      	mov	sl, r2
 8003af0:	eb19 0005 	adds.w	r0, r9, r5
 8003af4:	eb4a 0106 	adc.w	r1, sl, r6
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	461d      	mov	r5, r3
 8003afe:	f04f 0600 	mov.w	r6, #0
 8003b02:	196b      	adds	r3, r5, r5
 8003b04:	eb46 0406 	adc.w	r4, r6, r6
 8003b08:	461a      	mov	r2, r3
 8003b0a:	4623      	mov	r3, r4
 8003b0c:	f7fc ff36 	bl	800097c <__aeabi_uldivmod>
 8003b10:	4603      	mov	r3, r0
 8003b12:	460c      	mov	r4, r1
 8003b14:	461a      	mov	r2, r3
 8003b16:	4b0c      	ldr	r3, [pc, #48]	; (8003b48 <UART_SetConfig+0x384>)
 8003b18:	fba3 1302 	umull	r1, r3, r3, r2
 8003b1c:	095b      	lsrs	r3, r3, #5
 8003b1e:	2164      	movs	r1, #100	; 0x64
 8003b20:	fb01 f303 	mul.w	r3, r1, r3
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	00db      	lsls	r3, r3, #3
 8003b28:	3332      	adds	r3, #50	; 0x32
 8003b2a:	4a07      	ldr	r2, [pc, #28]	; (8003b48 <UART_SetConfig+0x384>)
 8003b2c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b30:	095b      	lsrs	r3, r3, #5
 8003b32:	f003 0207 	and.w	r2, r3, #7
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4442      	add	r2, r8
 8003b3c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8003b3e:	e1b2      	b.n	8003ea6 <UART_SetConfig+0x6e2>
 8003b40:	40011000 	.word	0x40011000
 8003b44:	40011400 	.word	0x40011400
 8003b48:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4ad7      	ldr	r2, [pc, #860]	; (8003eb0 <UART_SetConfig+0x6ec>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d005      	beq.n	8003b62 <UART_SetConfig+0x39e>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4ad6      	ldr	r2, [pc, #856]	; (8003eb4 <UART_SetConfig+0x6f0>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	f040 80d1 	bne.w	8003d04 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8003b62:	f7ff fb7d 	bl	8003260 <HAL_RCC_GetPCLK2Freq>
 8003b66:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	469a      	mov	sl, r3
 8003b6c:	f04f 0b00 	mov.w	fp, #0
 8003b70:	46d0      	mov	r8, sl
 8003b72:	46d9      	mov	r9, fp
 8003b74:	eb18 0308 	adds.w	r3, r8, r8
 8003b78:	eb49 0409 	adc.w	r4, r9, r9
 8003b7c:	4698      	mov	r8, r3
 8003b7e:	46a1      	mov	r9, r4
 8003b80:	eb18 080a 	adds.w	r8, r8, sl
 8003b84:	eb49 090b 	adc.w	r9, r9, fp
 8003b88:	f04f 0100 	mov.w	r1, #0
 8003b8c:	f04f 0200 	mov.w	r2, #0
 8003b90:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003b94:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003b98:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003b9c:	4688      	mov	r8, r1
 8003b9e:	4691      	mov	r9, r2
 8003ba0:	eb1a 0508 	adds.w	r5, sl, r8
 8003ba4:	eb4b 0609 	adc.w	r6, fp, r9
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	4619      	mov	r1, r3
 8003bae:	f04f 0200 	mov.w	r2, #0
 8003bb2:	f04f 0300 	mov.w	r3, #0
 8003bb6:	f04f 0400 	mov.w	r4, #0
 8003bba:	0094      	lsls	r4, r2, #2
 8003bbc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003bc0:	008b      	lsls	r3, r1, #2
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	4623      	mov	r3, r4
 8003bc6:	4628      	mov	r0, r5
 8003bc8:	4631      	mov	r1, r6
 8003bca:	f7fc fed7 	bl	800097c <__aeabi_uldivmod>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	460c      	mov	r4, r1
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	4bb8      	ldr	r3, [pc, #736]	; (8003eb8 <UART_SetConfig+0x6f4>)
 8003bd6:	fba3 2302 	umull	r2, r3, r3, r2
 8003bda:	095b      	lsrs	r3, r3, #5
 8003bdc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	469b      	mov	fp, r3
 8003be4:	f04f 0c00 	mov.w	ip, #0
 8003be8:	46d9      	mov	r9, fp
 8003bea:	46e2      	mov	sl, ip
 8003bec:	eb19 0309 	adds.w	r3, r9, r9
 8003bf0:	eb4a 040a 	adc.w	r4, sl, sl
 8003bf4:	4699      	mov	r9, r3
 8003bf6:	46a2      	mov	sl, r4
 8003bf8:	eb19 090b 	adds.w	r9, r9, fp
 8003bfc:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003c00:	f04f 0100 	mov.w	r1, #0
 8003c04:	f04f 0200 	mov.w	r2, #0
 8003c08:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003c0c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003c10:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003c14:	4689      	mov	r9, r1
 8003c16:	4692      	mov	sl, r2
 8003c18:	eb1b 0509 	adds.w	r5, fp, r9
 8003c1c:	eb4c 060a 	adc.w	r6, ip, sl
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	4619      	mov	r1, r3
 8003c26:	f04f 0200 	mov.w	r2, #0
 8003c2a:	f04f 0300 	mov.w	r3, #0
 8003c2e:	f04f 0400 	mov.w	r4, #0
 8003c32:	0094      	lsls	r4, r2, #2
 8003c34:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003c38:	008b      	lsls	r3, r1, #2
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	4623      	mov	r3, r4
 8003c3e:	4628      	mov	r0, r5
 8003c40:	4631      	mov	r1, r6
 8003c42:	f7fc fe9b 	bl	800097c <__aeabi_uldivmod>
 8003c46:	4603      	mov	r3, r0
 8003c48:	460c      	mov	r4, r1
 8003c4a:	461a      	mov	r2, r3
 8003c4c:	4b9a      	ldr	r3, [pc, #616]	; (8003eb8 <UART_SetConfig+0x6f4>)
 8003c4e:	fba3 1302 	umull	r1, r3, r3, r2
 8003c52:	095b      	lsrs	r3, r3, #5
 8003c54:	2164      	movs	r1, #100	; 0x64
 8003c56:	fb01 f303 	mul.w	r3, r1, r3
 8003c5a:	1ad3      	subs	r3, r2, r3
 8003c5c:	011b      	lsls	r3, r3, #4
 8003c5e:	3332      	adds	r3, #50	; 0x32
 8003c60:	4a95      	ldr	r2, [pc, #596]	; (8003eb8 <UART_SetConfig+0x6f4>)
 8003c62:	fba2 2303 	umull	r2, r3, r2, r3
 8003c66:	095b      	lsrs	r3, r3, #5
 8003c68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c6c:	4498      	add	r8, r3
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	469b      	mov	fp, r3
 8003c72:	f04f 0c00 	mov.w	ip, #0
 8003c76:	46d9      	mov	r9, fp
 8003c78:	46e2      	mov	sl, ip
 8003c7a:	eb19 0309 	adds.w	r3, r9, r9
 8003c7e:	eb4a 040a 	adc.w	r4, sl, sl
 8003c82:	4699      	mov	r9, r3
 8003c84:	46a2      	mov	sl, r4
 8003c86:	eb19 090b 	adds.w	r9, r9, fp
 8003c8a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003c8e:	f04f 0100 	mov.w	r1, #0
 8003c92:	f04f 0200 	mov.w	r2, #0
 8003c96:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003c9a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003c9e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003ca2:	4689      	mov	r9, r1
 8003ca4:	4692      	mov	sl, r2
 8003ca6:	eb1b 0509 	adds.w	r5, fp, r9
 8003caa:	eb4c 060a 	adc.w	r6, ip, sl
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	f04f 0200 	mov.w	r2, #0
 8003cb8:	f04f 0300 	mov.w	r3, #0
 8003cbc:	f04f 0400 	mov.w	r4, #0
 8003cc0:	0094      	lsls	r4, r2, #2
 8003cc2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003cc6:	008b      	lsls	r3, r1, #2
 8003cc8:	461a      	mov	r2, r3
 8003cca:	4623      	mov	r3, r4
 8003ccc:	4628      	mov	r0, r5
 8003cce:	4631      	mov	r1, r6
 8003cd0:	f7fc fe54 	bl	800097c <__aeabi_uldivmod>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	460c      	mov	r4, r1
 8003cd8:	461a      	mov	r2, r3
 8003cda:	4b77      	ldr	r3, [pc, #476]	; (8003eb8 <UART_SetConfig+0x6f4>)
 8003cdc:	fba3 1302 	umull	r1, r3, r3, r2
 8003ce0:	095b      	lsrs	r3, r3, #5
 8003ce2:	2164      	movs	r1, #100	; 0x64
 8003ce4:	fb01 f303 	mul.w	r3, r1, r3
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	011b      	lsls	r3, r3, #4
 8003cec:	3332      	adds	r3, #50	; 0x32
 8003cee:	4a72      	ldr	r2, [pc, #456]	; (8003eb8 <UART_SetConfig+0x6f4>)
 8003cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf4:	095b      	lsrs	r3, r3, #5
 8003cf6:	f003 020f 	and.w	r2, r3, #15
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4442      	add	r2, r8
 8003d00:	609a      	str	r2, [r3, #8]
 8003d02:	e0d0      	b.n	8003ea6 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8003d04:	f7ff fa98 	bl	8003238 <HAL_RCC_GetPCLK1Freq>
 8003d08:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	469a      	mov	sl, r3
 8003d0e:	f04f 0b00 	mov.w	fp, #0
 8003d12:	46d0      	mov	r8, sl
 8003d14:	46d9      	mov	r9, fp
 8003d16:	eb18 0308 	adds.w	r3, r8, r8
 8003d1a:	eb49 0409 	adc.w	r4, r9, r9
 8003d1e:	4698      	mov	r8, r3
 8003d20:	46a1      	mov	r9, r4
 8003d22:	eb18 080a 	adds.w	r8, r8, sl
 8003d26:	eb49 090b 	adc.w	r9, r9, fp
 8003d2a:	f04f 0100 	mov.w	r1, #0
 8003d2e:	f04f 0200 	mov.w	r2, #0
 8003d32:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003d36:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003d3a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003d3e:	4688      	mov	r8, r1
 8003d40:	4691      	mov	r9, r2
 8003d42:	eb1a 0508 	adds.w	r5, sl, r8
 8003d46:	eb4b 0609 	adc.w	r6, fp, r9
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	4619      	mov	r1, r3
 8003d50:	f04f 0200 	mov.w	r2, #0
 8003d54:	f04f 0300 	mov.w	r3, #0
 8003d58:	f04f 0400 	mov.w	r4, #0
 8003d5c:	0094      	lsls	r4, r2, #2
 8003d5e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003d62:	008b      	lsls	r3, r1, #2
 8003d64:	461a      	mov	r2, r3
 8003d66:	4623      	mov	r3, r4
 8003d68:	4628      	mov	r0, r5
 8003d6a:	4631      	mov	r1, r6
 8003d6c:	f7fc fe06 	bl	800097c <__aeabi_uldivmod>
 8003d70:	4603      	mov	r3, r0
 8003d72:	460c      	mov	r4, r1
 8003d74:	461a      	mov	r2, r3
 8003d76:	4b50      	ldr	r3, [pc, #320]	; (8003eb8 <UART_SetConfig+0x6f4>)
 8003d78:	fba3 2302 	umull	r2, r3, r3, r2
 8003d7c:	095b      	lsrs	r3, r3, #5
 8003d7e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	469b      	mov	fp, r3
 8003d86:	f04f 0c00 	mov.w	ip, #0
 8003d8a:	46d9      	mov	r9, fp
 8003d8c:	46e2      	mov	sl, ip
 8003d8e:	eb19 0309 	adds.w	r3, r9, r9
 8003d92:	eb4a 040a 	adc.w	r4, sl, sl
 8003d96:	4699      	mov	r9, r3
 8003d98:	46a2      	mov	sl, r4
 8003d9a:	eb19 090b 	adds.w	r9, r9, fp
 8003d9e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003da2:	f04f 0100 	mov.w	r1, #0
 8003da6:	f04f 0200 	mov.w	r2, #0
 8003daa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003dae:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003db2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003db6:	4689      	mov	r9, r1
 8003db8:	4692      	mov	sl, r2
 8003dba:	eb1b 0509 	adds.w	r5, fp, r9
 8003dbe:	eb4c 060a 	adc.w	r6, ip, sl
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	4619      	mov	r1, r3
 8003dc8:	f04f 0200 	mov.w	r2, #0
 8003dcc:	f04f 0300 	mov.w	r3, #0
 8003dd0:	f04f 0400 	mov.w	r4, #0
 8003dd4:	0094      	lsls	r4, r2, #2
 8003dd6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003dda:	008b      	lsls	r3, r1, #2
 8003ddc:	461a      	mov	r2, r3
 8003dde:	4623      	mov	r3, r4
 8003de0:	4628      	mov	r0, r5
 8003de2:	4631      	mov	r1, r6
 8003de4:	f7fc fdca 	bl	800097c <__aeabi_uldivmod>
 8003de8:	4603      	mov	r3, r0
 8003dea:	460c      	mov	r4, r1
 8003dec:	461a      	mov	r2, r3
 8003dee:	4b32      	ldr	r3, [pc, #200]	; (8003eb8 <UART_SetConfig+0x6f4>)
 8003df0:	fba3 1302 	umull	r1, r3, r3, r2
 8003df4:	095b      	lsrs	r3, r3, #5
 8003df6:	2164      	movs	r1, #100	; 0x64
 8003df8:	fb01 f303 	mul.w	r3, r1, r3
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	011b      	lsls	r3, r3, #4
 8003e00:	3332      	adds	r3, #50	; 0x32
 8003e02:	4a2d      	ldr	r2, [pc, #180]	; (8003eb8 <UART_SetConfig+0x6f4>)
 8003e04:	fba2 2303 	umull	r2, r3, r2, r3
 8003e08:	095b      	lsrs	r3, r3, #5
 8003e0a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e0e:	4498      	add	r8, r3
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	469b      	mov	fp, r3
 8003e14:	f04f 0c00 	mov.w	ip, #0
 8003e18:	46d9      	mov	r9, fp
 8003e1a:	46e2      	mov	sl, ip
 8003e1c:	eb19 0309 	adds.w	r3, r9, r9
 8003e20:	eb4a 040a 	adc.w	r4, sl, sl
 8003e24:	4699      	mov	r9, r3
 8003e26:	46a2      	mov	sl, r4
 8003e28:	eb19 090b 	adds.w	r9, r9, fp
 8003e2c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003e30:	f04f 0100 	mov.w	r1, #0
 8003e34:	f04f 0200 	mov.w	r2, #0
 8003e38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003e3c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003e40:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003e44:	4689      	mov	r9, r1
 8003e46:	4692      	mov	sl, r2
 8003e48:	eb1b 0509 	adds.w	r5, fp, r9
 8003e4c:	eb4c 060a 	adc.w	r6, ip, sl
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	4619      	mov	r1, r3
 8003e56:	f04f 0200 	mov.w	r2, #0
 8003e5a:	f04f 0300 	mov.w	r3, #0
 8003e5e:	f04f 0400 	mov.w	r4, #0
 8003e62:	0094      	lsls	r4, r2, #2
 8003e64:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003e68:	008b      	lsls	r3, r1, #2
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	4623      	mov	r3, r4
 8003e6e:	4628      	mov	r0, r5
 8003e70:	4631      	mov	r1, r6
 8003e72:	f7fc fd83 	bl	800097c <__aeabi_uldivmod>
 8003e76:	4603      	mov	r3, r0
 8003e78:	460c      	mov	r4, r1
 8003e7a:	461a      	mov	r2, r3
 8003e7c:	4b0e      	ldr	r3, [pc, #56]	; (8003eb8 <UART_SetConfig+0x6f4>)
 8003e7e:	fba3 1302 	umull	r1, r3, r3, r2
 8003e82:	095b      	lsrs	r3, r3, #5
 8003e84:	2164      	movs	r1, #100	; 0x64
 8003e86:	fb01 f303 	mul.w	r3, r1, r3
 8003e8a:	1ad3      	subs	r3, r2, r3
 8003e8c:	011b      	lsls	r3, r3, #4
 8003e8e:	3332      	adds	r3, #50	; 0x32
 8003e90:	4a09      	ldr	r2, [pc, #36]	; (8003eb8 <UART_SetConfig+0x6f4>)
 8003e92:	fba2 2303 	umull	r2, r3, r2, r3
 8003e96:	095b      	lsrs	r3, r3, #5
 8003e98:	f003 020f 	and.w	r2, r3, #15
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4442      	add	r2, r8
 8003ea2:	609a      	str	r2, [r3, #8]
}
 8003ea4:	e7ff      	b.n	8003ea6 <UART_SetConfig+0x6e2>
 8003ea6:	bf00      	nop
 8003ea8:	3714      	adds	r7, #20
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003eb0:	40011000 	.word	0x40011000
 8003eb4:	40011400 	.word	0x40011400
 8003eb8:	51eb851f 	.word	0x51eb851f

08003ebc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003ebc:	b480      	push	{r7}
 8003ebe:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8003ec0:	bf00      	nop
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec8:	4770      	bx	lr
	...

08003ecc <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003ecc:	b480      	push	{r7}
 8003ece:	b085      	sub	sp, #20
 8003ed0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003ed2:	f3ef 8305 	mrs	r3, IPSR
 8003ed6:	60bb      	str	r3, [r7, #8]
  return(result);
 8003ed8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d10f      	bne.n	8003efe <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ede:	f3ef 8310 	mrs	r3, PRIMASK
 8003ee2:	607b      	str	r3, [r7, #4]
  return(result);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d105      	bne.n	8003ef6 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003eea:	f3ef 8311 	mrs	r3, BASEPRI
 8003eee:	603b      	str	r3, [r7, #0]
  return(result);
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d007      	beq.n	8003f06 <osKernelInitialize+0x3a>
 8003ef6:	4b0e      	ldr	r3, [pc, #56]	; (8003f30 <osKernelInitialize+0x64>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d103      	bne.n	8003f06 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8003efe:	f06f 0305 	mvn.w	r3, #5
 8003f02:	60fb      	str	r3, [r7, #12]
 8003f04:	e00c      	b.n	8003f20 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003f06:	4b0a      	ldr	r3, [pc, #40]	; (8003f30 <osKernelInitialize+0x64>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d105      	bne.n	8003f1a <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003f0e:	4b08      	ldr	r3, [pc, #32]	; (8003f30 <osKernelInitialize+0x64>)
 8003f10:	2201      	movs	r2, #1
 8003f12:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003f14:	2300      	movs	r3, #0
 8003f16:	60fb      	str	r3, [r7, #12]
 8003f18:	e002      	b.n	8003f20 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8003f1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003f1e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003f20:	68fb      	ldr	r3, [r7, #12]
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	3714      	adds	r7, #20
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr
 8003f2e:	bf00      	nop
 8003f30:	20000138 	.word	0x20000138

08003f34 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f3a:	f3ef 8305 	mrs	r3, IPSR
 8003f3e:	60bb      	str	r3, [r7, #8]
  return(result);
 8003f40:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d10f      	bne.n	8003f66 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f46:	f3ef 8310 	mrs	r3, PRIMASK
 8003f4a:	607b      	str	r3, [r7, #4]
  return(result);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d105      	bne.n	8003f5e <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003f52:	f3ef 8311 	mrs	r3, BASEPRI
 8003f56:	603b      	str	r3, [r7, #0]
  return(result);
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d007      	beq.n	8003f6e <osKernelStart+0x3a>
 8003f5e:	4b0f      	ldr	r3, [pc, #60]	; (8003f9c <osKernelStart+0x68>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	d103      	bne.n	8003f6e <osKernelStart+0x3a>
    stat = osErrorISR;
 8003f66:	f06f 0305 	mvn.w	r3, #5
 8003f6a:	60fb      	str	r3, [r7, #12]
 8003f6c:	e010      	b.n	8003f90 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003f6e:	4b0b      	ldr	r3, [pc, #44]	; (8003f9c <osKernelStart+0x68>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d109      	bne.n	8003f8a <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003f76:	f7ff ffa1 	bl	8003ebc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003f7a:	4b08      	ldr	r3, [pc, #32]	; (8003f9c <osKernelStart+0x68>)
 8003f7c:	2202      	movs	r2, #2
 8003f7e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003f80:	f001 f842 	bl	8005008 <vTaskStartScheduler>
      stat = osOK;
 8003f84:	2300      	movs	r3, #0
 8003f86:	60fb      	str	r3, [r7, #12]
 8003f88:	e002      	b.n	8003f90 <osKernelStart+0x5c>
    } else {
      stat = osError;
 8003f8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003f8e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003f90:	68fb      	ldr	r3, [r7, #12]
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3710      	adds	r7, #16
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}
 8003f9a:	bf00      	nop
 8003f9c:	20000138 	.word	0x20000138

08003fa0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b090      	sub	sp, #64	; 0x40
 8003fa4:	af04      	add	r7, sp, #16
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	60b9      	str	r1, [r7, #8]
 8003faa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003fac:	2300      	movs	r3, #0
 8003fae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003fb0:	f3ef 8305 	mrs	r3, IPSR
 8003fb4:	61fb      	str	r3, [r7, #28]
  return(result);
 8003fb6:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	f040 808f 	bne.w	80040dc <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fbe:	f3ef 8310 	mrs	r3, PRIMASK
 8003fc2:	61bb      	str	r3, [r7, #24]
  return(result);
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d105      	bne.n	8003fd6 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003fca:	f3ef 8311 	mrs	r3, BASEPRI
 8003fce:	617b      	str	r3, [r7, #20]
  return(result);
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d003      	beq.n	8003fde <osThreadNew+0x3e>
 8003fd6:	4b44      	ldr	r3, [pc, #272]	; (80040e8 <osThreadNew+0x148>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d07e      	beq.n	80040dc <osThreadNew+0x13c>
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d07b      	beq.n	80040dc <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8003fe4:	2380      	movs	r3, #128	; 0x80
 8003fe6:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8003fe8:	2318      	movs	r3, #24
 8003fea:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8003fec:	2300      	movs	r3, #0
 8003fee:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8003ff0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003ff4:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d045      	beq.n	8004088 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d002      	beq.n	800400a <osThreadNew+0x6a>
        name = attr->name;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	699b      	ldr	r3, [r3, #24]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d002      	beq.n	8004018 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	699b      	ldr	r3, [r3, #24]
 8004016:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800401a:	2b00      	cmp	r3, #0
 800401c:	d008      	beq.n	8004030 <osThreadNew+0x90>
 800401e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004020:	2b38      	cmp	r3, #56	; 0x38
 8004022:	d805      	bhi.n	8004030 <osThreadNew+0x90>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	f003 0301 	and.w	r3, r3, #1
 800402c:	2b00      	cmp	r3, #0
 800402e:	d001      	beq.n	8004034 <osThreadNew+0x94>
        return (NULL);
 8004030:	2300      	movs	r3, #0
 8004032:	e054      	b.n	80040de <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	695b      	ldr	r3, [r3, #20]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d003      	beq.n	8004044 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	695b      	ldr	r3, [r3, #20]
 8004040:	089b      	lsrs	r3, r3, #2
 8004042:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d00e      	beq.n	800406a <osThreadNew+0xca>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	68db      	ldr	r3, [r3, #12]
 8004050:	2b5b      	cmp	r3, #91	; 0x5b
 8004052:	d90a      	bls.n	800406a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004058:	2b00      	cmp	r3, #0
 800405a:	d006      	beq.n	800406a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	695b      	ldr	r3, [r3, #20]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d002      	beq.n	800406a <osThreadNew+0xca>
        mem = 1;
 8004064:	2301      	movs	r3, #1
 8004066:	623b      	str	r3, [r7, #32]
 8004068:	e010      	b.n	800408c <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d10c      	bne.n	800408c <osThreadNew+0xec>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	68db      	ldr	r3, [r3, #12]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d108      	bne.n	800408c <osThreadNew+0xec>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	691b      	ldr	r3, [r3, #16]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d104      	bne.n	800408c <osThreadNew+0xec>
          mem = 0;
 8004082:	2300      	movs	r3, #0
 8004084:	623b      	str	r3, [r7, #32]
 8004086:	e001      	b.n	800408c <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8004088:	2300      	movs	r3, #0
 800408a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800408c:	6a3b      	ldr	r3, [r7, #32]
 800408e:	2b01      	cmp	r3, #1
 8004090:	d110      	bne.n	80040b4 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800409a:	9202      	str	r2, [sp, #8]
 800409c:	9301      	str	r3, [sp, #4]
 800409e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a0:	9300      	str	r3, [sp, #0]
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80040a8:	68f8      	ldr	r0, [r7, #12]
 80040aa:	f000 fddb 	bl	8004c64 <xTaskCreateStatic>
 80040ae:	4603      	mov	r3, r0
 80040b0:	613b      	str	r3, [r7, #16]
 80040b2:	e013      	b.n	80040dc <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 80040b4:	6a3b      	ldr	r3, [r7, #32]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d110      	bne.n	80040dc <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80040ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040bc:	b29a      	uxth	r2, r3
 80040be:	f107 0310 	add.w	r3, r7, #16
 80040c2:	9301      	str	r3, [sp, #4]
 80040c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c6:	9300      	str	r3, [sp, #0]
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80040cc:	68f8      	ldr	r0, [r7, #12]
 80040ce:	f000 fe23 	bl	8004d18 <xTaskCreate>
 80040d2:	4603      	mov	r3, r0
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d001      	beq.n	80040dc <osThreadNew+0x13c>
          hTask = NULL;
 80040d8:	2300      	movs	r3, #0
 80040da:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80040dc:	693b      	ldr	r3, [r7, #16]
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3730      	adds	r7, #48	; 0x30
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	20000138 	.word	0x20000138

080040ec <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80040ec:	b480      	push	{r7}
 80040ee:	b085      	sub	sp, #20
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	60f8      	str	r0, [r7, #12]
 80040f4:	60b9      	str	r1, [r7, #8]
 80040f6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	4a07      	ldr	r2, [pc, #28]	; (8004118 <vApplicationGetIdleTaskMemory+0x2c>)
 80040fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	4a06      	ldr	r2, [pc, #24]	; (800411c <vApplicationGetIdleTaskMemory+0x30>)
 8004102:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2280      	movs	r2, #128	; 0x80
 8004108:	601a      	str	r2, [r3, #0]
}
 800410a:	bf00      	nop
 800410c:	3714      	adds	r7, #20
 800410e:	46bd      	mov	sp, r7
 8004110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004114:	4770      	bx	lr
 8004116:	bf00      	nop
 8004118:	2000013c 	.word	0x2000013c
 800411c:	20000198 	.word	0x20000198

08004120 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004120:	b480      	push	{r7}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	4a07      	ldr	r2, [pc, #28]	; (800414c <vApplicationGetTimerTaskMemory+0x2c>)
 8004130:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	4a06      	ldr	r2, [pc, #24]	; (8004150 <vApplicationGetTimerTaskMemory+0x30>)
 8004136:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800413e:	601a      	str	r2, [r3, #0]
}
 8004140:	bf00      	nop
 8004142:	3714      	adds	r7, #20
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr
 800414c:	20000398 	.word	0x20000398
 8004150:	200003f4 	.word	0x200003f4

08004154 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004154:	b480      	push	{r7}
 8004156:	b083      	sub	sp, #12
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f103 0208 	add.w	r2, r3, #8
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800416c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	f103 0208 	add.w	r2, r3, #8
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f103 0208 	add.w	r2, r3, #8
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2200      	movs	r2, #0
 8004186:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004188:	bf00      	nop
 800418a:	370c      	adds	r7, #12
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr

08004194 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80041a2:	bf00      	nop
 80041a4:	370c      	adds	r7, #12
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr

080041ae <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80041ae:	b480      	push	{r7}
 80041b0:	b085      	sub	sp, #20
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
 80041b6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	68fa      	ldr	r2, [r7, #12]
 80041c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	689a      	ldr	r2, [r3, #8]
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	683a      	ldr	r2, [r7, #0]
 80041d2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	683a      	ldr	r2, [r7, #0]
 80041d8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	1c5a      	adds	r2, r3, #1
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	601a      	str	r2, [r3, #0]
}
 80041ea:	bf00      	nop
 80041ec:	3714      	adds	r7, #20
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr

080041f6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80041f6:	b480      	push	{r7}
 80041f8:	b085      	sub	sp, #20
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
 80041fe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800420c:	d103      	bne.n	8004216 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	60fb      	str	r3, [r7, #12]
 8004214:	e00c      	b.n	8004230 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	3308      	adds	r3, #8
 800421a:	60fb      	str	r3, [r7, #12]
 800421c:	e002      	b.n	8004224 <vListInsert+0x2e>
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	60fb      	str	r3, [r7, #12]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	68ba      	ldr	r2, [r7, #8]
 800422c:	429a      	cmp	r2, r3
 800422e:	d2f6      	bcs.n	800421e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	685a      	ldr	r2, [r3, #4]
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	683a      	ldr	r2, [r7, #0]
 800423e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	68fa      	ldr	r2, [r7, #12]
 8004244:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	683a      	ldr	r2, [r7, #0]
 800424a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	1c5a      	adds	r2, r3, #1
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	601a      	str	r2, [r3, #0]
}
 800425c:	bf00      	nop
 800425e:	3714      	adds	r7, #20
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr

08004268 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004268:	b480      	push	{r7}
 800426a:	b085      	sub	sp, #20
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	691b      	ldr	r3, [r3, #16]
 8004274:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	6892      	ldr	r2, [r2, #8]
 800427e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	687a      	ldr	r2, [r7, #4]
 8004286:	6852      	ldr	r2, [r2, #4]
 8004288:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	429a      	cmp	r2, r3
 8004292:	d103      	bne.n	800429c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	689a      	ldr	r2, [r3, #8]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	1e5a      	subs	r2, r3, #1
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	3714      	adds	r7, #20
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr

080042bc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
 80042c4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d109      	bne.n	80042e4 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80042d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042d4:	f383 8811 	msr	BASEPRI, r3
 80042d8:	f3bf 8f6f 	isb	sy
 80042dc:	f3bf 8f4f 	dsb	sy
 80042e0:	60bb      	str	r3, [r7, #8]
 80042e2:	e7fe      	b.n	80042e2 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80042e4:	f002 f812 	bl	800630c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042f0:	68f9      	ldr	r1, [r7, #12]
 80042f2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80042f4:	fb01 f303 	mul.w	r3, r1, r3
 80042f8:	441a      	add	r2, r3
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2200      	movs	r2, #0
 8004302:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004314:	3b01      	subs	r3, #1
 8004316:	68f9      	ldr	r1, [r7, #12]
 8004318:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800431a:	fb01 f303 	mul.w	r3, r1, r3
 800431e:	441a      	add	r2, r3
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	22ff      	movs	r2, #255	; 0xff
 8004328:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	22ff      	movs	r2, #255	; 0xff
 8004330:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d114      	bne.n	8004364 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	691b      	ldr	r3, [r3, #16]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d01a      	beq.n	8004378 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	3310      	adds	r3, #16
 8004346:	4618      	mov	r0, r3
 8004348:	f001 f8de 	bl	8005508 <xTaskRemoveFromEventList>
 800434c:	4603      	mov	r3, r0
 800434e:	2b00      	cmp	r3, #0
 8004350:	d012      	beq.n	8004378 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004352:	4b0d      	ldr	r3, [pc, #52]	; (8004388 <xQueueGenericReset+0xcc>)
 8004354:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004358:	601a      	str	r2, [r3, #0]
 800435a:	f3bf 8f4f 	dsb	sy
 800435e:	f3bf 8f6f 	isb	sy
 8004362:	e009      	b.n	8004378 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	3310      	adds	r3, #16
 8004368:	4618      	mov	r0, r3
 800436a:	f7ff fef3 	bl	8004154 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	3324      	adds	r3, #36	; 0x24
 8004372:	4618      	mov	r0, r3
 8004374:	f7ff feee 	bl	8004154 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004378:	f001 fff6 	bl	8006368 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800437c:	2301      	movs	r3, #1
}
 800437e:	4618      	mov	r0, r3
 8004380:	3710      	adds	r7, #16
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}
 8004386:	bf00      	nop
 8004388:	e000ed04 	.word	0xe000ed04

0800438c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800438c:	b580      	push	{r7, lr}
 800438e:	b08e      	sub	sp, #56	; 0x38
 8004390:	af02      	add	r7, sp, #8
 8004392:	60f8      	str	r0, [r7, #12]
 8004394:	60b9      	str	r1, [r7, #8]
 8004396:	607a      	str	r2, [r7, #4]
 8004398:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d109      	bne.n	80043b4 <xQueueGenericCreateStatic+0x28>
 80043a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043a4:	f383 8811 	msr	BASEPRI, r3
 80043a8:	f3bf 8f6f 	isb	sy
 80043ac:	f3bf 8f4f 	dsb	sy
 80043b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80043b2:	e7fe      	b.n	80043b2 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d109      	bne.n	80043ce <xQueueGenericCreateStatic+0x42>
 80043ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043be:	f383 8811 	msr	BASEPRI, r3
 80043c2:	f3bf 8f6f 	isb	sy
 80043c6:	f3bf 8f4f 	dsb	sy
 80043ca:	627b      	str	r3, [r7, #36]	; 0x24
 80043cc:	e7fe      	b.n	80043cc <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d002      	beq.n	80043da <xQueueGenericCreateStatic+0x4e>
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d001      	beq.n	80043de <xQueueGenericCreateStatic+0x52>
 80043da:	2301      	movs	r3, #1
 80043dc:	e000      	b.n	80043e0 <xQueueGenericCreateStatic+0x54>
 80043de:	2300      	movs	r3, #0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d109      	bne.n	80043f8 <xQueueGenericCreateStatic+0x6c>
 80043e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043e8:	f383 8811 	msr	BASEPRI, r3
 80043ec:	f3bf 8f6f 	isb	sy
 80043f0:	f3bf 8f4f 	dsb	sy
 80043f4:	623b      	str	r3, [r7, #32]
 80043f6:	e7fe      	b.n	80043f6 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d102      	bne.n	8004404 <xQueueGenericCreateStatic+0x78>
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d101      	bne.n	8004408 <xQueueGenericCreateStatic+0x7c>
 8004404:	2301      	movs	r3, #1
 8004406:	e000      	b.n	800440a <xQueueGenericCreateStatic+0x7e>
 8004408:	2300      	movs	r3, #0
 800440a:	2b00      	cmp	r3, #0
 800440c:	d109      	bne.n	8004422 <xQueueGenericCreateStatic+0x96>
 800440e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004412:	f383 8811 	msr	BASEPRI, r3
 8004416:	f3bf 8f6f 	isb	sy
 800441a:	f3bf 8f4f 	dsb	sy
 800441e:	61fb      	str	r3, [r7, #28]
 8004420:	e7fe      	b.n	8004420 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004422:	2350      	movs	r3, #80	; 0x50
 8004424:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	2b50      	cmp	r3, #80	; 0x50
 800442a:	d009      	beq.n	8004440 <xQueueGenericCreateStatic+0xb4>
 800442c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004430:	f383 8811 	msr	BASEPRI, r3
 8004434:	f3bf 8f6f 	isb	sy
 8004438:	f3bf 8f4f 	dsb	sy
 800443c:	61bb      	str	r3, [r7, #24]
 800443e:	e7fe      	b.n	800443e <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004440:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004448:	2b00      	cmp	r3, #0
 800444a:	d00d      	beq.n	8004468 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800444c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800444e:	2201      	movs	r2, #1
 8004450:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004454:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800445a:	9300      	str	r3, [sp, #0]
 800445c:	4613      	mov	r3, r2
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	68b9      	ldr	r1, [r7, #8]
 8004462:	68f8      	ldr	r0, [r7, #12]
 8004464:	f000 f805 	bl	8004472 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800446a:	4618      	mov	r0, r3
 800446c:	3730      	adds	r7, #48	; 0x30
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}

08004472 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004472:	b580      	push	{r7, lr}
 8004474:	b084      	sub	sp, #16
 8004476:	af00      	add	r7, sp, #0
 8004478:	60f8      	str	r0, [r7, #12]
 800447a:	60b9      	str	r1, [r7, #8]
 800447c:	607a      	str	r2, [r7, #4]
 800447e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d103      	bne.n	800448e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	69ba      	ldr	r2, [r7, #24]
 800448a:	601a      	str	r2, [r3, #0]
 800448c:	e002      	b.n	8004494 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800448e:	69bb      	ldr	r3, [r7, #24]
 8004490:	687a      	ldr	r2, [r7, #4]
 8004492:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004494:	69bb      	ldr	r3, [r7, #24]
 8004496:	68fa      	ldr	r2, [r7, #12]
 8004498:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800449a:	69bb      	ldr	r3, [r7, #24]
 800449c:	68ba      	ldr	r2, [r7, #8]
 800449e:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80044a0:	2101      	movs	r1, #1
 80044a2:	69b8      	ldr	r0, [r7, #24]
 80044a4:	f7ff ff0a 	bl	80042bc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80044a8:	69bb      	ldr	r3, [r7, #24]
 80044aa:	78fa      	ldrb	r2, [r7, #3]
 80044ac:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80044b0:	bf00      	nop
 80044b2:	3710      	adds	r7, #16
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}

080044b8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b08e      	sub	sp, #56	; 0x38
 80044bc:	af00      	add	r7, sp, #0
 80044be:	60f8      	str	r0, [r7, #12]
 80044c0:	60b9      	str	r1, [r7, #8]
 80044c2:	607a      	str	r2, [r7, #4]
 80044c4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80044c6:	2300      	movs	r3, #0
 80044c8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80044ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d109      	bne.n	80044e8 <xQueueGenericSend+0x30>
 80044d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044d8:	f383 8811 	msr	BASEPRI, r3
 80044dc:	f3bf 8f6f 	isb	sy
 80044e0:	f3bf 8f4f 	dsb	sy
 80044e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80044e6:	e7fe      	b.n	80044e6 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d103      	bne.n	80044f6 <xQueueGenericSend+0x3e>
 80044ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d101      	bne.n	80044fa <xQueueGenericSend+0x42>
 80044f6:	2301      	movs	r3, #1
 80044f8:	e000      	b.n	80044fc <xQueueGenericSend+0x44>
 80044fa:	2300      	movs	r3, #0
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d109      	bne.n	8004514 <xQueueGenericSend+0x5c>
 8004500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004504:	f383 8811 	msr	BASEPRI, r3
 8004508:	f3bf 8f6f 	isb	sy
 800450c:	f3bf 8f4f 	dsb	sy
 8004510:	627b      	str	r3, [r7, #36]	; 0x24
 8004512:	e7fe      	b.n	8004512 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	2b02      	cmp	r3, #2
 8004518:	d103      	bne.n	8004522 <xQueueGenericSend+0x6a>
 800451a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800451c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800451e:	2b01      	cmp	r3, #1
 8004520:	d101      	bne.n	8004526 <xQueueGenericSend+0x6e>
 8004522:	2301      	movs	r3, #1
 8004524:	e000      	b.n	8004528 <xQueueGenericSend+0x70>
 8004526:	2300      	movs	r3, #0
 8004528:	2b00      	cmp	r3, #0
 800452a:	d109      	bne.n	8004540 <xQueueGenericSend+0x88>
 800452c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004530:	f383 8811 	msr	BASEPRI, r3
 8004534:	f3bf 8f6f 	isb	sy
 8004538:	f3bf 8f4f 	dsb	sy
 800453c:	623b      	str	r3, [r7, #32]
 800453e:	e7fe      	b.n	800453e <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004540:	f001 f998 	bl	8005874 <xTaskGetSchedulerState>
 8004544:	4603      	mov	r3, r0
 8004546:	2b00      	cmp	r3, #0
 8004548:	d102      	bne.n	8004550 <xQueueGenericSend+0x98>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d101      	bne.n	8004554 <xQueueGenericSend+0x9c>
 8004550:	2301      	movs	r3, #1
 8004552:	e000      	b.n	8004556 <xQueueGenericSend+0x9e>
 8004554:	2300      	movs	r3, #0
 8004556:	2b00      	cmp	r3, #0
 8004558:	d109      	bne.n	800456e <xQueueGenericSend+0xb6>
 800455a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800455e:	f383 8811 	msr	BASEPRI, r3
 8004562:	f3bf 8f6f 	isb	sy
 8004566:	f3bf 8f4f 	dsb	sy
 800456a:	61fb      	str	r3, [r7, #28]
 800456c:	e7fe      	b.n	800456c <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800456e:	f001 fecd 	bl	800630c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004574:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004578:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800457a:	429a      	cmp	r2, r3
 800457c:	d302      	bcc.n	8004584 <xQueueGenericSend+0xcc>
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	2b02      	cmp	r3, #2
 8004582:	d129      	bne.n	80045d8 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004584:	683a      	ldr	r2, [r7, #0]
 8004586:	68b9      	ldr	r1, [r7, #8]
 8004588:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800458a:	f000 f9ff 	bl	800498c <prvCopyDataToQueue>
 800458e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004594:	2b00      	cmp	r3, #0
 8004596:	d010      	beq.n	80045ba <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800459a:	3324      	adds	r3, #36	; 0x24
 800459c:	4618      	mov	r0, r3
 800459e:	f000 ffb3 	bl	8005508 <xTaskRemoveFromEventList>
 80045a2:	4603      	mov	r3, r0
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d013      	beq.n	80045d0 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80045a8:	4b3f      	ldr	r3, [pc, #252]	; (80046a8 <xQueueGenericSend+0x1f0>)
 80045aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045ae:	601a      	str	r2, [r3, #0]
 80045b0:	f3bf 8f4f 	dsb	sy
 80045b4:	f3bf 8f6f 	isb	sy
 80045b8:	e00a      	b.n	80045d0 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80045ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d007      	beq.n	80045d0 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80045c0:	4b39      	ldr	r3, [pc, #228]	; (80046a8 <xQueueGenericSend+0x1f0>)
 80045c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045c6:	601a      	str	r2, [r3, #0]
 80045c8:	f3bf 8f4f 	dsb	sy
 80045cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80045d0:	f001 feca 	bl	8006368 <vPortExitCritical>
				return pdPASS;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e063      	b.n	80046a0 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d103      	bne.n	80045e6 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80045de:	f001 fec3 	bl	8006368 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80045e2:	2300      	movs	r3, #0
 80045e4:	e05c      	b.n	80046a0 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80045e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d106      	bne.n	80045fa <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80045ec:	f107 0314 	add.w	r3, r7, #20
 80045f0:	4618      	mov	r0, r3
 80045f2:	f000 ffeb 	bl	80055cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80045f6:	2301      	movs	r3, #1
 80045f8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80045fa:	f001 feb5 	bl	8006368 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80045fe:	f000 fd67 	bl	80050d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004602:	f001 fe83 	bl	800630c <vPortEnterCritical>
 8004606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004608:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800460c:	b25b      	sxtb	r3, r3
 800460e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004612:	d103      	bne.n	800461c <xQueueGenericSend+0x164>
 8004614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004616:	2200      	movs	r2, #0
 8004618:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800461c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800461e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004622:	b25b      	sxtb	r3, r3
 8004624:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004628:	d103      	bne.n	8004632 <xQueueGenericSend+0x17a>
 800462a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800462c:	2200      	movs	r2, #0
 800462e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004632:	f001 fe99 	bl	8006368 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004636:	1d3a      	adds	r2, r7, #4
 8004638:	f107 0314 	add.w	r3, r7, #20
 800463c:	4611      	mov	r1, r2
 800463e:	4618      	mov	r0, r3
 8004640:	f000 ffda 	bl	80055f8 <xTaskCheckForTimeOut>
 8004644:	4603      	mov	r3, r0
 8004646:	2b00      	cmp	r3, #0
 8004648:	d124      	bne.n	8004694 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800464a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800464c:	f000 fa96 	bl	8004b7c <prvIsQueueFull>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d018      	beq.n	8004688 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004658:	3310      	adds	r3, #16
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	4611      	mov	r1, r2
 800465e:	4618      	mov	r0, r3
 8004660:	f000 ff04 	bl	800546c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004664:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004666:	f000 fa21 	bl	8004aac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800466a:	f000 fd3f 	bl	80050ec <xTaskResumeAll>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	f47f af7c 	bne.w	800456e <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8004676:	4b0c      	ldr	r3, [pc, #48]	; (80046a8 <xQueueGenericSend+0x1f0>)
 8004678:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800467c:	601a      	str	r2, [r3, #0]
 800467e:	f3bf 8f4f 	dsb	sy
 8004682:	f3bf 8f6f 	isb	sy
 8004686:	e772      	b.n	800456e <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004688:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800468a:	f000 fa0f 	bl	8004aac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800468e:	f000 fd2d 	bl	80050ec <xTaskResumeAll>
 8004692:	e76c      	b.n	800456e <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004694:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004696:	f000 fa09 	bl	8004aac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800469a:	f000 fd27 	bl	80050ec <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800469e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3738      	adds	r7, #56	; 0x38
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	e000ed04 	.word	0xe000ed04

080046ac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b08e      	sub	sp, #56	; 0x38
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	60f8      	str	r0, [r7, #12]
 80046b4:	60b9      	str	r1, [r7, #8]
 80046b6:	607a      	str	r2, [r7, #4]
 80046b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80046be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d109      	bne.n	80046d8 <xQueueGenericSendFromISR+0x2c>
 80046c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046c8:	f383 8811 	msr	BASEPRI, r3
 80046cc:	f3bf 8f6f 	isb	sy
 80046d0:	f3bf 8f4f 	dsb	sy
 80046d4:	627b      	str	r3, [r7, #36]	; 0x24
 80046d6:	e7fe      	b.n	80046d6 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d103      	bne.n	80046e6 <xQueueGenericSendFromISR+0x3a>
 80046de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d101      	bne.n	80046ea <xQueueGenericSendFromISR+0x3e>
 80046e6:	2301      	movs	r3, #1
 80046e8:	e000      	b.n	80046ec <xQueueGenericSendFromISR+0x40>
 80046ea:	2300      	movs	r3, #0
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d109      	bne.n	8004704 <xQueueGenericSendFromISR+0x58>
 80046f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046f4:	f383 8811 	msr	BASEPRI, r3
 80046f8:	f3bf 8f6f 	isb	sy
 80046fc:	f3bf 8f4f 	dsb	sy
 8004700:	623b      	str	r3, [r7, #32]
 8004702:	e7fe      	b.n	8004702 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	2b02      	cmp	r3, #2
 8004708:	d103      	bne.n	8004712 <xQueueGenericSendFromISR+0x66>
 800470a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800470c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800470e:	2b01      	cmp	r3, #1
 8004710:	d101      	bne.n	8004716 <xQueueGenericSendFromISR+0x6a>
 8004712:	2301      	movs	r3, #1
 8004714:	e000      	b.n	8004718 <xQueueGenericSendFromISR+0x6c>
 8004716:	2300      	movs	r3, #0
 8004718:	2b00      	cmp	r3, #0
 800471a:	d109      	bne.n	8004730 <xQueueGenericSendFromISR+0x84>
 800471c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004720:	f383 8811 	msr	BASEPRI, r3
 8004724:	f3bf 8f6f 	isb	sy
 8004728:	f3bf 8f4f 	dsb	sy
 800472c:	61fb      	str	r3, [r7, #28]
 800472e:	e7fe      	b.n	800472e <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004730:	f001 fec8 	bl	80064c4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004734:	f3ef 8211 	mrs	r2, BASEPRI
 8004738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800473c:	f383 8811 	msr	BASEPRI, r3
 8004740:	f3bf 8f6f 	isb	sy
 8004744:	f3bf 8f4f 	dsb	sy
 8004748:	61ba      	str	r2, [r7, #24]
 800474a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800474c:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800474e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004752:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004756:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004758:	429a      	cmp	r2, r3
 800475a:	d302      	bcc.n	8004762 <xQueueGenericSendFromISR+0xb6>
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	2b02      	cmp	r3, #2
 8004760:	d12c      	bne.n	80047bc <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004764:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004768:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800476c:	683a      	ldr	r2, [r7, #0]
 800476e:	68b9      	ldr	r1, [r7, #8]
 8004770:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004772:	f000 f90b 	bl	800498c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004776:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800477a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800477e:	d112      	bne.n	80047a6 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004784:	2b00      	cmp	r3, #0
 8004786:	d016      	beq.n	80047b6 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800478a:	3324      	adds	r3, #36	; 0x24
 800478c:	4618      	mov	r0, r3
 800478e:	f000 febb 	bl	8005508 <xTaskRemoveFromEventList>
 8004792:	4603      	mov	r3, r0
 8004794:	2b00      	cmp	r3, #0
 8004796:	d00e      	beq.n	80047b6 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d00b      	beq.n	80047b6 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2201      	movs	r2, #1
 80047a2:	601a      	str	r2, [r3, #0]
 80047a4:	e007      	b.n	80047b6 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80047a6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80047aa:	3301      	adds	r3, #1
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	b25a      	sxtb	r2, r3
 80047b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80047b6:	2301      	movs	r3, #1
 80047b8:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80047ba:	e001      	b.n	80047c0 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80047bc:	2300      	movs	r3, #0
 80047be:	637b      	str	r3, [r7, #52]	; 0x34
 80047c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047c2:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80047ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	3738      	adds	r7, #56	; 0x38
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}

080047d4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b08c      	sub	sp, #48	; 0x30
 80047d8:	af00      	add	r7, sp, #0
 80047da:	60f8      	str	r0, [r7, #12]
 80047dc:	60b9      	str	r1, [r7, #8]
 80047de:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80047e0:	2300      	movs	r3, #0
 80047e2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80047e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d109      	bne.n	8004802 <xQueueReceive+0x2e>
	__asm volatile
 80047ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047f2:	f383 8811 	msr	BASEPRI, r3
 80047f6:	f3bf 8f6f 	isb	sy
 80047fa:	f3bf 8f4f 	dsb	sy
 80047fe:	623b      	str	r3, [r7, #32]
 8004800:	e7fe      	b.n	8004800 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d103      	bne.n	8004810 <xQueueReceive+0x3c>
 8004808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800480a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480c:	2b00      	cmp	r3, #0
 800480e:	d101      	bne.n	8004814 <xQueueReceive+0x40>
 8004810:	2301      	movs	r3, #1
 8004812:	e000      	b.n	8004816 <xQueueReceive+0x42>
 8004814:	2300      	movs	r3, #0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d109      	bne.n	800482e <xQueueReceive+0x5a>
 800481a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800481e:	f383 8811 	msr	BASEPRI, r3
 8004822:	f3bf 8f6f 	isb	sy
 8004826:	f3bf 8f4f 	dsb	sy
 800482a:	61fb      	str	r3, [r7, #28]
 800482c:	e7fe      	b.n	800482c <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800482e:	f001 f821 	bl	8005874 <xTaskGetSchedulerState>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d102      	bne.n	800483e <xQueueReceive+0x6a>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d101      	bne.n	8004842 <xQueueReceive+0x6e>
 800483e:	2301      	movs	r3, #1
 8004840:	e000      	b.n	8004844 <xQueueReceive+0x70>
 8004842:	2300      	movs	r3, #0
 8004844:	2b00      	cmp	r3, #0
 8004846:	d109      	bne.n	800485c <xQueueReceive+0x88>
 8004848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800484c:	f383 8811 	msr	BASEPRI, r3
 8004850:	f3bf 8f6f 	isb	sy
 8004854:	f3bf 8f4f 	dsb	sy
 8004858:	61bb      	str	r3, [r7, #24]
 800485a:	e7fe      	b.n	800485a <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800485c:	f001 fd56 	bl	800630c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004864:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004868:	2b00      	cmp	r3, #0
 800486a:	d01f      	beq.n	80048ac <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800486c:	68b9      	ldr	r1, [r7, #8]
 800486e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004870:	f000 f8f6 	bl	8004a60 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004876:	1e5a      	subs	r2, r3, #1
 8004878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800487a:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800487c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800487e:	691b      	ldr	r3, [r3, #16]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d00f      	beq.n	80048a4 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004886:	3310      	adds	r3, #16
 8004888:	4618      	mov	r0, r3
 800488a:	f000 fe3d 	bl	8005508 <xTaskRemoveFromEventList>
 800488e:	4603      	mov	r3, r0
 8004890:	2b00      	cmp	r3, #0
 8004892:	d007      	beq.n	80048a4 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004894:	4b3c      	ldr	r3, [pc, #240]	; (8004988 <xQueueReceive+0x1b4>)
 8004896:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800489a:	601a      	str	r2, [r3, #0]
 800489c:	f3bf 8f4f 	dsb	sy
 80048a0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80048a4:	f001 fd60 	bl	8006368 <vPortExitCritical>
				return pdPASS;
 80048a8:	2301      	movs	r3, #1
 80048aa:	e069      	b.n	8004980 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d103      	bne.n	80048ba <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80048b2:	f001 fd59 	bl	8006368 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80048b6:	2300      	movs	r3, #0
 80048b8:	e062      	b.n	8004980 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 80048ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d106      	bne.n	80048ce <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80048c0:	f107 0310 	add.w	r3, r7, #16
 80048c4:	4618      	mov	r0, r3
 80048c6:	f000 fe81 	bl	80055cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80048ca:	2301      	movs	r3, #1
 80048cc:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80048ce:	f001 fd4b 	bl	8006368 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80048d2:	f000 fbfd 	bl	80050d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80048d6:	f001 fd19 	bl	800630c <vPortEnterCritical>
 80048da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80048e0:	b25b      	sxtb	r3, r3
 80048e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80048e6:	d103      	bne.n	80048f0 <xQueueReceive+0x11c>
 80048e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048ea:	2200      	movs	r2, #0
 80048ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80048f6:	b25b      	sxtb	r3, r3
 80048f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80048fc:	d103      	bne.n	8004906 <xQueueReceive+0x132>
 80048fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004900:	2200      	movs	r2, #0
 8004902:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004906:	f001 fd2f 	bl	8006368 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800490a:	1d3a      	adds	r2, r7, #4
 800490c:	f107 0310 	add.w	r3, r7, #16
 8004910:	4611      	mov	r1, r2
 8004912:	4618      	mov	r0, r3
 8004914:	f000 fe70 	bl	80055f8 <xTaskCheckForTimeOut>
 8004918:	4603      	mov	r3, r0
 800491a:	2b00      	cmp	r3, #0
 800491c:	d123      	bne.n	8004966 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800491e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004920:	f000 f916 	bl	8004b50 <prvIsQueueEmpty>
 8004924:	4603      	mov	r3, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d017      	beq.n	800495a <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800492a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800492c:	3324      	adds	r3, #36	; 0x24
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	4611      	mov	r1, r2
 8004932:	4618      	mov	r0, r3
 8004934:	f000 fd9a 	bl	800546c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004938:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800493a:	f000 f8b7 	bl	8004aac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800493e:	f000 fbd5 	bl	80050ec <xTaskResumeAll>
 8004942:	4603      	mov	r3, r0
 8004944:	2b00      	cmp	r3, #0
 8004946:	d189      	bne.n	800485c <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8004948:	4b0f      	ldr	r3, [pc, #60]	; (8004988 <xQueueReceive+0x1b4>)
 800494a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800494e:	601a      	str	r2, [r3, #0]
 8004950:	f3bf 8f4f 	dsb	sy
 8004954:	f3bf 8f6f 	isb	sy
 8004958:	e780      	b.n	800485c <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800495a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800495c:	f000 f8a6 	bl	8004aac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004960:	f000 fbc4 	bl	80050ec <xTaskResumeAll>
 8004964:	e77a      	b.n	800485c <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004966:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004968:	f000 f8a0 	bl	8004aac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800496c:	f000 fbbe 	bl	80050ec <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004970:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004972:	f000 f8ed 	bl	8004b50 <prvIsQueueEmpty>
 8004976:	4603      	mov	r3, r0
 8004978:	2b00      	cmp	r3, #0
 800497a:	f43f af6f 	beq.w	800485c <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800497e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004980:	4618      	mov	r0, r3
 8004982:	3730      	adds	r7, #48	; 0x30
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}
 8004988:	e000ed04 	.word	0xe000ed04

0800498c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b086      	sub	sp, #24
 8004990:	af00      	add	r7, sp, #0
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004998:	2300      	movs	r3, #0
 800499a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049a0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d10d      	bne.n	80049c6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d14d      	bne.n	8004a4e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	4618      	mov	r0, r3
 80049b8:	f000 ff7a 	bl	80058b0 <xTaskPriorityDisinherit>
 80049bc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2200      	movs	r2, #0
 80049c2:	609a      	str	r2, [r3, #8]
 80049c4:	e043      	b.n	8004a4e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d119      	bne.n	8004a00 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	6858      	ldr	r0, [r3, #4]
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d4:	461a      	mov	r2, r3
 80049d6:	68b9      	ldr	r1, [r7, #8]
 80049d8:	f001 ffb8 	bl	800694c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	685a      	ldr	r2, [r3, #4]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e4:	441a      	add	r2, r3
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	685a      	ldr	r2, [r3, #4]
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	429a      	cmp	r2, r3
 80049f4:	d32b      	bcc.n	8004a4e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	605a      	str	r2, [r3, #4]
 80049fe:	e026      	b.n	8004a4e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	68d8      	ldr	r0, [r3, #12]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a08:	461a      	mov	r2, r3
 8004a0a:	68b9      	ldr	r1, [r7, #8]
 8004a0c:	f001 ff9e 	bl	800694c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	68da      	ldr	r2, [r3, #12]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a18:	425b      	negs	r3, r3
 8004a1a:	441a      	add	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	68da      	ldr	r2, [r3, #12]
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d207      	bcs.n	8004a3c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	689a      	ldr	r2, [r3, #8]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a34:	425b      	negs	r3, r3
 8004a36:	441a      	add	r2, r3
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2b02      	cmp	r3, #2
 8004a40:	d105      	bne.n	8004a4e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d002      	beq.n	8004a4e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	3b01      	subs	r3, #1
 8004a4c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	1c5a      	adds	r2, r3, #1
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004a56:	697b      	ldr	r3, [r7, #20]
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	3718      	adds	r7, #24
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}

08004a60 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b082      	sub	sp, #8
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
 8004a68:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d018      	beq.n	8004aa4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	68da      	ldr	r2, [r3, #12]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a7a:	441a      	add	r2, r3
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	68da      	ldr	r2, [r3, #12]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d303      	bcc.n	8004a94 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	68d9      	ldr	r1, [r3, #12]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a9c:	461a      	mov	r2, r3
 8004a9e:	6838      	ldr	r0, [r7, #0]
 8004aa0:	f001 ff54 	bl	800694c <memcpy>
	}
}
 8004aa4:	bf00      	nop
 8004aa6:	3708      	adds	r7, #8
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}

08004aac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b084      	sub	sp, #16
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004ab4:	f001 fc2a 	bl	800630c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004abe:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004ac0:	e011      	b.n	8004ae6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d012      	beq.n	8004af0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	3324      	adds	r3, #36	; 0x24
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f000 fd1a 	bl	8005508 <xTaskRemoveFromEventList>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d001      	beq.n	8004ade <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004ada:	f000 fded 	bl	80056b8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004ade:	7bfb      	ldrb	r3, [r7, #15]
 8004ae0:	3b01      	subs	r3, #1
 8004ae2:	b2db      	uxtb	r3, r3
 8004ae4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004ae6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	dce9      	bgt.n	8004ac2 <prvUnlockQueue+0x16>
 8004aee:	e000      	b.n	8004af2 <prvUnlockQueue+0x46>
					break;
 8004af0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	22ff      	movs	r2, #255	; 0xff
 8004af6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004afa:	f001 fc35 	bl	8006368 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004afe:	f001 fc05 	bl	800630c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004b08:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b0a:	e011      	b.n	8004b30 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	691b      	ldr	r3, [r3, #16]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d012      	beq.n	8004b3a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	3310      	adds	r3, #16
 8004b18:	4618      	mov	r0, r3
 8004b1a:	f000 fcf5 	bl	8005508 <xTaskRemoveFromEventList>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d001      	beq.n	8004b28 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004b24:	f000 fdc8 	bl	80056b8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004b28:	7bbb      	ldrb	r3, [r7, #14]
 8004b2a:	3b01      	subs	r3, #1
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	dce9      	bgt.n	8004b0c <prvUnlockQueue+0x60>
 8004b38:	e000      	b.n	8004b3c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004b3a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	22ff      	movs	r2, #255	; 0xff
 8004b40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004b44:	f001 fc10 	bl	8006368 <vPortExitCritical>
}
 8004b48:	bf00      	nop
 8004b4a:	3710      	adds	r7, #16
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bd80      	pop	{r7, pc}

08004b50 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b084      	sub	sp, #16
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004b58:	f001 fbd8 	bl	800630c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d102      	bne.n	8004b6a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004b64:	2301      	movs	r3, #1
 8004b66:	60fb      	str	r3, [r7, #12]
 8004b68:	e001      	b.n	8004b6e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004b6e:	f001 fbfb 	bl	8006368 <vPortExitCritical>

	return xReturn;
 8004b72:	68fb      	ldr	r3, [r7, #12]
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3710      	adds	r7, #16
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}

08004b7c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b084      	sub	sp, #16
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004b84:	f001 fbc2 	bl	800630c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b90:	429a      	cmp	r2, r3
 8004b92:	d102      	bne.n	8004b9a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004b94:	2301      	movs	r3, #1
 8004b96:	60fb      	str	r3, [r7, #12]
 8004b98:	e001      	b.n	8004b9e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004b9e:	f001 fbe3 	bl	8006368 <vPortExitCritical>

	return xReturn;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3710      	adds	r7, #16
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}

08004bac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004bac:	b480      	push	{r7}
 8004bae:	b085      	sub	sp, #20
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
 8004bb4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	60fb      	str	r3, [r7, #12]
 8004bba:	e014      	b.n	8004be6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004bbc:	4a0e      	ldr	r2, [pc, #56]	; (8004bf8 <vQueueAddToRegistry+0x4c>)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d10b      	bne.n	8004be0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004bc8:	490b      	ldr	r1, [pc, #44]	; (8004bf8 <vQueueAddToRegistry+0x4c>)
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	683a      	ldr	r2, [r7, #0]
 8004bce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004bd2:	4a09      	ldr	r2, [pc, #36]	; (8004bf8 <vQueueAddToRegistry+0x4c>)
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	00db      	lsls	r3, r3, #3
 8004bd8:	4413      	add	r3, r2
 8004bda:	687a      	ldr	r2, [r7, #4]
 8004bdc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004bde:	e005      	b.n	8004bec <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	3301      	adds	r3, #1
 8004be4:	60fb      	str	r3, [r7, #12]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2b07      	cmp	r3, #7
 8004bea:	d9e7      	bls.n	8004bbc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004bec:	bf00      	nop
 8004bee:	3714      	adds	r7, #20
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf6:	4770      	bx	lr
 8004bf8:	20004a88 	.word	0x20004a88

08004bfc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b086      	sub	sp, #24
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	60f8      	str	r0, [r7, #12]
 8004c04:	60b9      	str	r1, [r7, #8]
 8004c06:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004c0c:	f001 fb7e 	bl	800630c <vPortEnterCritical>
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004c16:	b25b      	sxtb	r3, r3
 8004c18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c1c:	d103      	bne.n	8004c26 <vQueueWaitForMessageRestricted+0x2a>
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	2200      	movs	r2, #0
 8004c22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c2c:	b25b      	sxtb	r3, r3
 8004c2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c32:	d103      	bne.n	8004c3c <vQueueWaitForMessageRestricted+0x40>
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	2200      	movs	r2, #0
 8004c38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004c3c:	f001 fb94 	bl	8006368 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d106      	bne.n	8004c56 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	3324      	adds	r3, #36	; 0x24
 8004c4c:	687a      	ldr	r2, [r7, #4]
 8004c4e:	68b9      	ldr	r1, [r7, #8]
 8004c50:	4618      	mov	r0, r3
 8004c52:	f000 fc2f 	bl	80054b4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004c56:	6978      	ldr	r0, [r7, #20]
 8004c58:	f7ff ff28 	bl	8004aac <prvUnlockQueue>
	}
 8004c5c:	bf00      	nop
 8004c5e:	3718      	adds	r7, #24
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}

08004c64 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b08e      	sub	sp, #56	; 0x38
 8004c68:	af04      	add	r7, sp, #16
 8004c6a:	60f8      	str	r0, [r7, #12]
 8004c6c:	60b9      	str	r1, [r7, #8]
 8004c6e:	607a      	str	r2, [r7, #4]
 8004c70:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004c72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d109      	bne.n	8004c8c <xTaskCreateStatic+0x28>
 8004c78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c7c:	f383 8811 	msr	BASEPRI, r3
 8004c80:	f3bf 8f6f 	isb	sy
 8004c84:	f3bf 8f4f 	dsb	sy
 8004c88:	623b      	str	r3, [r7, #32]
 8004c8a:	e7fe      	b.n	8004c8a <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8004c8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d109      	bne.n	8004ca6 <xTaskCreateStatic+0x42>
 8004c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c96:	f383 8811 	msr	BASEPRI, r3
 8004c9a:	f3bf 8f6f 	isb	sy
 8004c9e:	f3bf 8f4f 	dsb	sy
 8004ca2:	61fb      	str	r3, [r7, #28]
 8004ca4:	e7fe      	b.n	8004ca4 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004ca6:	235c      	movs	r3, #92	; 0x5c
 8004ca8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	2b5c      	cmp	r3, #92	; 0x5c
 8004cae:	d009      	beq.n	8004cc4 <xTaskCreateStatic+0x60>
 8004cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cb4:	f383 8811 	msr	BASEPRI, r3
 8004cb8:	f3bf 8f6f 	isb	sy
 8004cbc:	f3bf 8f4f 	dsb	sy
 8004cc0:	61bb      	str	r3, [r7, #24]
 8004cc2:	e7fe      	b.n	8004cc2 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004cc4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004cc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d01e      	beq.n	8004d0a <xTaskCreateStatic+0xa6>
 8004ccc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d01b      	beq.n	8004d0a <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004cd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cd4:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004cda:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cde:	2202      	movs	r2, #2
 8004ce0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	9303      	str	r3, [sp, #12]
 8004ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cea:	9302      	str	r3, [sp, #8]
 8004cec:	f107 0314 	add.w	r3, r7, #20
 8004cf0:	9301      	str	r3, [sp, #4]
 8004cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cf4:	9300      	str	r3, [sp, #0]
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	687a      	ldr	r2, [r7, #4]
 8004cfa:	68b9      	ldr	r1, [r7, #8]
 8004cfc:	68f8      	ldr	r0, [r7, #12]
 8004cfe:	f000 f850 	bl	8004da2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004d02:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004d04:	f000 f8dc 	bl	8004ec0 <prvAddNewTaskToReadyList>
 8004d08:	e001      	b.n	8004d0e <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004d0e:	697b      	ldr	r3, [r7, #20]
	}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3728      	adds	r7, #40	; 0x28
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}

08004d18 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b08c      	sub	sp, #48	; 0x30
 8004d1c:	af04      	add	r7, sp, #16
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	603b      	str	r3, [r7, #0]
 8004d24:	4613      	mov	r3, r2
 8004d26:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004d28:	88fb      	ldrh	r3, [r7, #6]
 8004d2a:	009b      	lsls	r3, r3, #2
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f001 fc07 	bl	8006540 <pvPortMalloc>
 8004d32:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d00e      	beq.n	8004d58 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004d3a:	205c      	movs	r0, #92	; 0x5c
 8004d3c:	f001 fc00 	bl	8006540 <pvPortMalloc>
 8004d40:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004d42:	69fb      	ldr	r3, [r7, #28]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d003      	beq.n	8004d50 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004d48:	69fb      	ldr	r3, [r7, #28]
 8004d4a:	697a      	ldr	r2, [r7, #20]
 8004d4c:	631a      	str	r2, [r3, #48]	; 0x30
 8004d4e:	e005      	b.n	8004d5c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004d50:	6978      	ldr	r0, [r7, #20]
 8004d52:	f001 fcb7 	bl	80066c4 <vPortFree>
 8004d56:	e001      	b.n	8004d5c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004d58:	2300      	movs	r3, #0
 8004d5a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004d5c:	69fb      	ldr	r3, [r7, #28]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d017      	beq.n	8004d92 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004d62:	69fb      	ldr	r3, [r7, #28]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004d6a:	88fa      	ldrh	r2, [r7, #6]
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	9303      	str	r3, [sp, #12]
 8004d70:	69fb      	ldr	r3, [r7, #28]
 8004d72:	9302      	str	r3, [sp, #8]
 8004d74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d76:	9301      	str	r3, [sp, #4]
 8004d78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d7a:	9300      	str	r3, [sp, #0]
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	68b9      	ldr	r1, [r7, #8]
 8004d80:	68f8      	ldr	r0, [r7, #12]
 8004d82:	f000 f80e 	bl	8004da2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004d86:	69f8      	ldr	r0, [r7, #28]
 8004d88:	f000 f89a 	bl	8004ec0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	61bb      	str	r3, [r7, #24]
 8004d90:	e002      	b.n	8004d98 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004d92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d96:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004d98:	69bb      	ldr	r3, [r7, #24]
	}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3720      	adds	r7, #32
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}

08004da2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004da2:	b580      	push	{r7, lr}
 8004da4:	b088      	sub	sp, #32
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	60f8      	str	r0, [r7, #12]
 8004daa:	60b9      	str	r1, [r7, #8]
 8004dac:	607a      	str	r2, [r7, #4]
 8004dae:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004db0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004db2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	009b      	lsls	r3, r3, #2
 8004db8:	461a      	mov	r2, r3
 8004dba:	21a5      	movs	r1, #165	; 0xa5
 8004dbc:	f001 fdd1 	bl	8006962 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004dca:	3b01      	subs	r3, #1
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	4413      	add	r3, r2
 8004dd0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004dd2:	69bb      	ldr	r3, [r7, #24]
 8004dd4:	f023 0307 	bic.w	r3, r3, #7
 8004dd8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004dda:	69bb      	ldr	r3, [r7, #24]
 8004ddc:	f003 0307 	and.w	r3, r3, #7
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d009      	beq.n	8004df8 <prvInitialiseNewTask+0x56>
 8004de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004de8:	f383 8811 	msr	BASEPRI, r3
 8004dec:	f3bf 8f6f 	isb	sy
 8004df0:	f3bf 8f4f 	dsb	sy
 8004df4:	617b      	str	r3, [r7, #20]
 8004df6:	e7fe      	b.n	8004df6 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d01f      	beq.n	8004e3e <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004dfe:	2300      	movs	r3, #0
 8004e00:	61fb      	str	r3, [r7, #28]
 8004e02:	e012      	b.n	8004e2a <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004e04:	68ba      	ldr	r2, [r7, #8]
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	4413      	add	r3, r2
 8004e0a:	7819      	ldrb	r1, [r3, #0]
 8004e0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e0e:	69fb      	ldr	r3, [r7, #28]
 8004e10:	4413      	add	r3, r2
 8004e12:	3334      	adds	r3, #52	; 0x34
 8004e14:	460a      	mov	r2, r1
 8004e16:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004e18:	68ba      	ldr	r2, [r7, #8]
 8004e1a:	69fb      	ldr	r3, [r7, #28]
 8004e1c:	4413      	add	r3, r2
 8004e1e:	781b      	ldrb	r3, [r3, #0]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d006      	beq.n	8004e32 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004e24:	69fb      	ldr	r3, [r7, #28]
 8004e26:	3301      	adds	r3, #1
 8004e28:	61fb      	str	r3, [r7, #28]
 8004e2a:	69fb      	ldr	r3, [r7, #28]
 8004e2c:	2b0f      	cmp	r3, #15
 8004e2e:	d9e9      	bls.n	8004e04 <prvInitialiseNewTask+0x62>
 8004e30:	e000      	b.n	8004e34 <prvInitialiseNewTask+0x92>
			{
				break;
 8004e32:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004e34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e36:	2200      	movs	r2, #0
 8004e38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e3c:	e003      	b.n	8004e46 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004e3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e40:	2200      	movs	r2, #0
 8004e42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004e46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e48:	2b37      	cmp	r3, #55	; 0x37
 8004e4a:	d901      	bls.n	8004e50 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004e4c:	2337      	movs	r3, #55	; 0x37
 8004e4e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004e50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e54:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004e56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e5a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e5e:	2200      	movs	r2, #0
 8004e60:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e64:	3304      	adds	r3, #4
 8004e66:	4618      	mov	r0, r3
 8004e68:	f7ff f994 	bl	8004194 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e6e:	3318      	adds	r3, #24
 8004e70:	4618      	mov	r0, r3
 8004e72:	f7ff f98f 	bl	8004194 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e7a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e7e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e84:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004e86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e8a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e8e:	2200      	movs	r2, #0
 8004e90:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e94:	2200      	movs	r2, #0
 8004e96:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004e9a:	683a      	ldr	r2, [r7, #0]
 8004e9c:	68f9      	ldr	r1, [r7, #12]
 8004e9e:	69b8      	ldr	r0, [r7, #24]
 8004ea0:	f001 f90c 	bl	80060bc <pxPortInitialiseStack>
 8004ea4:	4602      	mov	r2, r0
 8004ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ea8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d002      	beq.n	8004eb6 <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004eb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eb2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004eb4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004eb6:	bf00      	nop
 8004eb8:	3720      	adds	r7, #32
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}
	...

08004ec0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b082      	sub	sp, #8
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004ec8:	f001 fa20 	bl	800630c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004ecc:	4b2d      	ldr	r3, [pc, #180]	; (8004f84 <prvAddNewTaskToReadyList+0xc4>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	3301      	adds	r3, #1
 8004ed2:	4a2c      	ldr	r2, [pc, #176]	; (8004f84 <prvAddNewTaskToReadyList+0xc4>)
 8004ed4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004ed6:	4b2c      	ldr	r3, [pc, #176]	; (8004f88 <prvAddNewTaskToReadyList+0xc8>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d109      	bne.n	8004ef2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004ede:	4a2a      	ldr	r2, [pc, #168]	; (8004f88 <prvAddNewTaskToReadyList+0xc8>)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004ee4:	4b27      	ldr	r3, [pc, #156]	; (8004f84 <prvAddNewTaskToReadyList+0xc4>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d110      	bne.n	8004f0e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004eec:	f000 fc08 	bl	8005700 <prvInitialiseTaskLists>
 8004ef0:	e00d      	b.n	8004f0e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004ef2:	4b26      	ldr	r3, [pc, #152]	; (8004f8c <prvAddNewTaskToReadyList+0xcc>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d109      	bne.n	8004f0e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004efa:	4b23      	ldr	r3, [pc, #140]	; (8004f88 <prvAddNewTaskToReadyList+0xc8>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d802      	bhi.n	8004f0e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004f08:	4a1f      	ldr	r2, [pc, #124]	; (8004f88 <prvAddNewTaskToReadyList+0xc8>)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004f0e:	4b20      	ldr	r3, [pc, #128]	; (8004f90 <prvAddNewTaskToReadyList+0xd0>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	3301      	adds	r3, #1
 8004f14:	4a1e      	ldr	r2, [pc, #120]	; (8004f90 <prvAddNewTaskToReadyList+0xd0>)
 8004f16:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004f18:	4b1d      	ldr	r3, [pc, #116]	; (8004f90 <prvAddNewTaskToReadyList+0xd0>)
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f24:	4b1b      	ldr	r3, [pc, #108]	; (8004f94 <prvAddNewTaskToReadyList+0xd4>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d903      	bls.n	8004f34 <prvAddNewTaskToReadyList+0x74>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f30:	4a18      	ldr	r2, [pc, #96]	; (8004f94 <prvAddNewTaskToReadyList+0xd4>)
 8004f32:	6013      	str	r3, [r2, #0]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f38:	4613      	mov	r3, r2
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	4413      	add	r3, r2
 8004f3e:	009b      	lsls	r3, r3, #2
 8004f40:	4a15      	ldr	r2, [pc, #84]	; (8004f98 <prvAddNewTaskToReadyList+0xd8>)
 8004f42:	441a      	add	r2, r3
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	3304      	adds	r3, #4
 8004f48:	4619      	mov	r1, r3
 8004f4a:	4610      	mov	r0, r2
 8004f4c:	f7ff f92f 	bl	80041ae <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004f50:	f001 fa0a 	bl	8006368 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004f54:	4b0d      	ldr	r3, [pc, #52]	; (8004f8c <prvAddNewTaskToReadyList+0xcc>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d00e      	beq.n	8004f7a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004f5c:	4b0a      	ldr	r3, [pc, #40]	; (8004f88 <prvAddNewTaskToReadyList+0xc8>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f66:	429a      	cmp	r2, r3
 8004f68:	d207      	bcs.n	8004f7a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004f6a:	4b0c      	ldr	r3, [pc, #48]	; (8004f9c <prvAddNewTaskToReadyList+0xdc>)
 8004f6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f70:	601a      	str	r2, [r3, #0]
 8004f72:	f3bf 8f4f 	dsb	sy
 8004f76:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f7a:	bf00      	nop
 8004f7c:	3708      	adds	r7, #8
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}
 8004f82:	bf00      	nop
 8004f84:	20000cc8 	.word	0x20000cc8
 8004f88:	200007f4 	.word	0x200007f4
 8004f8c:	20000cd4 	.word	0x20000cd4
 8004f90:	20000ce4 	.word	0x20000ce4
 8004f94:	20000cd0 	.word	0x20000cd0
 8004f98:	200007f8 	.word	0x200007f8
 8004f9c:	e000ed04 	.word	0xe000ed04

08004fa0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d016      	beq.n	8004fe0 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004fb2:	4b13      	ldr	r3, [pc, #76]	; (8005000 <vTaskDelay+0x60>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d009      	beq.n	8004fce <vTaskDelay+0x2e>
 8004fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fbe:	f383 8811 	msr	BASEPRI, r3
 8004fc2:	f3bf 8f6f 	isb	sy
 8004fc6:	f3bf 8f4f 	dsb	sy
 8004fca:	60bb      	str	r3, [r7, #8]
 8004fcc:	e7fe      	b.n	8004fcc <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8004fce:	f000 f87f 	bl	80050d0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004fd2:	2100      	movs	r1, #0
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f000 fcd7 	bl	8005988 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004fda:	f000 f887 	bl	80050ec <xTaskResumeAll>
 8004fde:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d107      	bne.n	8004ff6 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8004fe6:	4b07      	ldr	r3, [pc, #28]	; (8005004 <vTaskDelay+0x64>)
 8004fe8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004fec:	601a      	str	r2, [r3, #0]
 8004fee:	f3bf 8f4f 	dsb	sy
 8004ff2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004ff6:	bf00      	nop
 8004ff8:	3710      	adds	r7, #16
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	bf00      	nop
 8005000:	20000cf0 	.word	0x20000cf0
 8005004:	e000ed04 	.word	0xe000ed04

08005008 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b08a      	sub	sp, #40	; 0x28
 800500c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800500e:	2300      	movs	r3, #0
 8005010:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005012:	2300      	movs	r3, #0
 8005014:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005016:	463a      	mov	r2, r7
 8005018:	1d39      	adds	r1, r7, #4
 800501a:	f107 0308 	add.w	r3, r7, #8
 800501e:	4618      	mov	r0, r3
 8005020:	f7ff f864 	bl	80040ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005024:	6839      	ldr	r1, [r7, #0]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	68ba      	ldr	r2, [r7, #8]
 800502a:	9202      	str	r2, [sp, #8]
 800502c:	9301      	str	r3, [sp, #4]
 800502e:	2300      	movs	r3, #0
 8005030:	9300      	str	r3, [sp, #0]
 8005032:	2300      	movs	r3, #0
 8005034:	460a      	mov	r2, r1
 8005036:	4920      	ldr	r1, [pc, #128]	; (80050b8 <vTaskStartScheduler+0xb0>)
 8005038:	4820      	ldr	r0, [pc, #128]	; (80050bc <vTaskStartScheduler+0xb4>)
 800503a:	f7ff fe13 	bl	8004c64 <xTaskCreateStatic>
 800503e:	4602      	mov	r2, r0
 8005040:	4b1f      	ldr	r3, [pc, #124]	; (80050c0 <vTaskStartScheduler+0xb8>)
 8005042:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005044:	4b1e      	ldr	r3, [pc, #120]	; (80050c0 <vTaskStartScheduler+0xb8>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d002      	beq.n	8005052 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800504c:	2301      	movs	r3, #1
 800504e:	617b      	str	r3, [r7, #20]
 8005050:	e001      	b.n	8005056 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005052:	2300      	movs	r3, #0
 8005054:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	2b01      	cmp	r3, #1
 800505a:	d102      	bne.n	8005062 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800505c:	f000 fce8 	bl	8005a30 <xTimerCreateTimerTask>
 8005060:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	2b01      	cmp	r3, #1
 8005066:	d115      	bne.n	8005094 <vTaskStartScheduler+0x8c>
 8005068:	f04f 0350 	mov.w	r3, #80	; 0x50
 800506c:	f383 8811 	msr	BASEPRI, r3
 8005070:	f3bf 8f6f 	isb	sy
 8005074:	f3bf 8f4f 	dsb	sy
 8005078:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800507a:	4b12      	ldr	r3, [pc, #72]	; (80050c4 <vTaskStartScheduler+0xbc>)
 800507c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005080:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005082:	4b11      	ldr	r3, [pc, #68]	; (80050c8 <vTaskStartScheduler+0xc0>)
 8005084:	2201      	movs	r2, #1
 8005086:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005088:	4b10      	ldr	r3, [pc, #64]	; (80050cc <vTaskStartScheduler+0xc4>)
 800508a:	2200      	movs	r2, #0
 800508c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800508e:	f001 f89f 	bl	80061d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005092:	e00d      	b.n	80050b0 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800509a:	d109      	bne.n	80050b0 <vTaskStartScheduler+0xa8>
 800509c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050a0:	f383 8811 	msr	BASEPRI, r3
 80050a4:	f3bf 8f6f 	isb	sy
 80050a8:	f3bf 8f4f 	dsb	sy
 80050ac:	60fb      	str	r3, [r7, #12]
 80050ae:	e7fe      	b.n	80050ae <vTaskStartScheduler+0xa6>
}
 80050b0:	bf00      	nop
 80050b2:	3718      	adds	r7, #24
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}
 80050b8:	08006a34 	.word	0x08006a34
 80050bc:	080056d1 	.word	0x080056d1
 80050c0:	20000cec 	.word	0x20000cec
 80050c4:	20000ce8 	.word	0x20000ce8
 80050c8:	20000cd4 	.word	0x20000cd4
 80050cc:	20000ccc 	.word	0x20000ccc

080050d0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80050d0:	b480      	push	{r7}
 80050d2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80050d4:	4b04      	ldr	r3, [pc, #16]	; (80050e8 <vTaskSuspendAll+0x18>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	3301      	adds	r3, #1
 80050da:	4a03      	ldr	r2, [pc, #12]	; (80050e8 <vTaskSuspendAll+0x18>)
 80050dc:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80050de:	bf00      	nop
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr
 80050e8:	20000cf0 	.word	0x20000cf0

080050ec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b084      	sub	sp, #16
 80050f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80050f2:	2300      	movs	r3, #0
 80050f4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80050f6:	2300      	movs	r3, #0
 80050f8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80050fa:	4b41      	ldr	r3, [pc, #260]	; (8005200 <xTaskResumeAll+0x114>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d109      	bne.n	8005116 <xTaskResumeAll+0x2a>
 8005102:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005106:	f383 8811 	msr	BASEPRI, r3
 800510a:	f3bf 8f6f 	isb	sy
 800510e:	f3bf 8f4f 	dsb	sy
 8005112:	603b      	str	r3, [r7, #0]
 8005114:	e7fe      	b.n	8005114 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005116:	f001 f8f9 	bl	800630c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800511a:	4b39      	ldr	r3, [pc, #228]	; (8005200 <xTaskResumeAll+0x114>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	3b01      	subs	r3, #1
 8005120:	4a37      	ldr	r2, [pc, #220]	; (8005200 <xTaskResumeAll+0x114>)
 8005122:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005124:	4b36      	ldr	r3, [pc, #216]	; (8005200 <xTaskResumeAll+0x114>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d162      	bne.n	80051f2 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800512c:	4b35      	ldr	r3, [pc, #212]	; (8005204 <xTaskResumeAll+0x118>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d05e      	beq.n	80051f2 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005134:	e02f      	b.n	8005196 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005136:	4b34      	ldr	r3, [pc, #208]	; (8005208 <xTaskResumeAll+0x11c>)
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	3318      	adds	r3, #24
 8005142:	4618      	mov	r0, r3
 8005144:	f7ff f890 	bl	8004268 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	3304      	adds	r3, #4
 800514c:	4618      	mov	r0, r3
 800514e:	f7ff f88b 	bl	8004268 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005156:	4b2d      	ldr	r3, [pc, #180]	; (800520c <xTaskResumeAll+0x120>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	429a      	cmp	r2, r3
 800515c:	d903      	bls.n	8005166 <xTaskResumeAll+0x7a>
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005162:	4a2a      	ldr	r2, [pc, #168]	; (800520c <xTaskResumeAll+0x120>)
 8005164:	6013      	str	r3, [r2, #0]
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800516a:	4613      	mov	r3, r2
 800516c:	009b      	lsls	r3, r3, #2
 800516e:	4413      	add	r3, r2
 8005170:	009b      	lsls	r3, r3, #2
 8005172:	4a27      	ldr	r2, [pc, #156]	; (8005210 <xTaskResumeAll+0x124>)
 8005174:	441a      	add	r2, r3
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	3304      	adds	r3, #4
 800517a:	4619      	mov	r1, r3
 800517c:	4610      	mov	r0, r2
 800517e:	f7ff f816 	bl	80041ae <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005186:	4b23      	ldr	r3, [pc, #140]	; (8005214 <xTaskResumeAll+0x128>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800518c:	429a      	cmp	r2, r3
 800518e:	d302      	bcc.n	8005196 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005190:	4b21      	ldr	r3, [pc, #132]	; (8005218 <xTaskResumeAll+0x12c>)
 8005192:	2201      	movs	r2, #1
 8005194:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005196:	4b1c      	ldr	r3, [pc, #112]	; (8005208 <xTaskResumeAll+0x11c>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d1cb      	bne.n	8005136 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d001      	beq.n	80051a8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80051a4:	f000 fb46 	bl	8005834 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80051a8:	4b1c      	ldr	r3, [pc, #112]	; (800521c <xTaskResumeAll+0x130>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d010      	beq.n	80051d6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80051b4:	f000 f846 	bl	8005244 <xTaskIncrementTick>
 80051b8:	4603      	mov	r3, r0
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d002      	beq.n	80051c4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80051be:	4b16      	ldr	r3, [pc, #88]	; (8005218 <xTaskResumeAll+0x12c>)
 80051c0:	2201      	movs	r2, #1
 80051c2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	3b01      	subs	r3, #1
 80051c8:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d1f1      	bne.n	80051b4 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80051d0:	4b12      	ldr	r3, [pc, #72]	; (800521c <xTaskResumeAll+0x130>)
 80051d2:	2200      	movs	r2, #0
 80051d4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80051d6:	4b10      	ldr	r3, [pc, #64]	; (8005218 <xTaskResumeAll+0x12c>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d009      	beq.n	80051f2 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80051de:	2301      	movs	r3, #1
 80051e0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80051e2:	4b0f      	ldr	r3, [pc, #60]	; (8005220 <xTaskResumeAll+0x134>)
 80051e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051e8:	601a      	str	r2, [r3, #0]
 80051ea:	f3bf 8f4f 	dsb	sy
 80051ee:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80051f2:	f001 f8b9 	bl	8006368 <vPortExitCritical>

	return xAlreadyYielded;
 80051f6:	68bb      	ldr	r3, [r7, #8]
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3710      	adds	r7, #16
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}
 8005200:	20000cf0 	.word	0x20000cf0
 8005204:	20000cc8 	.word	0x20000cc8
 8005208:	20000c88 	.word	0x20000c88
 800520c:	20000cd0 	.word	0x20000cd0
 8005210:	200007f8 	.word	0x200007f8
 8005214:	200007f4 	.word	0x200007f4
 8005218:	20000cdc 	.word	0x20000cdc
 800521c:	20000cd8 	.word	0x20000cd8
 8005220:	e000ed04 	.word	0xe000ed04

08005224 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005224:	b480      	push	{r7}
 8005226:	b083      	sub	sp, #12
 8005228:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800522a:	4b05      	ldr	r3, [pc, #20]	; (8005240 <xTaskGetTickCount+0x1c>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005230:	687b      	ldr	r3, [r7, #4]
}
 8005232:	4618      	mov	r0, r3
 8005234:	370c      	adds	r7, #12
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr
 800523e:	bf00      	nop
 8005240:	20000ccc 	.word	0x20000ccc

08005244 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b086      	sub	sp, #24
 8005248:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800524a:	2300      	movs	r3, #0
 800524c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800524e:	4b4e      	ldr	r3, [pc, #312]	; (8005388 <xTaskIncrementTick+0x144>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	2b00      	cmp	r3, #0
 8005254:	f040 8088 	bne.w	8005368 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005258:	4b4c      	ldr	r3, [pc, #304]	; (800538c <xTaskIncrementTick+0x148>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	3301      	adds	r3, #1
 800525e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005260:	4a4a      	ldr	r2, [pc, #296]	; (800538c <xTaskIncrementTick+0x148>)
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d11f      	bne.n	80052ac <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800526c:	4b48      	ldr	r3, [pc, #288]	; (8005390 <xTaskIncrementTick+0x14c>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d009      	beq.n	800528a <xTaskIncrementTick+0x46>
 8005276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800527a:	f383 8811 	msr	BASEPRI, r3
 800527e:	f3bf 8f6f 	isb	sy
 8005282:	f3bf 8f4f 	dsb	sy
 8005286:	603b      	str	r3, [r7, #0]
 8005288:	e7fe      	b.n	8005288 <xTaskIncrementTick+0x44>
 800528a:	4b41      	ldr	r3, [pc, #260]	; (8005390 <xTaskIncrementTick+0x14c>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	60fb      	str	r3, [r7, #12]
 8005290:	4b40      	ldr	r3, [pc, #256]	; (8005394 <xTaskIncrementTick+0x150>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a3e      	ldr	r2, [pc, #248]	; (8005390 <xTaskIncrementTick+0x14c>)
 8005296:	6013      	str	r3, [r2, #0]
 8005298:	4a3e      	ldr	r2, [pc, #248]	; (8005394 <xTaskIncrementTick+0x150>)
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	6013      	str	r3, [r2, #0]
 800529e:	4b3e      	ldr	r3, [pc, #248]	; (8005398 <xTaskIncrementTick+0x154>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	3301      	adds	r3, #1
 80052a4:	4a3c      	ldr	r2, [pc, #240]	; (8005398 <xTaskIncrementTick+0x154>)
 80052a6:	6013      	str	r3, [r2, #0]
 80052a8:	f000 fac4 	bl	8005834 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80052ac:	4b3b      	ldr	r3, [pc, #236]	; (800539c <xTaskIncrementTick+0x158>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	693a      	ldr	r2, [r7, #16]
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d349      	bcc.n	800534a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80052b6:	4b36      	ldr	r3, [pc, #216]	; (8005390 <xTaskIncrementTick+0x14c>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d104      	bne.n	80052ca <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052c0:	4b36      	ldr	r3, [pc, #216]	; (800539c <xTaskIncrementTick+0x158>)
 80052c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80052c6:	601a      	str	r2, [r3, #0]
					break;
 80052c8:	e03f      	b.n	800534a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052ca:	4b31      	ldr	r3, [pc, #196]	; (8005390 <xTaskIncrementTick+0x14c>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	68db      	ldr	r3, [r3, #12]
 80052d2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80052da:	693a      	ldr	r2, [r7, #16]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	429a      	cmp	r2, r3
 80052e0:	d203      	bcs.n	80052ea <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80052e2:	4a2e      	ldr	r2, [pc, #184]	; (800539c <xTaskIncrementTick+0x158>)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80052e8:	e02f      	b.n	800534a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	3304      	adds	r3, #4
 80052ee:	4618      	mov	r0, r3
 80052f0:	f7fe ffba 	bl	8004268 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d004      	beq.n	8005306 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	3318      	adds	r3, #24
 8005300:	4618      	mov	r0, r3
 8005302:	f7fe ffb1 	bl	8004268 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800530a:	4b25      	ldr	r3, [pc, #148]	; (80053a0 <xTaskIncrementTick+0x15c>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	429a      	cmp	r2, r3
 8005310:	d903      	bls.n	800531a <xTaskIncrementTick+0xd6>
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005316:	4a22      	ldr	r2, [pc, #136]	; (80053a0 <xTaskIncrementTick+0x15c>)
 8005318:	6013      	str	r3, [r2, #0]
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800531e:	4613      	mov	r3, r2
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	4413      	add	r3, r2
 8005324:	009b      	lsls	r3, r3, #2
 8005326:	4a1f      	ldr	r2, [pc, #124]	; (80053a4 <xTaskIncrementTick+0x160>)
 8005328:	441a      	add	r2, r3
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	3304      	adds	r3, #4
 800532e:	4619      	mov	r1, r3
 8005330:	4610      	mov	r0, r2
 8005332:	f7fe ff3c 	bl	80041ae <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800533a:	4b1b      	ldr	r3, [pc, #108]	; (80053a8 <xTaskIncrementTick+0x164>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005340:	429a      	cmp	r2, r3
 8005342:	d3b8      	bcc.n	80052b6 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8005344:	2301      	movs	r3, #1
 8005346:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005348:	e7b5      	b.n	80052b6 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800534a:	4b17      	ldr	r3, [pc, #92]	; (80053a8 <xTaskIncrementTick+0x164>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005350:	4914      	ldr	r1, [pc, #80]	; (80053a4 <xTaskIncrementTick+0x160>)
 8005352:	4613      	mov	r3, r2
 8005354:	009b      	lsls	r3, r3, #2
 8005356:	4413      	add	r3, r2
 8005358:	009b      	lsls	r3, r3, #2
 800535a:	440b      	add	r3, r1
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	2b01      	cmp	r3, #1
 8005360:	d907      	bls.n	8005372 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8005362:	2301      	movs	r3, #1
 8005364:	617b      	str	r3, [r7, #20]
 8005366:	e004      	b.n	8005372 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005368:	4b10      	ldr	r3, [pc, #64]	; (80053ac <xTaskIncrementTick+0x168>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	3301      	adds	r3, #1
 800536e:	4a0f      	ldr	r2, [pc, #60]	; (80053ac <xTaskIncrementTick+0x168>)
 8005370:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005372:	4b0f      	ldr	r3, [pc, #60]	; (80053b0 <xTaskIncrementTick+0x16c>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d001      	beq.n	800537e <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 800537a:	2301      	movs	r3, #1
 800537c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800537e:	697b      	ldr	r3, [r7, #20]
}
 8005380:	4618      	mov	r0, r3
 8005382:	3718      	adds	r7, #24
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}
 8005388:	20000cf0 	.word	0x20000cf0
 800538c:	20000ccc 	.word	0x20000ccc
 8005390:	20000c80 	.word	0x20000c80
 8005394:	20000c84 	.word	0x20000c84
 8005398:	20000ce0 	.word	0x20000ce0
 800539c:	20000ce8 	.word	0x20000ce8
 80053a0:	20000cd0 	.word	0x20000cd0
 80053a4:	200007f8 	.word	0x200007f8
 80053a8:	200007f4 	.word	0x200007f4
 80053ac:	20000cd8 	.word	0x20000cd8
 80053b0:	20000cdc 	.word	0x20000cdc

080053b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80053b4:	b480      	push	{r7}
 80053b6:	b085      	sub	sp, #20
 80053b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80053ba:	4b27      	ldr	r3, [pc, #156]	; (8005458 <vTaskSwitchContext+0xa4>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d003      	beq.n	80053ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80053c2:	4b26      	ldr	r3, [pc, #152]	; (800545c <vTaskSwitchContext+0xa8>)
 80053c4:	2201      	movs	r2, #1
 80053c6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80053c8:	e040      	b.n	800544c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80053ca:	4b24      	ldr	r3, [pc, #144]	; (800545c <vTaskSwitchContext+0xa8>)
 80053cc:	2200      	movs	r2, #0
 80053ce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053d0:	4b23      	ldr	r3, [pc, #140]	; (8005460 <vTaskSwitchContext+0xac>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	60fb      	str	r3, [r7, #12]
 80053d6:	e00f      	b.n	80053f8 <vTaskSwitchContext+0x44>
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d109      	bne.n	80053f2 <vTaskSwitchContext+0x3e>
 80053de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053e2:	f383 8811 	msr	BASEPRI, r3
 80053e6:	f3bf 8f6f 	isb	sy
 80053ea:	f3bf 8f4f 	dsb	sy
 80053ee:	607b      	str	r3, [r7, #4]
 80053f0:	e7fe      	b.n	80053f0 <vTaskSwitchContext+0x3c>
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	3b01      	subs	r3, #1
 80053f6:	60fb      	str	r3, [r7, #12]
 80053f8:	491a      	ldr	r1, [pc, #104]	; (8005464 <vTaskSwitchContext+0xb0>)
 80053fa:	68fa      	ldr	r2, [r7, #12]
 80053fc:	4613      	mov	r3, r2
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	4413      	add	r3, r2
 8005402:	009b      	lsls	r3, r3, #2
 8005404:	440b      	add	r3, r1
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d0e5      	beq.n	80053d8 <vTaskSwitchContext+0x24>
 800540c:	68fa      	ldr	r2, [r7, #12]
 800540e:	4613      	mov	r3, r2
 8005410:	009b      	lsls	r3, r3, #2
 8005412:	4413      	add	r3, r2
 8005414:	009b      	lsls	r3, r3, #2
 8005416:	4a13      	ldr	r2, [pc, #76]	; (8005464 <vTaskSwitchContext+0xb0>)
 8005418:	4413      	add	r3, r2
 800541a:	60bb      	str	r3, [r7, #8]
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	685a      	ldr	r2, [r3, #4]
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	605a      	str	r2, [r3, #4]
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	685a      	ldr	r2, [r3, #4]
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	3308      	adds	r3, #8
 800542e:	429a      	cmp	r2, r3
 8005430:	d104      	bne.n	800543c <vTaskSwitchContext+0x88>
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	685a      	ldr	r2, [r3, #4]
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	605a      	str	r2, [r3, #4]
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	68db      	ldr	r3, [r3, #12]
 8005442:	4a09      	ldr	r2, [pc, #36]	; (8005468 <vTaskSwitchContext+0xb4>)
 8005444:	6013      	str	r3, [r2, #0]
 8005446:	4a06      	ldr	r2, [pc, #24]	; (8005460 <vTaskSwitchContext+0xac>)
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	6013      	str	r3, [r2, #0]
}
 800544c:	bf00      	nop
 800544e:	3714      	adds	r7, #20
 8005450:	46bd      	mov	sp, r7
 8005452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005456:	4770      	bx	lr
 8005458:	20000cf0 	.word	0x20000cf0
 800545c:	20000cdc 	.word	0x20000cdc
 8005460:	20000cd0 	.word	0x20000cd0
 8005464:	200007f8 	.word	0x200007f8
 8005468:	200007f4 	.word	0x200007f4

0800546c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
 8005474:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d109      	bne.n	8005490 <vTaskPlaceOnEventList+0x24>
 800547c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005480:	f383 8811 	msr	BASEPRI, r3
 8005484:	f3bf 8f6f 	isb	sy
 8005488:	f3bf 8f4f 	dsb	sy
 800548c:	60fb      	str	r3, [r7, #12]
 800548e:	e7fe      	b.n	800548e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005490:	4b07      	ldr	r3, [pc, #28]	; (80054b0 <vTaskPlaceOnEventList+0x44>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	3318      	adds	r3, #24
 8005496:	4619      	mov	r1, r3
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	f7fe feac 	bl	80041f6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800549e:	2101      	movs	r1, #1
 80054a0:	6838      	ldr	r0, [r7, #0]
 80054a2:	f000 fa71 	bl	8005988 <prvAddCurrentTaskToDelayedList>
}
 80054a6:	bf00      	nop
 80054a8:	3710      	adds	r7, #16
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
 80054ae:	bf00      	nop
 80054b0:	200007f4 	.word	0x200007f4

080054b4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b086      	sub	sp, #24
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	60f8      	str	r0, [r7, #12]
 80054bc:	60b9      	str	r1, [r7, #8]
 80054be:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d109      	bne.n	80054da <vTaskPlaceOnEventListRestricted+0x26>
 80054c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054ca:	f383 8811 	msr	BASEPRI, r3
 80054ce:	f3bf 8f6f 	isb	sy
 80054d2:	f3bf 8f4f 	dsb	sy
 80054d6:	617b      	str	r3, [r7, #20]
 80054d8:	e7fe      	b.n	80054d8 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80054da:	4b0a      	ldr	r3, [pc, #40]	; (8005504 <vTaskPlaceOnEventListRestricted+0x50>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	3318      	adds	r3, #24
 80054e0:	4619      	mov	r1, r3
 80054e2:	68f8      	ldr	r0, [r7, #12]
 80054e4:	f7fe fe63 	bl	80041ae <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d002      	beq.n	80054f4 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 80054ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80054f2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80054f4:	6879      	ldr	r1, [r7, #4]
 80054f6:	68b8      	ldr	r0, [r7, #8]
 80054f8:	f000 fa46 	bl	8005988 <prvAddCurrentTaskToDelayedList>
	}
 80054fc:	bf00      	nop
 80054fe:	3718      	adds	r7, #24
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}
 8005504:	200007f4 	.word	0x200007f4

08005508 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b086      	sub	sp, #24
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	68db      	ldr	r3, [r3, #12]
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d109      	bne.n	8005532 <xTaskRemoveFromEventList+0x2a>
 800551e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005522:	f383 8811 	msr	BASEPRI, r3
 8005526:	f3bf 8f6f 	isb	sy
 800552a:	f3bf 8f4f 	dsb	sy
 800552e:	60fb      	str	r3, [r7, #12]
 8005530:	e7fe      	b.n	8005530 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005532:	693b      	ldr	r3, [r7, #16]
 8005534:	3318      	adds	r3, #24
 8005536:	4618      	mov	r0, r3
 8005538:	f7fe fe96 	bl	8004268 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800553c:	4b1d      	ldr	r3, [pc, #116]	; (80055b4 <xTaskRemoveFromEventList+0xac>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d11d      	bne.n	8005580 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005544:	693b      	ldr	r3, [r7, #16]
 8005546:	3304      	adds	r3, #4
 8005548:	4618      	mov	r0, r3
 800554a:	f7fe fe8d 	bl	8004268 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005552:	4b19      	ldr	r3, [pc, #100]	; (80055b8 <xTaskRemoveFromEventList+0xb0>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	429a      	cmp	r2, r3
 8005558:	d903      	bls.n	8005562 <xTaskRemoveFromEventList+0x5a>
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800555e:	4a16      	ldr	r2, [pc, #88]	; (80055b8 <xTaskRemoveFromEventList+0xb0>)
 8005560:	6013      	str	r3, [r2, #0]
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005566:	4613      	mov	r3, r2
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	4413      	add	r3, r2
 800556c:	009b      	lsls	r3, r3, #2
 800556e:	4a13      	ldr	r2, [pc, #76]	; (80055bc <xTaskRemoveFromEventList+0xb4>)
 8005570:	441a      	add	r2, r3
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	3304      	adds	r3, #4
 8005576:	4619      	mov	r1, r3
 8005578:	4610      	mov	r0, r2
 800557a:	f7fe fe18 	bl	80041ae <vListInsertEnd>
 800557e:	e005      	b.n	800558c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	3318      	adds	r3, #24
 8005584:	4619      	mov	r1, r3
 8005586:	480e      	ldr	r0, [pc, #56]	; (80055c0 <xTaskRemoveFromEventList+0xb8>)
 8005588:	f7fe fe11 	bl	80041ae <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005590:	4b0c      	ldr	r3, [pc, #48]	; (80055c4 <xTaskRemoveFromEventList+0xbc>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005596:	429a      	cmp	r2, r3
 8005598:	d905      	bls.n	80055a6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800559a:	2301      	movs	r3, #1
 800559c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800559e:	4b0a      	ldr	r3, [pc, #40]	; (80055c8 <xTaskRemoveFromEventList+0xc0>)
 80055a0:	2201      	movs	r2, #1
 80055a2:	601a      	str	r2, [r3, #0]
 80055a4:	e001      	b.n	80055aa <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80055a6:	2300      	movs	r3, #0
 80055a8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80055aa:	697b      	ldr	r3, [r7, #20]
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3718      	adds	r7, #24
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}
 80055b4:	20000cf0 	.word	0x20000cf0
 80055b8:	20000cd0 	.word	0x20000cd0
 80055bc:	200007f8 	.word	0x200007f8
 80055c0:	20000c88 	.word	0x20000c88
 80055c4:	200007f4 	.word	0x200007f4
 80055c8:	20000cdc 	.word	0x20000cdc

080055cc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80055cc:	b480      	push	{r7}
 80055ce:	b083      	sub	sp, #12
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80055d4:	4b06      	ldr	r3, [pc, #24]	; (80055f0 <vTaskInternalSetTimeOutState+0x24>)
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80055dc:	4b05      	ldr	r3, [pc, #20]	; (80055f4 <vTaskInternalSetTimeOutState+0x28>)
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	605a      	str	r2, [r3, #4]
}
 80055e4:	bf00      	nop
 80055e6:	370c      	adds	r7, #12
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr
 80055f0:	20000ce0 	.word	0x20000ce0
 80055f4:	20000ccc 	.word	0x20000ccc

080055f8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b088      	sub	sp, #32
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
 8005600:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d109      	bne.n	800561c <xTaskCheckForTimeOut+0x24>
 8005608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800560c:	f383 8811 	msr	BASEPRI, r3
 8005610:	f3bf 8f6f 	isb	sy
 8005614:	f3bf 8f4f 	dsb	sy
 8005618:	613b      	str	r3, [r7, #16]
 800561a:	e7fe      	b.n	800561a <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d109      	bne.n	8005636 <xTaskCheckForTimeOut+0x3e>
 8005622:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005626:	f383 8811 	msr	BASEPRI, r3
 800562a:	f3bf 8f6f 	isb	sy
 800562e:	f3bf 8f4f 	dsb	sy
 8005632:	60fb      	str	r3, [r7, #12]
 8005634:	e7fe      	b.n	8005634 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8005636:	f000 fe69 	bl	800630c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800563a:	4b1d      	ldr	r3, [pc, #116]	; (80056b0 <xTaskCheckForTimeOut+0xb8>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	69ba      	ldr	r2, [r7, #24]
 8005646:	1ad3      	subs	r3, r2, r3
 8005648:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005652:	d102      	bne.n	800565a <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005654:	2300      	movs	r3, #0
 8005656:	61fb      	str	r3, [r7, #28]
 8005658:	e023      	b.n	80056a2 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	4b15      	ldr	r3, [pc, #84]	; (80056b4 <xTaskCheckForTimeOut+0xbc>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	429a      	cmp	r2, r3
 8005664:	d007      	beq.n	8005676 <xTaskCheckForTimeOut+0x7e>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	69ba      	ldr	r2, [r7, #24]
 800566c:	429a      	cmp	r2, r3
 800566e:	d302      	bcc.n	8005676 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005670:	2301      	movs	r3, #1
 8005672:	61fb      	str	r3, [r7, #28]
 8005674:	e015      	b.n	80056a2 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	697a      	ldr	r2, [r7, #20]
 800567c:	429a      	cmp	r2, r3
 800567e:	d20b      	bcs.n	8005698 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	1ad2      	subs	r2, r2, r3
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f7ff ff9d 	bl	80055cc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005692:	2300      	movs	r3, #0
 8005694:	61fb      	str	r3, [r7, #28]
 8005696:	e004      	b.n	80056a2 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	2200      	movs	r2, #0
 800569c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800569e:	2301      	movs	r3, #1
 80056a0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80056a2:	f000 fe61 	bl	8006368 <vPortExitCritical>

	return xReturn;
 80056a6:	69fb      	ldr	r3, [r7, #28]
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3720      	adds	r7, #32
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	20000ccc 	.word	0x20000ccc
 80056b4:	20000ce0 	.word	0x20000ce0

080056b8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80056b8:	b480      	push	{r7}
 80056ba:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80056bc:	4b03      	ldr	r3, [pc, #12]	; (80056cc <vTaskMissedYield+0x14>)
 80056be:	2201      	movs	r2, #1
 80056c0:	601a      	str	r2, [r3, #0]
}
 80056c2:	bf00      	nop
 80056c4:	46bd      	mov	sp, r7
 80056c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ca:	4770      	bx	lr
 80056cc:	20000cdc 	.word	0x20000cdc

080056d0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b082      	sub	sp, #8
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80056d8:	f000 f852 	bl	8005780 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80056dc:	4b06      	ldr	r3, [pc, #24]	; (80056f8 <prvIdleTask+0x28>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d9f9      	bls.n	80056d8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80056e4:	4b05      	ldr	r3, [pc, #20]	; (80056fc <prvIdleTask+0x2c>)
 80056e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056ea:	601a      	str	r2, [r3, #0]
 80056ec:	f3bf 8f4f 	dsb	sy
 80056f0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80056f4:	e7f0      	b.n	80056d8 <prvIdleTask+0x8>
 80056f6:	bf00      	nop
 80056f8:	200007f8 	.word	0x200007f8
 80056fc:	e000ed04 	.word	0xe000ed04

08005700 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b082      	sub	sp, #8
 8005704:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005706:	2300      	movs	r3, #0
 8005708:	607b      	str	r3, [r7, #4]
 800570a:	e00c      	b.n	8005726 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800570c:	687a      	ldr	r2, [r7, #4]
 800570e:	4613      	mov	r3, r2
 8005710:	009b      	lsls	r3, r3, #2
 8005712:	4413      	add	r3, r2
 8005714:	009b      	lsls	r3, r3, #2
 8005716:	4a12      	ldr	r2, [pc, #72]	; (8005760 <prvInitialiseTaskLists+0x60>)
 8005718:	4413      	add	r3, r2
 800571a:	4618      	mov	r0, r3
 800571c:	f7fe fd1a 	bl	8004154 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	3301      	adds	r3, #1
 8005724:	607b      	str	r3, [r7, #4]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2b37      	cmp	r3, #55	; 0x37
 800572a:	d9ef      	bls.n	800570c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800572c:	480d      	ldr	r0, [pc, #52]	; (8005764 <prvInitialiseTaskLists+0x64>)
 800572e:	f7fe fd11 	bl	8004154 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005732:	480d      	ldr	r0, [pc, #52]	; (8005768 <prvInitialiseTaskLists+0x68>)
 8005734:	f7fe fd0e 	bl	8004154 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005738:	480c      	ldr	r0, [pc, #48]	; (800576c <prvInitialiseTaskLists+0x6c>)
 800573a:	f7fe fd0b 	bl	8004154 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800573e:	480c      	ldr	r0, [pc, #48]	; (8005770 <prvInitialiseTaskLists+0x70>)
 8005740:	f7fe fd08 	bl	8004154 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005744:	480b      	ldr	r0, [pc, #44]	; (8005774 <prvInitialiseTaskLists+0x74>)
 8005746:	f7fe fd05 	bl	8004154 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800574a:	4b0b      	ldr	r3, [pc, #44]	; (8005778 <prvInitialiseTaskLists+0x78>)
 800574c:	4a05      	ldr	r2, [pc, #20]	; (8005764 <prvInitialiseTaskLists+0x64>)
 800574e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005750:	4b0a      	ldr	r3, [pc, #40]	; (800577c <prvInitialiseTaskLists+0x7c>)
 8005752:	4a05      	ldr	r2, [pc, #20]	; (8005768 <prvInitialiseTaskLists+0x68>)
 8005754:	601a      	str	r2, [r3, #0]
}
 8005756:	bf00      	nop
 8005758:	3708      	adds	r7, #8
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}
 800575e:	bf00      	nop
 8005760:	200007f8 	.word	0x200007f8
 8005764:	20000c58 	.word	0x20000c58
 8005768:	20000c6c 	.word	0x20000c6c
 800576c:	20000c88 	.word	0x20000c88
 8005770:	20000c9c 	.word	0x20000c9c
 8005774:	20000cb4 	.word	0x20000cb4
 8005778:	20000c80 	.word	0x20000c80
 800577c:	20000c84 	.word	0x20000c84

08005780 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b082      	sub	sp, #8
 8005784:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005786:	e019      	b.n	80057bc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005788:	f000 fdc0 	bl	800630c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800578c:	4b0f      	ldr	r3, [pc, #60]	; (80057cc <prvCheckTasksWaitingTermination+0x4c>)
 800578e:	68db      	ldr	r3, [r3, #12]
 8005790:	68db      	ldr	r3, [r3, #12]
 8005792:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	3304      	adds	r3, #4
 8005798:	4618      	mov	r0, r3
 800579a:	f7fe fd65 	bl	8004268 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800579e:	4b0c      	ldr	r3, [pc, #48]	; (80057d0 <prvCheckTasksWaitingTermination+0x50>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	3b01      	subs	r3, #1
 80057a4:	4a0a      	ldr	r2, [pc, #40]	; (80057d0 <prvCheckTasksWaitingTermination+0x50>)
 80057a6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80057a8:	4b0a      	ldr	r3, [pc, #40]	; (80057d4 <prvCheckTasksWaitingTermination+0x54>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	3b01      	subs	r3, #1
 80057ae:	4a09      	ldr	r2, [pc, #36]	; (80057d4 <prvCheckTasksWaitingTermination+0x54>)
 80057b0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80057b2:	f000 fdd9 	bl	8006368 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f000 f80e 	bl	80057d8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80057bc:	4b05      	ldr	r3, [pc, #20]	; (80057d4 <prvCheckTasksWaitingTermination+0x54>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d1e1      	bne.n	8005788 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80057c4:	bf00      	nop
 80057c6:	3708      	adds	r7, #8
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}
 80057cc:	20000c9c 	.word	0x20000c9c
 80057d0:	20000cc8 	.word	0x20000cc8
 80057d4:	20000cb0 	.word	0x20000cb0

080057d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d108      	bne.n	80057fc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ee:	4618      	mov	r0, r3
 80057f0:	f000 ff68 	bl	80066c4 <vPortFree>
				vPortFree( pxTCB );
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f000 ff65 	bl	80066c4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80057fa:	e017      	b.n	800582c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005802:	2b01      	cmp	r3, #1
 8005804:	d103      	bne.n	800580e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 ff5c 	bl	80066c4 <vPortFree>
	}
 800580c:	e00e      	b.n	800582c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005814:	2b02      	cmp	r3, #2
 8005816:	d009      	beq.n	800582c <prvDeleteTCB+0x54>
 8005818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800581c:	f383 8811 	msr	BASEPRI, r3
 8005820:	f3bf 8f6f 	isb	sy
 8005824:	f3bf 8f4f 	dsb	sy
 8005828:	60fb      	str	r3, [r7, #12]
 800582a:	e7fe      	b.n	800582a <prvDeleteTCB+0x52>
	}
 800582c:	bf00      	nop
 800582e:	3710      	adds	r7, #16
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}

08005834 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005834:	b480      	push	{r7}
 8005836:	b083      	sub	sp, #12
 8005838:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800583a:	4b0c      	ldr	r3, [pc, #48]	; (800586c <prvResetNextTaskUnblockTime+0x38>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d104      	bne.n	800584e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005844:	4b0a      	ldr	r3, [pc, #40]	; (8005870 <prvResetNextTaskUnblockTime+0x3c>)
 8005846:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800584a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800584c:	e008      	b.n	8005860 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800584e:	4b07      	ldr	r3, [pc, #28]	; (800586c <prvResetNextTaskUnblockTime+0x38>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	68db      	ldr	r3, [r3, #12]
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	4a04      	ldr	r2, [pc, #16]	; (8005870 <prvResetNextTaskUnblockTime+0x3c>)
 800585e:	6013      	str	r3, [r2, #0]
}
 8005860:	bf00      	nop
 8005862:	370c      	adds	r7, #12
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr
 800586c:	20000c80 	.word	0x20000c80
 8005870:	20000ce8 	.word	0x20000ce8

08005874 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005874:	b480      	push	{r7}
 8005876:	b083      	sub	sp, #12
 8005878:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800587a:	4b0b      	ldr	r3, [pc, #44]	; (80058a8 <xTaskGetSchedulerState+0x34>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d102      	bne.n	8005888 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005882:	2301      	movs	r3, #1
 8005884:	607b      	str	r3, [r7, #4]
 8005886:	e008      	b.n	800589a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005888:	4b08      	ldr	r3, [pc, #32]	; (80058ac <xTaskGetSchedulerState+0x38>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d102      	bne.n	8005896 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005890:	2302      	movs	r3, #2
 8005892:	607b      	str	r3, [r7, #4]
 8005894:	e001      	b.n	800589a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005896:	2300      	movs	r3, #0
 8005898:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800589a:	687b      	ldr	r3, [r7, #4]
	}
 800589c:	4618      	mov	r0, r3
 800589e:	370c      	adds	r7, #12
 80058a0:	46bd      	mov	sp, r7
 80058a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a6:	4770      	bx	lr
 80058a8:	20000cd4 	.word	0x20000cd4
 80058ac:	20000cf0 	.word	0x20000cf0

080058b0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b086      	sub	sp, #24
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80058bc:	2300      	movs	r3, #0
 80058be:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d054      	beq.n	8005970 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80058c6:	4b2d      	ldr	r3, [pc, #180]	; (800597c <xTaskPriorityDisinherit+0xcc>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	693a      	ldr	r2, [r7, #16]
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d009      	beq.n	80058e4 <xTaskPriorityDisinherit+0x34>
 80058d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058d4:	f383 8811 	msr	BASEPRI, r3
 80058d8:	f3bf 8f6f 	isb	sy
 80058dc:	f3bf 8f4f 	dsb	sy
 80058e0:	60fb      	str	r3, [r7, #12]
 80058e2:	e7fe      	b.n	80058e2 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d109      	bne.n	8005900 <xTaskPriorityDisinherit+0x50>
 80058ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058f0:	f383 8811 	msr	BASEPRI, r3
 80058f4:	f3bf 8f6f 	isb	sy
 80058f8:	f3bf 8f4f 	dsb	sy
 80058fc:	60bb      	str	r3, [r7, #8]
 80058fe:	e7fe      	b.n	80058fe <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8005900:	693b      	ldr	r3, [r7, #16]
 8005902:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005904:	1e5a      	subs	r2, r3, #1
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005912:	429a      	cmp	r2, r3
 8005914:	d02c      	beq.n	8005970 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800591a:	2b00      	cmp	r3, #0
 800591c:	d128      	bne.n	8005970 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	3304      	adds	r3, #4
 8005922:	4618      	mov	r0, r3
 8005924:	f7fe fca0 	bl	8004268 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005934:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005940:	4b0f      	ldr	r3, [pc, #60]	; (8005980 <xTaskPriorityDisinherit+0xd0>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	429a      	cmp	r2, r3
 8005946:	d903      	bls.n	8005950 <xTaskPriorityDisinherit+0xa0>
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800594c:	4a0c      	ldr	r2, [pc, #48]	; (8005980 <xTaskPriorityDisinherit+0xd0>)
 800594e:	6013      	str	r3, [r2, #0]
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005954:	4613      	mov	r3, r2
 8005956:	009b      	lsls	r3, r3, #2
 8005958:	4413      	add	r3, r2
 800595a:	009b      	lsls	r3, r3, #2
 800595c:	4a09      	ldr	r2, [pc, #36]	; (8005984 <xTaskPriorityDisinherit+0xd4>)
 800595e:	441a      	add	r2, r3
 8005960:	693b      	ldr	r3, [r7, #16]
 8005962:	3304      	adds	r3, #4
 8005964:	4619      	mov	r1, r3
 8005966:	4610      	mov	r0, r2
 8005968:	f7fe fc21 	bl	80041ae <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800596c:	2301      	movs	r3, #1
 800596e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005970:	697b      	ldr	r3, [r7, #20]
	}
 8005972:	4618      	mov	r0, r3
 8005974:	3718      	adds	r7, #24
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}
 800597a:	bf00      	nop
 800597c:	200007f4 	.word	0x200007f4
 8005980:	20000cd0 	.word	0x20000cd0
 8005984:	200007f8 	.word	0x200007f8

08005988 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b084      	sub	sp, #16
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
 8005990:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005992:	4b21      	ldr	r3, [pc, #132]	; (8005a18 <prvAddCurrentTaskToDelayedList+0x90>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005998:	4b20      	ldr	r3, [pc, #128]	; (8005a1c <prvAddCurrentTaskToDelayedList+0x94>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	3304      	adds	r3, #4
 800599e:	4618      	mov	r0, r3
 80059a0:	f7fe fc62 	bl	8004268 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80059aa:	d10a      	bne.n	80059c2 <prvAddCurrentTaskToDelayedList+0x3a>
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d007      	beq.n	80059c2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80059b2:	4b1a      	ldr	r3, [pc, #104]	; (8005a1c <prvAddCurrentTaskToDelayedList+0x94>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	3304      	adds	r3, #4
 80059b8:	4619      	mov	r1, r3
 80059ba:	4819      	ldr	r0, [pc, #100]	; (8005a20 <prvAddCurrentTaskToDelayedList+0x98>)
 80059bc:	f7fe fbf7 	bl	80041ae <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80059c0:	e026      	b.n	8005a10 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80059c2:	68fa      	ldr	r2, [r7, #12]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	4413      	add	r3, r2
 80059c8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80059ca:	4b14      	ldr	r3, [pc, #80]	; (8005a1c <prvAddCurrentTaskToDelayedList+0x94>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	68ba      	ldr	r2, [r7, #8]
 80059d0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80059d2:	68ba      	ldr	r2, [r7, #8]
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	429a      	cmp	r2, r3
 80059d8:	d209      	bcs.n	80059ee <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80059da:	4b12      	ldr	r3, [pc, #72]	; (8005a24 <prvAddCurrentTaskToDelayedList+0x9c>)
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	4b0f      	ldr	r3, [pc, #60]	; (8005a1c <prvAddCurrentTaskToDelayedList+0x94>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	3304      	adds	r3, #4
 80059e4:	4619      	mov	r1, r3
 80059e6:	4610      	mov	r0, r2
 80059e8:	f7fe fc05 	bl	80041f6 <vListInsert>
}
 80059ec:	e010      	b.n	8005a10 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80059ee:	4b0e      	ldr	r3, [pc, #56]	; (8005a28 <prvAddCurrentTaskToDelayedList+0xa0>)
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	4b0a      	ldr	r3, [pc, #40]	; (8005a1c <prvAddCurrentTaskToDelayedList+0x94>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	3304      	adds	r3, #4
 80059f8:	4619      	mov	r1, r3
 80059fa:	4610      	mov	r0, r2
 80059fc:	f7fe fbfb 	bl	80041f6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005a00:	4b0a      	ldr	r3, [pc, #40]	; (8005a2c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	68ba      	ldr	r2, [r7, #8]
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d202      	bcs.n	8005a10 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005a0a:	4a08      	ldr	r2, [pc, #32]	; (8005a2c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	6013      	str	r3, [r2, #0]
}
 8005a10:	bf00      	nop
 8005a12:	3710      	adds	r7, #16
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}
 8005a18:	20000ccc 	.word	0x20000ccc
 8005a1c:	200007f4 	.word	0x200007f4
 8005a20:	20000cb4 	.word	0x20000cb4
 8005a24:	20000c84 	.word	0x20000c84
 8005a28:	20000c80 	.word	0x20000c80
 8005a2c:	20000ce8 	.word	0x20000ce8

08005a30 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b08a      	sub	sp, #40	; 0x28
 8005a34:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005a36:	2300      	movs	r3, #0
 8005a38:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005a3a:	f000 faff 	bl	800603c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005a3e:	4b1c      	ldr	r3, [pc, #112]	; (8005ab0 <xTimerCreateTimerTask+0x80>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d021      	beq.n	8005a8a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005a46:	2300      	movs	r3, #0
 8005a48:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005a4e:	1d3a      	adds	r2, r7, #4
 8005a50:	f107 0108 	add.w	r1, r7, #8
 8005a54:	f107 030c 	add.w	r3, r7, #12
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f7fe fb61 	bl	8004120 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005a5e:	6879      	ldr	r1, [r7, #4]
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	68fa      	ldr	r2, [r7, #12]
 8005a64:	9202      	str	r2, [sp, #8]
 8005a66:	9301      	str	r3, [sp, #4]
 8005a68:	2302      	movs	r3, #2
 8005a6a:	9300      	str	r3, [sp, #0]
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	460a      	mov	r2, r1
 8005a70:	4910      	ldr	r1, [pc, #64]	; (8005ab4 <xTimerCreateTimerTask+0x84>)
 8005a72:	4811      	ldr	r0, [pc, #68]	; (8005ab8 <xTimerCreateTimerTask+0x88>)
 8005a74:	f7ff f8f6 	bl	8004c64 <xTaskCreateStatic>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	4b10      	ldr	r3, [pc, #64]	; (8005abc <xTimerCreateTimerTask+0x8c>)
 8005a7c:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005a7e:	4b0f      	ldr	r3, [pc, #60]	; (8005abc <xTimerCreateTimerTask+0x8c>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d001      	beq.n	8005a8a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005a86:	2301      	movs	r3, #1
 8005a88:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d109      	bne.n	8005aa4 <xTimerCreateTimerTask+0x74>
 8005a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a94:	f383 8811 	msr	BASEPRI, r3
 8005a98:	f3bf 8f6f 	isb	sy
 8005a9c:	f3bf 8f4f 	dsb	sy
 8005aa0:	613b      	str	r3, [r7, #16]
 8005aa2:	e7fe      	b.n	8005aa2 <xTimerCreateTimerTask+0x72>
	return xReturn;
 8005aa4:	697b      	ldr	r3, [r7, #20]
}
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	3718      	adds	r7, #24
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}
 8005aae:	bf00      	nop
 8005ab0:	20000d24 	.word	0x20000d24
 8005ab4:	08006a3c 	.word	0x08006a3c
 8005ab8:	08005bf1 	.word	0x08005bf1
 8005abc:	20000d28 	.word	0x20000d28

08005ac0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b08a      	sub	sp, #40	; 0x28
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	60f8      	str	r0, [r7, #12]
 8005ac8:	60b9      	str	r1, [r7, #8]
 8005aca:	607a      	str	r2, [r7, #4]
 8005acc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d109      	bne.n	8005aec <xTimerGenericCommand+0x2c>
 8005ad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005adc:	f383 8811 	msr	BASEPRI, r3
 8005ae0:	f3bf 8f6f 	isb	sy
 8005ae4:	f3bf 8f4f 	dsb	sy
 8005ae8:	623b      	str	r3, [r7, #32]
 8005aea:	e7fe      	b.n	8005aea <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005aec:	4b19      	ldr	r3, [pc, #100]	; (8005b54 <xTimerGenericCommand+0x94>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d02a      	beq.n	8005b4a <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	2b05      	cmp	r3, #5
 8005b04:	dc18      	bgt.n	8005b38 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005b06:	f7ff feb5 	bl	8005874 <xTaskGetSchedulerState>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	2b02      	cmp	r3, #2
 8005b0e:	d109      	bne.n	8005b24 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005b10:	4b10      	ldr	r3, [pc, #64]	; (8005b54 <xTimerGenericCommand+0x94>)
 8005b12:	6818      	ldr	r0, [r3, #0]
 8005b14:	f107 0110 	add.w	r1, r7, #16
 8005b18:	2300      	movs	r3, #0
 8005b1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b1c:	f7fe fccc 	bl	80044b8 <xQueueGenericSend>
 8005b20:	6278      	str	r0, [r7, #36]	; 0x24
 8005b22:	e012      	b.n	8005b4a <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005b24:	4b0b      	ldr	r3, [pc, #44]	; (8005b54 <xTimerGenericCommand+0x94>)
 8005b26:	6818      	ldr	r0, [r3, #0]
 8005b28:	f107 0110 	add.w	r1, r7, #16
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	2200      	movs	r2, #0
 8005b30:	f7fe fcc2 	bl	80044b8 <xQueueGenericSend>
 8005b34:	6278      	str	r0, [r7, #36]	; 0x24
 8005b36:	e008      	b.n	8005b4a <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005b38:	4b06      	ldr	r3, [pc, #24]	; (8005b54 <xTimerGenericCommand+0x94>)
 8005b3a:	6818      	ldr	r0, [r3, #0]
 8005b3c:	f107 0110 	add.w	r1, r7, #16
 8005b40:	2300      	movs	r3, #0
 8005b42:	683a      	ldr	r2, [r7, #0]
 8005b44:	f7fe fdb2 	bl	80046ac <xQueueGenericSendFromISR>
 8005b48:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3728      	adds	r7, #40	; 0x28
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}
 8005b54:	20000d24 	.word	0x20000d24

08005b58 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b088      	sub	sp, #32
 8005b5c:	af02      	add	r7, sp, #8
 8005b5e:	6078      	str	r0, [r7, #4]
 8005b60:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b62:	4b22      	ldr	r3, [pc, #136]	; (8005bec <prvProcessExpiredTimer+0x94>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	68db      	ldr	r3, [r3, #12]
 8005b68:	68db      	ldr	r3, [r3, #12]
 8005b6a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	3304      	adds	r3, #4
 8005b70:	4618      	mov	r0, r3
 8005b72:	f7fe fb79 	bl	8004268 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005b7c:	f003 0304 	and.w	r3, r3, #4
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d021      	beq.n	8005bc8 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	699a      	ldr	r2, [r3, #24]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	18d1      	adds	r1, r2, r3
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	683a      	ldr	r2, [r7, #0]
 8005b90:	6978      	ldr	r0, [r7, #20]
 8005b92:	f000 f8d1 	bl	8005d38 <prvInsertTimerInActiveList>
 8005b96:	4603      	mov	r3, r0
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d01e      	beq.n	8005bda <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	9300      	str	r3, [sp, #0]
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	687a      	ldr	r2, [r7, #4]
 8005ba4:	2100      	movs	r1, #0
 8005ba6:	6978      	ldr	r0, [r7, #20]
 8005ba8:	f7ff ff8a 	bl	8005ac0 <xTimerGenericCommand>
 8005bac:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d112      	bne.n	8005bda <prvProcessExpiredTimer+0x82>
 8005bb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bb8:	f383 8811 	msr	BASEPRI, r3
 8005bbc:	f3bf 8f6f 	isb	sy
 8005bc0:	f3bf 8f4f 	dsb	sy
 8005bc4:	60fb      	str	r3, [r7, #12]
 8005bc6:	e7fe      	b.n	8005bc6 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005bce:	f023 0301 	bic.w	r3, r3, #1
 8005bd2:	b2da      	uxtb	r2, r3
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	6a1b      	ldr	r3, [r3, #32]
 8005bde:	6978      	ldr	r0, [r7, #20]
 8005be0:	4798      	blx	r3
}
 8005be2:	bf00      	nop
 8005be4:	3718      	adds	r7, #24
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}
 8005bea:	bf00      	nop
 8005bec:	20000d1c 	.word	0x20000d1c

08005bf0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b084      	sub	sp, #16
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005bf8:	f107 0308 	add.w	r3, r7, #8
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	f000 f857 	bl	8005cb0 <prvGetNextExpireTime>
 8005c02:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	4619      	mov	r1, r3
 8005c08:	68f8      	ldr	r0, [r7, #12]
 8005c0a:	f000 f803 	bl	8005c14 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005c0e:	f000 f8d5 	bl	8005dbc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005c12:	e7f1      	b.n	8005bf8 <prvTimerTask+0x8>

08005c14 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b084      	sub	sp, #16
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005c1e:	f7ff fa57 	bl	80050d0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005c22:	f107 0308 	add.w	r3, r7, #8
 8005c26:	4618      	mov	r0, r3
 8005c28:	f000 f866 	bl	8005cf8 <prvSampleTimeNow>
 8005c2c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d130      	bne.n	8005c96 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d10a      	bne.n	8005c50 <prvProcessTimerOrBlockTask+0x3c>
 8005c3a:	687a      	ldr	r2, [r7, #4]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	429a      	cmp	r2, r3
 8005c40:	d806      	bhi.n	8005c50 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005c42:	f7ff fa53 	bl	80050ec <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005c46:	68f9      	ldr	r1, [r7, #12]
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f7ff ff85 	bl	8005b58 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005c4e:	e024      	b.n	8005c9a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d008      	beq.n	8005c68 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005c56:	4b13      	ldr	r3, [pc, #76]	; (8005ca4 <prvProcessTimerOrBlockTask+0x90>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d101      	bne.n	8005c64 <prvProcessTimerOrBlockTask+0x50>
 8005c60:	2301      	movs	r3, #1
 8005c62:	e000      	b.n	8005c66 <prvProcessTimerOrBlockTask+0x52>
 8005c64:	2300      	movs	r3, #0
 8005c66:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005c68:	4b0f      	ldr	r3, [pc, #60]	; (8005ca8 <prvProcessTimerOrBlockTask+0x94>)
 8005c6a:	6818      	ldr	r0, [r3, #0]
 8005c6c:	687a      	ldr	r2, [r7, #4]
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	1ad3      	subs	r3, r2, r3
 8005c72:	683a      	ldr	r2, [r7, #0]
 8005c74:	4619      	mov	r1, r3
 8005c76:	f7fe ffc1 	bl	8004bfc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005c7a:	f7ff fa37 	bl	80050ec <xTaskResumeAll>
 8005c7e:	4603      	mov	r3, r0
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d10a      	bne.n	8005c9a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005c84:	4b09      	ldr	r3, [pc, #36]	; (8005cac <prvProcessTimerOrBlockTask+0x98>)
 8005c86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c8a:	601a      	str	r2, [r3, #0]
 8005c8c:	f3bf 8f4f 	dsb	sy
 8005c90:	f3bf 8f6f 	isb	sy
}
 8005c94:	e001      	b.n	8005c9a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005c96:	f7ff fa29 	bl	80050ec <xTaskResumeAll>
}
 8005c9a:	bf00      	nop
 8005c9c:	3710      	adds	r7, #16
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
 8005ca2:	bf00      	nop
 8005ca4:	20000d20 	.word	0x20000d20
 8005ca8:	20000d24 	.word	0x20000d24
 8005cac:	e000ed04 	.word	0xe000ed04

08005cb0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b085      	sub	sp, #20
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005cb8:	4b0e      	ldr	r3, [pc, #56]	; (8005cf4 <prvGetNextExpireTime+0x44>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d101      	bne.n	8005cc6 <prvGetNextExpireTime+0x16>
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	e000      	b.n	8005cc8 <prvGetNextExpireTime+0x18>
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d105      	bne.n	8005ce0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005cd4:	4b07      	ldr	r3, [pc, #28]	; (8005cf4 <prvGetNextExpireTime+0x44>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	68db      	ldr	r3, [r3, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	60fb      	str	r3, [r7, #12]
 8005cde:	e001      	b.n	8005ce4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
}
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	3714      	adds	r7, #20
 8005cea:	46bd      	mov	sp, r7
 8005cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf0:	4770      	bx	lr
 8005cf2:	bf00      	nop
 8005cf4:	20000d1c 	.word	0x20000d1c

08005cf8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b084      	sub	sp, #16
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005d00:	f7ff fa90 	bl	8005224 <xTaskGetTickCount>
 8005d04:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005d06:	4b0b      	ldr	r3, [pc, #44]	; (8005d34 <prvSampleTimeNow+0x3c>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	68fa      	ldr	r2, [r7, #12]
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d205      	bcs.n	8005d1c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005d10:	f000 f930 	bl	8005f74 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2201      	movs	r2, #1
 8005d18:	601a      	str	r2, [r3, #0]
 8005d1a:	e002      	b.n	8005d22 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005d22:	4a04      	ldr	r2, [pc, #16]	; (8005d34 <prvSampleTimeNow+0x3c>)
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005d28:	68fb      	ldr	r3, [r7, #12]
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3710      	adds	r7, #16
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	bf00      	nop
 8005d34:	20000d2c 	.word	0x20000d2c

08005d38 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b086      	sub	sp, #24
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	60f8      	str	r0, [r7, #12]
 8005d40:	60b9      	str	r1, [r7, #8]
 8005d42:	607a      	str	r2, [r7, #4]
 8005d44:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005d46:	2300      	movs	r3, #0
 8005d48:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	68ba      	ldr	r2, [r7, #8]
 8005d4e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	68fa      	ldr	r2, [r7, #12]
 8005d54:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005d56:	68ba      	ldr	r2, [r7, #8]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	429a      	cmp	r2, r3
 8005d5c:	d812      	bhi.n	8005d84 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d5e:	687a      	ldr	r2, [r7, #4]
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	1ad2      	subs	r2, r2, r3
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	699b      	ldr	r3, [r3, #24]
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	d302      	bcc.n	8005d72 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	617b      	str	r3, [r7, #20]
 8005d70:	e01b      	b.n	8005daa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005d72:	4b10      	ldr	r3, [pc, #64]	; (8005db4 <prvInsertTimerInActiveList+0x7c>)
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	3304      	adds	r3, #4
 8005d7a:	4619      	mov	r1, r3
 8005d7c:	4610      	mov	r0, r2
 8005d7e:	f7fe fa3a 	bl	80041f6 <vListInsert>
 8005d82:	e012      	b.n	8005daa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005d84:	687a      	ldr	r2, [r7, #4]
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	429a      	cmp	r2, r3
 8005d8a:	d206      	bcs.n	8005d9a <prvInsertTimerInActiveList+0x62>
 8005d8c:	68ba      	ldr	r2, [r7, #8]
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d302      	bcc.n	8005d9a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005d94:	2301      	movs	r3, #1
 8005d96:	617b      	str	r3, [r7, #20]
 8005d98:	e007      	b.n	8005daa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005d9a:	4b07      	ldr	r3, [pc, #28]	; (8005db8 <prvInsertTimerInActiveList+0x80>)
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	3304      	adds	r3, #4
 8005da2:	4619      	mov	r1, r3
 8005da4:	4610      	mov	r0, r2
 8005da6:	f7fe fa26 	bl	80041f6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005daa:	697b      	ldr	r3, [r7, #20]
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	3718      	adds	r7, #24
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bd80      	pop	{r7, pc}
 8005db4:	20000d20 	.word	0x20000d20
 8005db8:	20000d1c 	.word	0x20000d1c

08005dbc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b08e      	sub	sp, #56	; 0x38
 8005dc0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005dc2:	e0c6      	b.n	8005f52 <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	da17      	bge.n	8005dfa <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005dca:	1d3b      	adds	r3, r7, #4
 8005dcc:	3304      	adds	r3, #4
 8005dce:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d109      	bne.n	8005dea <prvProcessReceivedCommands+0x2e>
 8005dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dda:	f383 8811 	msr	BASEPRI, r3
 8005dde:	f3bf 8f6f 	isb	sy
 8005de2:	f3bf 8f4f 	dsb	sy
 8005de6:	61fb      	str	r3, [r7, #28]
 8005de8:	e7fe      	b.n	8005de8 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005df0:	6850      	ldr	r0, [r2, #4]
 8005df2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005df4:	6892      	ldr	r2, [r2, #8]
 8005df6:	4611      	mov	r1, r2
 8005df8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	f2c0 80a7 	blt.w	8005f50 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e08:	695b      	ldr	r3, [r3, #20]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d004      	beq.n	8005e18 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e10:	3304      	adds	r3, #4
 8005e12:	4618      	mov	r0, r3
 8005e14:	f7fe fa28 	bl	8004268 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005e18:	463b      	mov	r3, r7
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f7ff ff6c 	bl	8005cf8 <prvSampleTimeNow>
 8005e20:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2b09      	cmp	r3, #9
 8005e26:	f200 8094 	bhi.w	8005f52 <prvProcessReceivedCommands+0x196>
 8005e2a:	a201      	add	r2, pc, #4	; (adr r2, 8005e30 <prvProcessReceivedCommands+0x74>)
 8005e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e30:	08005e59 	.word	0x08005e59
 8005e34:	08005e59 	.word	0x08005e59
 8005e38:	08005e59 	.word	0x08005e59
 8005e3c:	08005ecb 	.word	0x08005ecb
 8005e40:	08005edf 	.word	0x08005edf
 8005e44:	08005f27 	.word	0x08005f27
 8005e48:	08005e59 	.word	0x08005e59
 8005e4c:	08005e59 	.word	0x08005e59
 8005e50:	08005ecb 	.word	0x08005ecb
 8005e54:	08005edf 	.word	0x08005edf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e5a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005e5e:	f043 0301 	orr.w	r3, r3, #1
 8005e62:	b2da      	uxtb	r2, r3
 8005e64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e66:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005e6a:	68ba      	ldr	r2, [r7, #8]
 8005e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e6e:	699b      	ldr	r3, [r3, #24]
 8005e70:	18d1      	adds	r1, r2, r3
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e76:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005e78:	f7ff ff5e 	bl	8005d38 <prvInsertTimerInActiveList>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d067      	beq.n	8005f52 <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e84:	6a1b      	ldr	r3, [r3, #32]
 8005e86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005e88:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005e8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005e90:	f003 0304 	and.w	r3, r3, #4
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d05c      	beq.n	8005f52 <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005e98:	68ba      	ldr	r2, [r7, #8]
 8005e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e9c:	699b      	ldr	r3, [r3, #24]
 8005e9e:	441a      	add	r2, r3
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	9300      	str	r3, [sp, #0]
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	2100      	movs	r1, #0
 8005ea8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005eaa:	f7ff fe09 	bl	8005ac0 <xTimerGenericCommand>
 8005eae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005eb0:	6a3b      	ldr	r3, [r7, #32]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d14d      	bne.n	8005f52 <prvProcessReceivedCommands+0x196>
 8005eb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eba:	f383 8811 	msr	BASEPRI, r3
 8005ebe:	f3bf 8f6f 	isb	sy
 8005ec2:	f3bf 8f4f 	dsb	sy
 8005ec6:	61bb      	str	r3, [r7, #24]
 8005ec8:	e7fe      	b.n	8005ec8 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005eca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ecc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005ed0:	f023 0301 	bic.w	r3, r3, #1
 8005ed4:	b2da      	uxtb	r2, r3
 8005ed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ed8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8005edc:	e039      	b.n	8005f52 <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ee0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005ee4:	f043 0301 	orr.w	r3, r3, #1
 8005ee8:	b2da      	uxtb	r2, r3
 8005eea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eec:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005ef0:	68ba      	ldr	r2, [r7, #8]
 8005ef2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ef4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005ef6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ef8:	699b      	ldr	r3, [r3, #24]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d109      	bne.n	8005f12 <prvProcessReceivedCommands+0x156>
 8005efe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f02:	f383 8811 	msr	BASEPRI, r3
 8005f06:	f3bf 8f6f 	isb	sy
 8005f0a:	f3bf 8f4f 	dsb	sy
 8005f0e:	617b      	str	r3, [r7, #20]
 8005f10:	e7fe      	b.n	8005f10 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005f12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f14:	699a      	ldr	r2, [r3, #24]
 8005f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f18:	18d1      	adds	r1, r2, r3
 8005f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f20:	f7ff ff0a 	bl	8005d38 <prvInsertTimerInActiveList>
					break;
 8005f24:	e015      	b.n	8005f52 <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005f26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f28:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f2c:	f003 0302 	and.w	r3, r3, #2
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d103      	bne.n	8005f3c <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 8005f34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f36:	f000 fbc5 	bl	80066c4 <vPortFree>
 8005f3a:	e00a      	b.n	8005f52 <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005f3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f3e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f42:	f023 0301 	bic.w	r3, r3, #1
 8005f46:	b2da      	uxtb	r2, r3
 8005f48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f4a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005f4e:	e000      	b.n	8005f52 <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005f50:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005f52:	4b07      	ldr	r3, [pc, #28]	; (8005f70 <prvProcessReceivedCommands+0x1b4>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	1d39      	adds	r1, r7, #4
 8005f58:	2200      	movs	r2, #0
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f7fe fc3a 	bl	80047d4 <xQueueReceive>
 8005f60:	4603      	mov	r3, r0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	f47f af2e 	bne.w	8005dc4 <prvProcessReceivedCommands+0x8>
	}
}
 8005f68:	bf00      	nop
 8005f6a:	3730      	adds	r7, #48	; 0x30
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}
 8005f70:	20000d24 	.word	0x20000d24

08005f74 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b088      	sub	sp, #32
 8005f78:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005f7a:	e047      	b.n	800600c <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005f7c:	4b2d      	ldr	r3, [pc, #180]	; (8006034 <prvSwitchTimerLists+0xc0>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	68db      	ldr	r3, [r3, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f86:	4b2b      	ldr	r3, [pc, #172]	; (8006034 <prvSwitchTimerLists+0xc0>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	68db      	ldr	r3, [r3, #12]
 8005f8c:	68db      	ldr	r3, [r3, #12]
 8005f8e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	3304      	adds	r3, #4
 8005f94:	4618      	mov	r0, r3
 8005f96:	f7fe f967 	bl	8004268 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	6a1b      	ldr	r3, [r3, #32]
 8005f9e:	68f8      	ldr	r0, [r7, #12]
 8005fa0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005fa8:	f003 0304 	and.w	r3, r3, #4
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d02d      	beq.n	800600c <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	699b      	ldr	r3, [r3, #24]
 8005fb4:	693a      	ldr	r2, [r7, #16]
 8005fb6:	4413      	add	r3, r2
 8005fb8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005fba:	68ba      	ldr	r2, [r7, #8]
 8005fbc:	693b      	ldr	r3, [r7, #16]
 8005fbe:	429a      	cmp	r2, r3
 8005fc0:	d90e      	bls.n	8005fe0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	68ba      	ldr	r2, [r7, #8]
 8005fc6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	68fa      	ldr	r2, [r7, #12]
 8005fcc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005fce:	4b19      	ldr	r3, [pc, #100]	; (8006034 <prvSwitchTimerLists+0xc0>)
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	3304      	adds	r3, #4
 8005fd6:	4619      	mov	r1, r3
 8005fd8:	4610      	mov	r0, r2
 8005fda:	f7fe f90c 	bl	80041f6 <vListInsert>
 8005fde:	e015      	b.n	800600c <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	9300      	str	r3, [sp, #0]
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	693a      	ldr	r2, [r7, #16]
 8005fe8:	2100      	movs	r1, #0
 8005fea:	68f8      	ldr	r0, [r7, #12]
 8005fec:	f7ff fd68 	bl	8005ac0 <xTimerGenericCommand>
 8005ff0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d109      	bne.n	800600c <prvSwitchTimerLists+0x98>
 8005ff8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ffc:	f383 8811 	msr	BASEPRI, r3
 8006000:	f3bf 8f6f 	isb	sy
 8006004:	f3bf 8f4f 	dsb	sy
 8006008:	603b      	str	r3, [r7, #0]
 800600a:	e7fe      	b.n	800600a <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800600c:	4b09      	ldr	r3, [pc, #36]	; (8006034 <prvSwitchTimerLists+0xc0>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d1b2      	bne.n	8005f7c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006016:	4b07      	ldr	r3, [pc, #28]	; (8006034 <prvSwitchTimerLists+0xc0>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800601c:	4b06      	ldr	r3, [pc, #24]	; (8006038 <prvSwitchTimerLists+0xc4>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a04      	ldr	r2, [pc, #16]	; (8006034 <prvSwitchTimerLists+0xc0>)
 8006022:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006024:	4a04      	ldr	r2, [pc, #16]	; (8006038 <prvSwitchTimerLists+0xc4>)
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	6013      	str	r3, [r2, #0]
}
 800602a:	bf00      	nop
 800602c:	3718      	adds	r7, #24
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
 8006032:	bf00      	nop
 8006034:	20000d1c 	.word	0x20000d1c
 8006038:	20000d20 	.word	0x20000d20

0800603c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b082      	sub	sp, #8
 8006040:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006042:	f000 f963 	bl	800630c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006046:	4b15      	ldr	r3, [pc, #84]	; (800609c <prvCheckForValidListAndQueue+0x60>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d120      	bne.n	8006090 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800604e:	4814      	ldr	r0, [pc, #80]	; (80060a0 <prvCheckForValidListAndQueue+0x64>)
 8006050:	f7fe f880 	bl	8004154 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006054:	4813      	ldr	r0, [pc, #76]	; (80060a4 <prvCheckForValidListAndQueue+0x68>)
 8006056:	f7fe f87d 	bl	8004154 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800605a:	4b13      	ldr	r3, [pc, #76]	; (80060a8 <prvCheckForValidListAndQueue+0x6c>)
 800605c:	4a10      	ldr	r2, [pc, #64]	; (80060a0 <prvCheckForValidListAndQueue+0x64>)
 800605e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006060:	4b12      	ldr	r3, [pc, #72]	; (80060ac <prvCheckForValidListAndQueue+0x70>)
 8006062:	4a10      	ldr	r2, [pc, #64]	; (80060a4 <prvCheckForValidListAndQueue+0x68>)
 8006064:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006066:	2300      	movs	r3, #0
 8006068:	9300      	str	r3, [sp, #0]
 800606a:	4b11      	ldr	r3, [pc, #68]	; (80060b0 <prvCheckForValidListAndQueue+0x74>)
 800606c:	4a11      	ldr	r2, [pc, #68]	; (80060b4 <prvCheckForValidListAndQueue+0x78>)
 800606e:	2110      	movs	r1, #16
 8006070:	200a      	movs	r0, #10
 8006072:	f7fe f98b 	bl	800438c <xQueueGenericCreateStatic>
 8006076:	4602      	mov	r2, r0
 8006078:	4b08      	ldr	r3, [pc, #32]	; (800609c <prvCheckForValidListAndQueue+0x60>)
 800607a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800607c:	4b07      	ldr	r3, [pc, #28]	; (800609c <prvCheckForValidListAndQueue+0x60>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d005      	beq.n	8006090 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006084:	4b05      	ldr	r3, [pc, #20]	; (800609c <prvCheckForValidListAndQueue+0x60>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	490b      	ldr	r1, [pc, #44]	; (80060b8 <prvCheckForValidListAndQueue+0x7c>)
 800608a:	4618      	mov	r0, r3
 800608c:	f7fe fd8e 	bl	8004bac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006090:	f000 f96a 	bl	8006368 <vPortExitCritical>
}
 8006094:	bf00      	nop
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}
 800609a:	bf00      	nop
 800609c:	20000d24 	.word	0x20000d24
 80060a0:	20000cf4 	.word	0x20000cf4
 80060a4:	20000d08 	.word	0x20000d08
 80060a8:	20000d1c 	.word	0x20000d1c
 80060ac:	20000d20 	.word	0x20000d20
 80060b0:	20000dd0 	.word	0x20000dd0
 80060b4:	20000d30 	.word	0x20000d30
 80060b8:	08006a44 	.word	0x08006a44

080060bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80060bc:	b480      	push	{r7}
 80060be:	b085      	sub	sp, #20
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	60f8      	str	r0, [r7, #12]
 80060c4:	60b9      	str	r1, [r7, #8]
 80060c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	3b04      	subs	r3, #4
 80060cc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80060d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	3b04      	subs	r3, #4
 80060da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	f023 0201 	bic.w	r2, r3, #1
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	3b04      	subs	r3, #4
 80060ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80060ec:	4a0c      	ldr	r2, [pc, #48]	; (8006120 <pxPortInitialiseStack+0x64>)
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	3b14      	subs	r3, #20
 80060f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80060f8:	687a      	ldr	r2, [r7, #4]
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	3b04      	subs	r3, #4
 8006102:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f06f 0202 	mvn.w	r2, #2
 800610a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	3b20      	subs	r3, #32
 8006110:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006112:	68fb      	ldr	r3, [r7, #12]
}
 8006114:	4618      	mov	r0, r3
 8006116:	3714      	adds	r7, #20
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr
 8006120:	08006125 	.word	0x08006125

08006124 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006124:	b480      	push	{r7}
 8006126:	b085      	sub	sp, #20
 8006128:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800612a:	2300      	movs	r3, #0
 800612c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800612e:	4b11      	ldr	r3, [pc, #68]	; (8006174 <prvTaskExitError+0x50>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006136:	d009      	beq.n	800614c <prvTaskExitError+0x28>
 8006138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800613c:	f383 8811 	msr	BASEPRI, r3
 8006140:	f3bf 8f6f 	isb	sy
 8006144:	f3bf 8f4f 	dsb	sy
 8006148:	60fb      	str	r3, [r7, #12]
 800614a:	e7fe      	b.n	800614a <prvTaskExitError+0x26>
 800614c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006150:	f383 8811 	msr	BASEPRI, r3
 8006154:	f3bf 8f6f 	isb	sy
 8006158:	f3bf 8f4f 	dsb	sy
 800615c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800615e:	bf00      	nop
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d0fc      	beq.n	8006160 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006166:	bf00      	nop
 8006168:	3714      	adds	r7, #20
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr
 8006172:	bf00      	nop
 8006174:	2000000c 	.word	0x2000000c
	...

08006180 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006180:	4b07      	ldr	r3, [pc, #28]	; (80061a0 <pxCurrentTCBConst2>)
 8006182:	6819      	ldr	r1, [r3, #0]
 8006184:	6808      	ldr	r0, [r1, #0]
 8006186:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800618a:	f380 8809 	msr	PSP, r0
 800618e:	f3bf 8f6f 	isb	sy
 8006192:	f04f 0000 	mov.w	r0, #0
 8006196:	f380 8811 	msr	BASEPRI, r0
 800619a:	4770      	bx	lr
 800619c:	f3af 8000 	nop.w

080061a0 <pxCurrentTCBConst2>:
 80061a0:	200007f4 	.word	0x200007f4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80061a4:	bf00      	nop
 80061a6:	bf00      	nop

080061a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80061a8:	4808      	ldr	r0, [pc, #32]	; (80061cc <prvPortStartFirstTask+0x24>)
 80061aa:	6800      	ldr	r0, [r0, #0]
 80061ac:	6800      	ldr	r0, [r0, #0]
 80061ae:	f380 8808 	msr	MSP, r0
 80061b2:	f04f 0000 	mov.w	r0, #0
 80061b6:	f380 8814 	msr	CONTROL, r0
 80061ba:	b662      	cpsie	i
 80061bc:	b661      	cpsie	f
 80061be:	f3bf 8f4f 	dsb	sy
 80061c2:	f3bf 8f6f 	isb	sy
 80061c6:	df00      	svc	0
 80061c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80061ca:	bf00      	nop
 80061cc:	e000ed08 	.word	0xe000ed08

080061d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b086      	sub	sp, #24
 80061d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80061d6:	4b44      	ldr	r3, [pc, #272]	; (80062e8 <xPortStartScheduler+0x118>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a44      	ldr	r2, [pc, #272]	; (80062ec <xPortStartScheduler+0x11c>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d109      	bne.n	80061f4 <xPortStartScheduler+0x24>
 80061e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061e4:	f383 8811 	msr	BASEPRI, r3
 80061e8:	f3bf 8f6f 	isb	sy
 80061ec:	f3bf 8f4f 	dsb	sy
 80061f0:	613b      	str	r3, [r7, #16]
 80061f2:	e7fe      	b.n	80061f2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80061f4:	4b3c      	ldr	r3, [pc, #240]	; (80062e8 <xPortStartScheduler+0x118>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a3d      	ldr	r2, [pc, #244]	; (80062f0 <xPortStartScheduler+0x120>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d109      	bne.n	8006212 <xPortStartScheduler+0x42>
 80061fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006202:	f383 8811 	msr	BASEPRI, r3
 8006206:	f3bf 8f6f 	isb	sy
 800620a:	f3bf 8f4f 	dsb	sy
 800620e:	60fb      	str	r3, [r7, #12]
 8006210:	e7fe      	b.n	8006210 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006212:	4b38      	ldr	r3, [pc, #224]	; (80062f4 <xPortStartScheduler+0x124>)
 8006214:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	781b      	ldrb	r3, [r3, #0]
 800621a:	b2db      	uxtb	r3, r3
 800621c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	22ff      	movs	r2, #255	; 0xff
 8006222:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	781b      	ldrb	r3, [r3, #0]
 8006228:	b2db      	uxtb	r3, r3
 800622a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800622c:	78fb      	ldrb	r3, [r7, #3]
 800622e:	b2db      	uxtb	r3, r3
 8006230:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006234:	b2da      	uxtb	r2, r3
 8006236:	4b30      	ldr	r3, [pc, #192]	; (80062f8 <xPortStartScheduler+0x128>)
 8006238:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800623a:	4b30      	ldr	r3, [pc, #192]	; (80062fc <xPortStartScheduler+0x12c>)
 800623c:	2207      	movs	r2, #7
 800623e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006240:	e009      	b.n	8006256 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8006242:	4b2e      	ldr	r3, [pc, #184]	; (80062fc <xPortStartScheduler+0x12c>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	3b01      	subs	r3, #1
 8006248:	4a2c      	ldr	r2, [pc, #176]	; (80062fc <xPortStartScheduler+0x12c>)
 800624a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800624c:	78fb      	ldrb	r3, [r7, #3]
 800624e:	b2db      	uxtb	r3, r3
 8006250:	005b      	lsls	r3, r3, #1
 8006252:	b2db      	uxtb	r3, r3
 8006254:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006256:	78fb      	ldrb	r3, [r7, #3]
 8006258:	b2db      	uxtb	r3, r3
 800625a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800625e:	2b80      	cmp	r3, #128	; 0x80
 8006260:	d0ef      	beq.n	8006242 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006262:	4b26      	ldr	r3, [pc, #152]	; (80062fc <xPortStartScheduler+0x12c>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f1c3 0307 	rsb	r3, r3, #7
 800626a:	2b04      	cmp	r3, #4
 800626c:	d009      	beq.n	8006282 <xPortStartScheduler+0xb2>
 800626e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006272:	f383 8811 	msr	BASEPRI, r3
 8006276:	f3bf 8f6f 	isb	sy
 800627a:	f3bf 8f4f 	dsb	sy
 800627e:	60bb      	str	r3, [r7, #8]
 8006280:	e7fe      	b.n	8006280 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006282:	4b1e      	ldr	r3, [pc, #120]	; (80062fc <xPortStartScheduler+0x12c>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	021b      	lsls	r3, r3, #8
 8006288:	4a1c      	ldr	r2, [pc, #112]	; (80062fc <xPortStartScheduler+0x12c>)
 800628a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800628c:	4b1b      	ldr	r3, [pc, #108]	; (80062fc <xPortStartScheduler+0x12c>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006294:	4a19      	ldr	r2, [pc, #100]	; (80062fc <xPortStartScheduler+0x12c>)
 8006296:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	b2da      	uxtb	r2, r3
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80062a0:	4b17      	ldr	r3, [pc, #92]	; (8006300 <xPortStartScheduler+0x130>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a16      	ldr	r2, [pc, #88]	; (8006300 <xPortStartScheduler+0x130>)
 80062a6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80062aa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80062ac:	4b14      	ldr	r3, [pc, #80]	; (8006300 <xPortStartScheduler+0x130>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a13      	ldr	r2, [pc, #76]	; (8006300 <xPortStartScheduler+0x130>)
 80062b2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80062b6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80062b8:	f000 f8d6 	bl	8006468 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80062bc:	4b11      	ldr	r3, [pc, #68]	; (8006304 <xPortStartScheduler+0x134>)
 80062be:	2200      	movs	r2, #0
 80062c0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80062c2:	f000 f8f5 	bl	80064b0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80062c6:	4b10      	ldr	r3, [pc, #64]	; (8006308 <xPortStartScheduler+0x138>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a0f      	ldr	r2, [pc, #60]	; (8006308 <xPortStartScheduler+0x138>)
 80062cc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80062d0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80062d2:	f7ff ff69 	bl	80061a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80062d6:	f7ff f86d 	bl	80053b4 <vTaskSwitchContext>
	prvTaskExitError();
 80062da:	f7ff ff23 	bl	8006124 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80062de:	2300      	movs	r3, #0
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3718      	adds	r7, #24
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd80      	pop	{r7, pc}
 80062e8:	e000ed00 	.word	0xe000ed00
 80062ec:	410fc271 	.word	0x410fc271
 80062f0:	410fc270 	.word	0x410fc270
 80062f4:	e000e400 	.word	0xe000e400
 80062f8:	20000e20 	.word	0x20000e20
 80062fc:	20000e24 	.word	0x20000e24
 8006300:	e000ed20 	.word	0xe000ed20
 8006304:	2000000c 	.word	0x2000000c
 8006308:	e000ef34 	.word	0xe000ef34

0800630c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800630c:	b480      	push	{r7}
 800630e:	b083      	sub	sp, #12
 8006310:	af00      	add	r7, sp, #0
 8006312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006316:	f383 8811 	msr	BASEPRI, r3
 800631a:	f3bf 8f6f 	isb	sy
 800631e:	f3bf 8f4f 	dsb	sy
 8006322:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006324:	4b0e      	ldr	r3, [pc, #56]	; (8006360 <vPortEnterCritical+0x54>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	3301      	adds	r3, #1
 800632a:	4a0d      	ldr	r2, [pc, #52]	; (8006360 <vPortEnterCritical+0x54>)
 800632c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800632e:	4b0c      	ldr	r3, [pc, #48]	; (8006360 <vPortEnterCritical+0x54>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	2b01      	cmp	r3, #1
 8006334:	d10e      	bne.n	8006354 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006336:	4b0b      	ldr	r3, [pc, #44]	; (8006364 <vPortEnterCritical+0x58>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	b2db      	uxtb	r3, r3
 800633c:	2b00      	cmp	r3, #0
 800633e:	d009      	beq.n	8006354 <vPortEnterCritical+0x48>
 8006340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006344:	f383 8811 	msr	BASEPRI, r3
 8006348:	f3bf 8f6f 	isb	sy
 800634c:	f3bf 8f4f 	dsb	sy
 8006350:	603b      	str	r3, [r7, #0]
 8006352:	e7fe      	b.n	8006352 <vPortEnterCritical+0x46>
	}
}
 8006354:	bf00      	nop
 8006356:	370c      	adds	r7, #12
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr
 8006360:	2000000c 	.word	0x2000000c
 8006364:	e000ed04 	.word	0xe000ed04

08006368 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006368:	b480      	push	{r7}
 800636a:	b083      	sub	sp, #12
 800636c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800636e:	4b11      	ldr	r3, [pc, #68]	; (80063b4 <vPortExitCritical+0x4c>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d109      	bne.n	800638a <vPortExitCritical+0x22>
 8006376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800637a:	f383 8811 	msr	BASEPRI, r3
 800637e:	f3bf 8f6f 	isb	sy
 8006382:	f3bf 8f4f 	dsb	sy
 8006386:	607b      	str	r3, [r7, #4]
 8006388:	e7fe      	b.n	8006388 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800638a:	4b0a      	ldr	r3, [pc, #40]	; (80063b4 <vPortExitCritical+0x4c>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	3b01      	subs	r3, #1
 8006390:	4a08      	ldr	r2, [pc, #32]	; (80063b4 <vPortExitCritical+0x4c>)
 8006392:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006394:	4b07      	ldr	r3, [pc, #28]	; (80063b4 <vPortExitCritical+0x4c>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d104      	bne.n	80063a6 <vPortExitCritical+0x3e>
 800639c:	2300      	movs	r3, #0
 800639e:	603b      	str	r3, [r7, #0]
	__asm volatile
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80063a6:	bf00      	nop
 80063a8:	370c      	adds	r7, #12
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr
 80063b2:	bf00      	nop
 80063b4:	2000000c 	.word	0x2000000c
	...

080063c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80063c0:	f3ef 8009 	mrs	r0, PSP
 80063c4:	f3bf 8f6f 	isb	sy
 80063c8:	4b15      	ldr	r3, [pc, #84]	; (8006420 <pxCurrentTCBConst>)
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	f01e 0f10 	tst.w	lr, #16
 80063d0:	bf08      	it	eq
 80063d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80063d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063da:	6010      	str	r0, [r2, #0]
 80063dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80063e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80063e4:	f380 8811 	msr	BASEPRI, r0
 80063e8:	f3bf 8f4f 	dsb	sy
 80063ec:	f3bf 8f6f 	isb	sy
 80063f0:	f7fe ffe0 	bl	80053b4 <vTaskSwitchContext>
 80063f4:	f04f 0000 	mov.w	r0, #0
 80063f8:	f380 8811 	msr	BASEPRI, r0
 80063fc:	bc09      	pop	{r0, r3}
 80063fe:	6819      	ldr	r1, [r3, #0]
 8006400:	6808      	ldr	r0, [r1, #0]
 8006402:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006406:	f01e 0f10 	tst.w	lr, #16
 800640a:	bf08      	it	eq
 800640c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006410:	f380 8809 	msr	PSP, r0
 8006414:	f3bf 8f6f 	isb	sy
 8006418:	4770      	bx	lr
 800641a:	bf00      	nop
 800641c:	f3af 8000 	nop.w

08006420 <pxCurrentTCBConst>:
 8006420:	200007f4 	.word	0x200007f4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006424:	bf00      	nop
 8006426:	bf00      	nop

08006428 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b082      	sub	sp, #8
 800642c:	af00      	add	r7, sp, #0
	__asm volatile
 800642e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006432:	f383 8811 	msr	BASEPRI, r3
 8006436:	f3bf 8f6f 	isb	sy
 800643a:	f3bf 8f4f 	dsb	sy
 800643e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006440:	f7fe ff00 	bl	8005244 <xTaskIncrementTick>
 8006444:	4603      	mov	r3, r0
 8006446:	2b00      	cmp	r3, #0
 8006448:	d003      	beq.n	8006452 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800644a:	4b06      	ldr	r3, [pc, #24]	; (8006464 <SysTick_Handler+0x3c>)
 800644c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006450:	601a      	str	r2, [r3, #0]
 8006452:	2300      	movs	r3, #0
 8006454:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800645c:	bf00      	nop
 800645e:	3708      	adds	r7, #8
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}
 8006464:	e000ed04 	.word	0xe000ed04

08006468 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006468:	b480      	push	{r7}
 800646a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800646c:	4b0b      	ldr	r3, [pc, #44]	; (800649c <vPortSetupTimerInterrupt+0x34>)
 800646e:	2200      	movs	r2, #0
 8006470:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006472:	4b0b      	ldr	r3, [pc, #44]	; (80064a0 <vPortSetupTimerInterrupt+0x38>)
 8006474:	2200      	movs	r2, #0
 8006476:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006478:	4b0a      	ldr	r3, [pc, #40]	; (80064a4 <vPortSetupTimerInterrupt+0x3c>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a0a      	ldr	r2, [pc, #40]	; (80064a8 <vPortSetupTimerInterrupt+0x40>)
 800647e:	fba2 2303 	umull	r2, r3, r2, r3
 8006482:	099b      	lsrs	r3, r3, #6
 8006484:	4a09      	ldr	r2, [pc, #36]	; (80064ac <vPortSetupTimerInterrupt+0x44>)
 8006486:	3b01      	subs	r3, #1
 8006488:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800648a:	4b04      	ldr	r3, [pc, #16]	; (800649c <vPortSetupTimerInterrupt+0x34>)
 800648c:	2207      	movs	r2, #7
 800648e:	601a      	str	r2, [r3, #0]
}
 8006490:	bf00      	nop
 8006492:	46bd      	mov	sp, r7
 8006494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006498:	4770      	bx	lr
 800649a:	bf00      	nop
 800649c:	e000e010 	.word	0xe000e010
 80064a0:	e000e018 	.word	0xe000e018
 80064a4:	20000000 	.word	0x20000000
 80064a8:	10624dd3 	.word	0x10624dd3
 80064ac:	e000e014 	.word	0xe000e014

080064b0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80064b0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80064c0 <vPortEnableVFP+0x10>
 80064b4:	6801      	ldr	r1, [r0, #0]
 80064b6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80064ba:	6001      	str	r1, [r0, #0]
 80064bc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80064be:	bf00      	nop
 80064c0:	e000ed88 	.word	0xe000ed88

080064c4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80064c4:	b480      	push	{r7}
 80064c6:	b085      	sub	sp, #20
 80064c8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80064ca:	f3ef 8305 	mrs	r3, IPSR
 80064ce:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	2b0f      	cmp	r3, #15
 80064d4:	d913      	bls.n	80064fe <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80064d6:	4a16      	ldr	r2, [pc, #88]	; (8006530 <vPortValidateInterruptPriority+0x6c>)
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	4413      	add	r3, r2
 80064dc:	781b      	ldrb	r3, [r3, #0]
 80064de:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80064e0:	4b14      	ldr	r3, [pc, #80]	; (8006534 <vPortValidateInterruptPriority+0x70>)
 80064e2:	781b      	ldrb	r3, [r3, #0]
 80064e4:	7afa      	ldrb	r2, [r7, #11]
 80064e6:	429a      	cmp	r2, r3
 80064e8:	d209      	bcs.n	80064fe <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 80064ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ee:	f383 8811 	msr	BASEPRI, r3
 80064f2:	f3bf 8f6f 	isb	sy
 80064f6:	f3bf 8f4f 	dsb	sy
 80064fa:	607b      	str	r3, [r7, #4]
 80064fc:	e7fe      	b.n	80064fc <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80064fe:	4b0e      	ldr	r3, [pc, #56]	; (8006538 <vPortValidateInterruptPriority+0x74>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006506:	4b0d      	ldr	r3, [pc, #52]	; (800653c <vPortValidateInterruptPriority+0x78>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	429a      	cmp	r2, r3
 800650c:	d909      	bls.n	8006522 <vPortValidateInterruptPriority+0x5e>
 800650e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006512:	f383 8811 	msr	BASEPRI, r3
 8006516:	f3bf 8f6f 	isb	sy
 800651a:	f3bf 8f4f 	dsb	sy
 800651e:	603b      	str	r3, [r7, #0]
 8006520:	e7fe      	b.n	8006520 <vPortValidateInterruptPriority+0x5c>
	}
 8006522:	bf00      	nop
 8006524:	3714      	adds	r7, #20
 8006526:	46bd      	mov	sp, r7
 8006528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652c:	4770      	bx	lr
 800652e:	bf00      	nop
 8006530:	e000e3f0 	.word	0xe000e3f0
 8006534:	20000e20 	.word	0x20000e20
 8006538:	e000ed0c 	.word	0xe000ed0c
 800653c:	20000e24 	.word	0x20000e24

08006540 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b08a      	sub	sp, #40	; 0x28
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006548:	2300      	movs	r3, #0
 800654a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800654c:	f7fe fdc0 	bl	80050d0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006550:	4b57      	ldr	r3, [pc, #348]	; (80066b0 <pvPortMalloc+0x170>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d101      	bne.n	800655c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006558:	f000 f90c 	bl	8006774 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800655c:	4b55      	ldr	r3, [pc, #340]	; (80066b4 <pvPortMalloc+0x174>)
 800655e:	681a      	ldr	r2, [r3, #0]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	4013      	ands	r3, r2
 8006564:	2b00      	cmp	r3, #0
 8006566:	f040 808c 	bne.w	8006682 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d01c      	beq.n	80065aa <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8006570:	2208      	movs	r2, #8
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	4413      	add	r3, r2
 8006576:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	f003 0307 	and.w	r3, r3, #7
 800657e:	2b00      	cmp	r3, #0
 8006580:	d013      	beq.n	80065aa <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	f023 0307 	bic.w	r3, r3, #7
 8006588:	3308      	adds	r3, #8
 800658a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	f003 0307 	and.w	r3, r3, #7
 8006592:	2b00      	cmp	r3, #0
 8006594:	d009      	beq.n	80065aa <pvPortMalloc+0x6a>
 8006596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800659a:	f383 8811 	msr	BASEPRI, r3
 800659e:	f3bf 8f6f 	isb	sy
 80065a2:	f3bf 8f4f 	dsb	sy
 80065a6:	617b      	str	r3, [r7, #20]
 80065a8:	e7fe      	b.n	80065a8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d068      	beq.n	8006682 <pvPortMalloc+0x142>
 80065b0:	4b41      	ldr	r3, [pc, #260]	; (80066b8 <pvPortMalloc+0x178>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	687a      	ldr	r2, [r7, #4]
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d863      	bhi.n	8006682 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80065ba:	4b40      	ldr	r3, [pc, #256]	; (80066bc <pvPortMalloc+0x17c>)
 80065bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80065be:	4b3f      	ldr	r3, [pc, #252]	; (80066bc <pvPortMalloc+0x17c>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80065c4:	e004      	b.n	80065d0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80065c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80065ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80065d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	687a      	ldr	r2, [r7, #4]
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d903      	bls.n	80065e2 <pvPortMalloc+0xa2>
 80065da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d1f1      	bne.n	80065c6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80065e2:	4b33      	ldr	r3, [pc, #204]	; (80066b0 <pvPortMalloc+0x170>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065e8:	429a      	cmp	r2, r3
 80065ea:	d04a      	beq.n	8006682 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80065ec:	6a3b      	ldr	r3, [r7, #32]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	2208      	movs	r2, #8
 80065f2:	4413      	add	r3, r2
 80065f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80065f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	6a3b      	ldr	r3, [r7, #32]
 80065fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80065fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006600:	685a      	ldr	r2, [r3, #4]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	1ad2      	subs	r2, r2, r3
 8006606:	2308      	movs	r3, #8
 8006608:	005b      	lsls	r3, r3, #1
 800660a:	429a      	cmp	r2, r3
 800660c:	d91e      	bls.n	800664c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800660e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	4413      	add	r3, r2
 8006614:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006616:	69bb      	ldr	r3, [r7, #24]
 8006618:	f003 0307 	and.w	r3, r3, #7
 800661c:	2b00      	cmp	r3, #0
 800661e:	d009      	beq.n	8006634 <pvPortMalloc+0xf4>
 8006620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006624:	f383 8811 	msr	BASEPRI, r3
 8006628:	f3bf 8f6f 	isb	sy
 800662c:	f3bf 8f4f 	dsb	sy
 8006630:	613b      	str	r3, [r7, #16]
 8006632:	e7fe      	b.n	8006632 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006636:	685a      	ldr	r2, [r3, #4]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	1ad2      	subs	r2, r2, r3
 800663c:	69bb      	ldr	r3, [r7, #24]
 800663e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006642:	687a      	ldr	r2, [r7, #4]
 8006644:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006646:	69b8      	ldr	r0, [r7, #24]
 8006648:	f000 f8f6 	bl	8006838 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800664c:	4b1a      	ldr	r3, [pc, #104]	; (80066b8 <pvPortMalloc+0x178>)
 800664e:	681a      	ldr	r2, [r3, #0]
 8006650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	1ad3      	subs	r3, r2, r3
 8006656:	4a18      	ldr	r2, [pc, #96]	; (80066b8 <pvPortMalloc+0x178>)
 8006658:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800665a:	4b17      	ldr	r3, [pc, #92]	; (80066b8 <pvPortMalloc+0x178>)
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	4b18      	ldr	r3, [pc, #96]	; (80066c0 <pvPortMalloc+0x180>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	429a      	cmp	r2, r3
 8006664:	d203      	bcs.n	800666e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006666:	4b14      	ldr	r3, [pc, #80]	; (80066b8 <pvPortMalloc+0x178>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4a15      	ldr	r2, [pc, #84]	; (80066c0 <pvPortMalloc+0x180>)
 800666c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800666e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006670:	685a      	ldr	r2, [r3, #4]
 8006672:	4b10      	ldr	r3, [pc, #64]	; (80066b4 <pvPortMalloc+0x174>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	431a      	orrs	r2, r3
 8006678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800667a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800667c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800667e:	2200      	movs	r2, #0
 8006680:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006682:	f7fe fd33 	bl	80050ec <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006686:	69fb      	ldr	r3, [r7, #28]
 8006688:	f003 0307 	and.w	r3, r3, #7
 800668c:	2b00      	cmp	r3, #0
 800668e:	d009      	beq.n	80066a4 <pvPortMalloc+0x164>
 8006690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006694:	f383 8811 	msr	BASEPRI, r3
 8006698:	f3bf 8f6f 	isb	sy
 800669c:	f3bf 8f4f 	dsb	sy
 80066a0:	60fb      	str	r3, [r7, #12]
 80066a2:	e7fe      	b.n	80066a2 <pvPortMalloc+0x162>
	return pvReturn;
 80066a4:	69fb      	ldr	r3, [r7, #28]
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3728      	adds	r7, #40	; 0x28
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
 80066ae:	bf00      	nop
 80066b0:	20004a30 	.word	0x20004a30
 80066b4:	20004a3c 	.word	0x20004a3c
 80066b8:	20004a34 	.word	0x20004a34
 80066bc:	20004a28 	.word	0x20004a28
 80066c0:	20004a38 	.word	0x20004a38

080066c4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b086      	sub	sp, #24
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d046      	beq.n	8006764 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80066d6:	2308      	movs	r3, #8
 80066d8:	425b      	negs	r3, r3
 80066da:	697a      	ldr	r2, [r7, #20]
 80066dc:	4413      	add	r3, r2
 80066de:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	685a      	ldr	r2, [r3, #4]
 80066e8:	4b20      	ldr	r3, [pc, #128]	; (800676c <vPortFree+0xa8>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4013      	ands	r3, r2
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d109      	bne.n	8006706 <vPortFree+0x42>
 80066f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066f6:	f383 8811 	msr	BASEPRI, r3
 80066fa:	f3bf 8f6f 	isb	sy
 80066fe:	f3bf 8f4f 	dsb	sy
 8006702:	60fb      	str	r3, [r7, #12]
 8006704:	e7fe      	b.n	8006704 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d009      	beq.n	8006722 <vPortFree+0x5e>
 800670e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006712:	f383 8811 	msr	BASEPRI, r3
 8006716:	f3bf 8f6f 	isb	sy
 800671a:	f3bf 8f4f 	dsb	sy
 800671e:	60bb      	str	r3, [r7, #8]
 8006720:	e7fe      	b.n	8006720 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	685a      	ldr	r2, [r3, #4]
 8006726:	4b11      	ldr	r3, [pc, #68]	; (800676c <vPortFree+0xa8>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4013      	ands	r3, r2
 800672c:	2b00      	cmp	r3, #0
 800672e:	d019      	beq.n	8006764 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d115      	bne.n	8006764 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	685a      	ldr	r2, [r3, #4]
 800673c:	4b0b      	ldr	r3, [pc, #44]	; (800676c <vPortFree+0xa8>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	43db      	mvns	r3, r3
 8006742:	401a      	ands	r2, r3
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006748:	f7fe fcc2 	bl	80050d0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800674c:	693b      	ldr	r3, [r7, #16]
 800674e:	685a      	ldr	r2, [r3, #4]
 8006750:	4b07      	ldr	r3, [pc, #28]	; (8006770 <vPortFree+0xac>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4413      	add	r3, r2
 8006756:	4a06      	ldr	r2, [pc, #24]	; (8006770 <vPortFree+0xac>)
 8006758:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800675a:	6938      	ldr	r0, [r7, #16]
 800675c:	f000 f86c 	bl	8006838 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006760:	f7fe fcc4 	bl	80050ec <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006764:	bf00      	nop
 8006766:	3718      	adds	r7, #24
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}
 800676c:	20004a3c 	.word	0x20004a3c
 8006770:	20004a34 	.word	0x20004a34

08006774 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006774:	b480      	push	{r7}
 8006776:	b085      	sub	sp, #20
 8006778:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800677a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800677e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006780:	4b27      	ldr	r3, [pc, #156]	; (8006820 <prvHeapInit+0xac>)
 8006782:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f003 0307 	and.w	r3, r3, #7
 800678a:	2b00      	cmp	r3, #0
 800678c:	d00c      	beq.n	80067a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	3307      	adds	r3, #7
 8006792:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f023 0307 	bic.w	r3, r3, #7
 800679a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800679c:	68ba      	ldr	r2, [r7, #8]
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	1ad3      	subs	r3, r2, r3
 80067a2:	4a1f      	ldr	r2, [pc, #124]	; (8006820 <prvHeapInit+0xac>)
 80067a4:	4413      	add	r3, r2
 80067a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80067ac:	4a1d      	ldr	r2, [pc, #116]	; (8006824 <prvHeapInit+0xb0>)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80067b2:	4b1c      	ldr	r3, [pc, #112]	; (8006824 <prvHeapInit+0xb0>)
 80067b4:	2200      	movs	r2, #0
 80067b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	68ba      	ldr	r2, [r7, #8]
 80067bc:	4413      	add	r3, r2
 80067be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80067c0:	2208      	movs	r2, #8
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	1a9b      	subs	r3, r3, r2
 80067c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f023 0307 	bic.w	r3, r3, #7
 80067ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	4a15      	ldr	r2, [pc, #84]	; (8006828 <prvHeapInit+0xb4>)
 80067d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80067d6:	4b14      	ldr	r3, [pc, #80]	; (8006828 <prvHeapInit+0xb4>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	2200      	movs	r2, #0
 80067dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80067de:	4b12      	ldr	r3, [pc, #72]	; (8006828 <prvHeapInit+0xb4>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	2200      	movs	r2, #0
 80067e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	68fa      	ldr	r2, [r7, #12]
 80067ee:	1ad2      	subs	r2, r2, r3
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80067f4:	4b0c      	ldr	r3, [pc, #48]	; (8006828 <prvHeapInit+0xb4>)
 80067f6:	681a      	ldr	r2, [r3, #0]
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	4a0a      	ldr	r2, [pc, #40]	; (800682c <prvHeapInit+0xb8>)
 8006802:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	685b      	ldr	r3, [r3, #4]
 8006808:	4a09      	ldr	r2, [pc, #36]	; (8006830 <prvHeapInit+0xbc>)
 800680a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800680c:	4b09      	ldr	r3, [pc, #36]	; (8006834 <prvHeapInit+0xc0>)
 800680e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006812:	601a      	str	r2, [r3, #0]
}
 8006814:	bf00      	nop
 8006816:	3714      	adds	r7, #20
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr
 8006820:	20000e28 	.word	0x20000e28
 8006824:	20004a28 	.word	0x20004a28
 8006828:	20004a30 	.word	0x20004a30
 800682c:	20004a38 	.word	0x20004a38
 8006830:	20004a34 	.word	0x20004a34
 8006834:	20004a3c 	.word	0x20004a3c

08006838 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006838:	b480      	push	{r7}
 800683a:	b085      	sub	sp, #20
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006840:	4b28      	ldr	r3, [pc, #160]	; (80068e4 <prvInsertBlockIntoFreeList+0xac>)
 8006842:	60fb      	str	r3, [r7, #12]
 8006844:	e002      	b.n	800684c <prvInsertBlockIntoFreeList+0x14>
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	60fb      	str	r3, [r7, #12]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	687a      	ldr	r2, [r7, #4]
 8006852:	429a      	cmp	r2, r3
 8006854:	d8f7      	bhi.n	8006846 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	68ba      	ldr	r2, [r7, #8]
 8006860:	4413      	add	r3, r2
 8006862:	687a      	ldr	r2, [r7, #4]
 8006864:	429a      	cmp	r2, r3
 8006866:	d108      	bne.n	800687a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	685a      	ldr	r2, [r3, #4]
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	441a      	add	r2, r3
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	685b      	ldr	r3, [r3, #4]
 8006882:	68ba      	ldr	r2, [r7, #8]
 8006884:	441a      	add	r2, r3
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	429a      	cmp	r2, r3
 800688c:	d118      	bne.n	80068c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681a      	ldr	r2, [r3, #0]
 8006892:	4b15      	ldr	r3, [pc, #84]	; (80068e8 <prvInsertBlockIntoFreeList+0xb0>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	429a      	cmp	r2, r3
 8006898:	d00d      	beq.n	80068b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	685a      	ldr	r2, [r3, #4]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	685b      	ldr	r3, [r3, #4]
 80068a4:	441a      	add	r2, r3
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	681a      	ldr	r2, [r3, #0]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	601a      	str	r2, [r3, #0]
 80068b4:	e008      	b.n	80068c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80068b6:	4b0c      	ldr	r3, [pc, #48]	; (80068e8 <prvInsertBlockIntoFreeList+0xb0>)
 80068b8:	681a      	ldr	r2, [r3, #0]
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	601a      	str	r2, [r3, #0]
 80068be:	e003      	b.n	80068c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681a      	ldr	r2, [r3, #0]
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80068c8:	68fa      	ldr	r2, [r7, #12]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	429a      	cmp	r2, r3
 80068ce:	d002      	beq.n	80068d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	687a      	ldr	r2, [r7, #4]
 80068d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80068d6:	bf00      	nop
 80068d8:	3714      	adds	r7, #20
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr
 80068e2:	bf00      	nop
 80068e4:	20004a28 	.word	0x20004a28
 80068e8:	20004a30 	.word	0x20004a30

080068ec <_ZdlPvj>:
 80068ec:	f000 b800 	b.w	80068f0 <_ZdlPv>

080068f0 <_ZdlPv>:
 80068f0:	f000 b824 	b.w	800693c <free>

080068f4 <__libc_init_array>:
 80068f4:	b570      	push	{r4, r5, r6, lr}
 80068f6:	4e0d      	ldr	r6, [pc, #52]	; (800692c <__libc_init_array+0x38>)
 80068f8:	4c0d      	ldr	r4, [pc, #52]	; (8006930 <__libc_init_array+0x3c>)
 80068fa:	1ba4      	subs	r4, r4, r6
 80068fc:	10a4      	asrs	r4, r4, #2
 80068fe:	2500      	movs	r5, #0
 8006900:	42a5      	cmp	r5, r4
 8006902:	d109      	bne.n	8006918 <__libc_init_array+0x24>
 8006904:	4e0b      	ldr	r6, [pc, #44]	; (8006934 <__libc_init_array+0x40>)
 8006906:	4c0c      	ldr	r4, [pc, #48]	; (8006938 <__libc_init_array+0x44>)
 8006908:	f000 f884 	bl	8006a14 <_init>
 800690c:	1ba4      	subs	r4, r4, r6
 800690e:	10a4      	asrs	r4, r4, #2
 8006910:	2500      	movs	r5, #0
 8006912:	42a5      	cmp	r5, r4
 8006914:	d105      	bne.n	8006922 <__libc_init_array+0x2e>
 8006916:	bd70      	pop	{r4, r5, r6, pc}
 8006918:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800691c:	4798      	blx	r3
 800691e:	3501      	adds	r5, #1
 8006920:	e7ee      	b.n	8006900 <__libc_init_array+0xc>
 8006922:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006926:	4798      	blx	r3
 8006928:	3501      	adds	r5, #1
 800692a:	e7f2      	b.n	8006912 <__libc_init_array+0x1e>
 800692c:	08006a7c 	.word	0x08006a7c
 8006930:	08006a7c 	.word	0x08006a7c
 8006934:	08006a7c 	.word	0x08006a7c
 8006938:	08006a84 	.word	0x08006a84

0800693c <free>:
 800693c:	4b02      	ldr	r3, [pc, #8]	; (8006948 <free+0xc>)
 800693e:	4601      	mov	r1, r0
 8006940:	6818      	ldr	r0, [r3, #0]
 8006942:	f000 b817 	b.w	8006974 <_free_r>
 8006946:	bf00      	nop
 8006948:	20000010 	.word	0x20000010

0800694c <memcpy>:
 800694c:	b510      	push	{r4, lr}
 800694e:	1e43      	subs	r3, r0, #1
 8006950:	440a      	add	r2, r1
 8006952:	4291      	cmp	r1, r2
 8006954:	d100      	bne.n	8006958 <memcpy+0xc>
 8006956:	bd10      	pop	{r4, pc}
 8006958:	f811 4b01 	ldrb.w	r4, [r1], #1
 800695c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006960:	e7f7      	b.n	8006952 <memcpy+0x6>

08006962 <memset>:
 8006962:	4402      	add	r2, r0
 8006964:	4603      	mov	r3, r0
 8006966:	4293      	cmp	r3, r2
 8006968:	d100      	bne.n	800696c <memset+0xa>
 800696a:	4770      	bx	lr
 800696c:	f803 1b01 	strb.w	r1, [r3], #1
 8006970:	e7f9      	b.n	8006966 <memset+0x4>
	...

08006974 <_free_r>:
 8006974:	b538      	push	{r3, r4, r5, lr}
 8006976:	4605      	mov	r5, r0
 8006978:	2900      	cmp	r1, #0
 800697a:	d045      	beq.n	8006a08 <_free_r+0x94>
 800697c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006980:	1f0c      	subs	r4, r1, #4
 8006982:	2b00      	cmp	r3, #0
 8006984:	bfb8      	it	lt
 8006986:	18e4      	addlt	r4, r4, r3
 8006988:	f000 f842 	bl	8006a10 <__malloc_lock>
 800698c:	4a1f      	ldr	r2, [pc, #124]	; (8006a0c <_free_r+0x98>)
 800698e:	6813      	ldr	r3, [r2, #0]
 8006990:	4610      	mov	r0, r2
 8006992:	b933      	cbnz	r3, 80069a2 <_free_r+0x2e>
 8006994:	6063      	str	r3, [r4, #4]
 8006996:	6014      	str	r4, [r2, #0]
 8006998:	4628      	mov	r0, r5
 800699a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800699e:	f000 b838 	b.w	8006a12 <__malloc_unlock>
 80069a2:	42a3      	cmp	r3, r4
 80069a4:	d90c      	bls.n	80069c0 <_free_r+0x4c>
 80069a6:	6821      	ldr	r1, [r4, #0]
 80069a8:	1862      	adds	r2, r4, r1
 80069aa:	4293      	cmp	r3, r2
 80069ac:	bf04      	itt	eq
 80069ae:	681a      	ldreq	r2, [r3, #0]
 80069b0:	685b      	ldreq	r3, [r3, #4]
 80069b2:	6063      	str	r3, [r4, #4]
 80069b4:	bf04      	itt	eq
 80069b6:	1852      	addeq	r2, r2, r1
 80069b8:	6022      	streq	r2, [r4, #0]
 80069ba:	6004      	str	r4, [r0, #0]
 80069bc:	e7ec      	b.n	8006998 <_free_r+0x24>
 80069be:	4613      	mov	r3, r2
 80069c0:	685a      	ldr	r2, [r3, #4]
 80069c2:	b10a      	cbz	r2, 80069c8 <_free_r+0x54>
 80069c4:	42a2      	cmp	r2, r4
 80069c6:	d9fa      	bls.n	80069be <_free_r+0x4a>
 80069c8:	6819      	ldr	r1, [r3, #0]
 80069ca:	1858      	adds	r0, r3, r1
 80069cc:	42a0      	cmp	r0, r4
 80069ce:	d10b      	bne.n	80069e8 <_free_r+0x74>
 80069d0:	6820      	ldr	r0, [r4, #0]
 80069d2:	4401      	add	r1, r0
 80069d4:	1858      	adds	r0, r3, r1
 80069d6:	4282      	cmp	r2, r0
 80069d8:	6019      	str	r1, [r3, #0]
 80069da:	d1dd      	bne.n	8006998 <_free_r+0x24>
 80069dc:	6810      	ldr	r0, [r2, #0]
 80069de:	6852      	ldr	r2, [r2, #4]
 80069e0:	605a      	str	r2, [r3, #4]
 80069e2:	4401      	add	r1, r0
 80069e4:	6019      	str	r1, [r3, #0]
 80069e6:	e7d7      	b.n	8006998 <_free_r+0x24>
 80069e8:	d902      	bls.n	80069f0 <_free_r+0x7c>
 80069ea:	230c      	movs	r3, #12
 80069ec:	602b      	str	r3, [r5, #0]
 80069ee:	e7d3      	b.n	8006998 <_free_r+0x24>
 80069f0:	6820      	ldr	r0, [r4, #0]
 80069f2:	1821      	adds	r1, r4, r0
 80069f4:	428a      	cmp	r2, r1
 80069f6:	bf04      	itt	eq
 80069f8:	6811      	ldreq	r1, [r2, #0]
 80069fa:	6852      	ldreq	r2, [r2, #4]
 80069fc:	6062      	str	r2, [r4, #4]
 80069fe:	bf04      	itt	eq
 8006a00:	1809      	addeq	r1, r1, r0
 8006a02:	6021      	streq	r1, [r4, #0]
 8006a04:	605c      	str	r4, [r3, #4]
 8006a06:	e7c7      	b.n	8006998 <_free_r+0x24>
 8006a08:	bd38      	pop	{r3, r4, r5, pc}
 8006a0a:	bf00      	nop
 8006a0c:	20004a40 	.word	0x20004a40

08006a10 <__malloc_lock>:
 8006a10:	4770      	bx	lr

08006a12 <__malloc_unlock>:
 8006a12:	4770      	bx	lr

08006a14 <_init>:
 8006a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a16:	bf00      	nop
 8006a18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a1a:	bc08      	pop	{r3}
 8006a1c:	469e      	mov	lr, r3
 8006a1e:	4770      	bx	lr

08006a20 <_fini>:
 8006a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a22:	bf00      	nop
 8006a24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a26:	bc08      	pop	{r3}
 8006a28:	469e      	mov	lr, r3
 8006a2a:	4770      	bx	lr
