// Seed: 1372564101
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    output id_3,
    input id_4,
    output logic id_5,
    input id_6
);
  logic id_7;
  assign id_5 = id_6 - 1;
endmodule
