

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 300.0:300.0:300.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 300000000.000000:300000000.000000:300000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000333333333333:0.00000000333333333333:0.00000000333333333333:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
af1dc9a4a824acc557ee292a621d8abf  /home/minigrim0/Documents/Lab_2/power_sim/bfs.gpu
Extracting PTX file and ptxas options    1: bfs.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/bfs.gpu
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/bfs.gpu
10.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/bfs.gpu
Running md5sum using "md5sum /home/minigrim0/Documents/Lab_2/power_sim/bfs.gpu "
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/bfs.gpu
Extracting specific PTX file named bfs.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x56108e225fa6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bfs.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bfs.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=10, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=21, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x56108e225dbf, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266178..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266170..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266168..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266160..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266158..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266150..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc28266200..

GPGPU-Sim PTX: cudaLaunch for 0x0x56108e225dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (bfs.1.sm_30.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (bfs.1.sm_30.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (bfs.1.sm_30.ptx:60) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x158 (bfs.1.sm_30.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (bfs.1.sm_30.ptx:93) add.s64 %rd31, %rd31, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (bfs.1.sm_30.ptx:97) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5273
gpu_sim_insn = 1245360
gpu_ipc =     236.1767
gpu_tot_sim_cycle = 5273
gpu_tot_sim_insn = 1245360
gpu_tot_ipc =     236.1767
gpu_tot_issued_cta = 128
gpu_occupancy = 55.5571% 
gpu_tot_occupancy = 55.5571% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1140
partiton_level_parallism_total  =       0.1140
partiton_level_parallism_util =       1.2760
partiton_level_parallism_util_total  =       1.2760
L2_BW  =       4.2292 GB/Sec
L2_BW_total  =       4.2292 GB/Sec
gpu_total_sim_rate=1245360

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22624
	L1I_total_cache_misses = 1440
	L1I_total_cache_miss_rate = 0.0636
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 155, Miss = 51, Miss_rate = 0.329, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[8]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[9]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[11]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_total_cache_accesses = 2107
	L1D_total_cache_misses = 539
	L1D_total_cache_miss_rate = 0.2558
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0335
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13856
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21184
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
207, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 
gpgpu_n_tot_thrd_icount = 1316704
gpgpu_n_tot_w_icount = 41147
gpgpu_n_stall_shd_mem = 3103
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12498	W0_Idle:19149	W0_Scoreboard:18686	W1:187	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:20667	WS1:20480	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83680 {40:2092,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 7360 {40:184,}
maxmflatency = 252 
max_icnt2mem_latency = 44 
maxmrqlatency = 7 
max_icnt2sh_latency = 19 
averagemflatency = 133 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:10 	9 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28 	27 	6 	540 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1959 	154 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1240         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 26/6 = 4.333333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        252         0         0       172       144       148       135       172         0         0         0         0       132         0         0       172
dram[1]:          0         0         0         0       146       148       135       134         0         0       132         0         0         0         0         0
dram[2]:          0       172         0         0       135       243       134       135         0       172         0       172         0       132         0         0
dram[3]:          0         0         0         0       136       147       132       132         0       172       132       132       132         0         0         0
dram[4]:          0         0         0         0       147       145       172       138         0         0         0         0         0         0       172         0
dram[5]:        172         0       172         0       150       145       132       135       172       172         0       172         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16238 n_nop=16217 n_act=4 n_pre=3 n_ref_event=94629129199184 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001724
n_activity=196 dram_eff=0.1429
bk0: 14a 16134i bk1: 0a 16235i bk2: 0a 16235i bk3: 0a 16236i bk4: 0a 16236i bk5: 0a 16238i bk6: 0a 16238i bk7: 0a 16238i bk8: 0a 16238i bk9: 0a 16238i bk10: 0a 16238i bk11: 0a 16238i bk12: 0a 16238i bk13: 0a 16240i bk14: 0a 16240i bk15: 0a 16241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674195
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001724 
total_CMD = 16238 
util_bw = 28 
Wasted_Col = 58 
Wasted_Row = 36 
Idle = 16116 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16238 
n_nop = 16217 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 94629129199184 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 14 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.000862 
Either_Row_CoL_Bus_Util = 0.001293 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0113314
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16238 n_nop=16229 n_act=1 n_pre=0 n_ref_event=4560869750798743682 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009853
n_activity=61 dram_eff=0.2623
bk0: 8a 16220i bk1: 0a 16238i bk2: 0a 16238i bk3: 0a 16238i bk4: 0a 16238i bk5: 0a 16238i bk6: 0a 16238i bk7: 0a 16238i bk8: 0a 16238i bk9: 0a 16238i bk10: 0a 16238i bk11: 0a 16238i bk12: 0a 16238i bk13: 0a 16238i bk14: 0a 16238i bk15: 0a 16238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000985 
total_CMD = 16238 
util_bw = 16 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 16207 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16238 
n_nop = 16229 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 4560869750798743682 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000493 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00184752
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16238 n_nop=16233 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004927
n_activity=40 dram_eff=0.2
bk0: 0a 16238i bk1: 0a 16239i bk2: 0a 16239i bk3: 0a 16239i bk4: 0a 16239i bk5: 4a 16220i bk6: 0a 16237i bk7: 0a 16237i bk8: 0a 16237i bk9: 0a 16237i bk10: 0a 16237i bk11: 0a 16238i bk12: 0a 16238i bk13: 0a 16238i bk14: 0a 16238i bk15: 0a 16238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000493 
total_CMD = 16238 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 16215 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16238 
n_nop = 16233 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000308 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00184752
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16238 n_nop=16238 n_act=0 n_pre=0 n_ref_event=13984 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16238i bk1: 0a 16238i bk2: 0a 16238i bk3: 0a 16238i bk4: 0a 16238i bk5: 0a 16238i bk6: 0a 16238i bk7: 0a 16238i bk8: 0a 16238i bk9: 0a 16238i bk10: 0a 16238i bk11: 0a 16238i bk12: 0a 16238i bk13: 0a 16238i bk14: 0a 16238i bk15: 0a 16238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16238 
n_nop = 16238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 13984 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16238 n_nop=16238 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16238i bk1: 0a 16238i bk2: 0a 16238i bk3: 0a 16238i bk4: 0a 16238i bk5: 0a 16238i bk6: 0a 16238i bk7: 0a 16238i bk8: 0a 16238i bk9: 0a 16238i bk10: 0a 16238i bk11: 0a 16238i bk12: 0a 16238i bk13: 0a 16238i bk14: 0a 16238i bk15: 0a 16238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16238 
n_nop = 16238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16238 n_nop=16238 n_act=0 n_pre=0 n_ref_event=94629131790352 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16238i bk1: 0a 16238i bk2: 0a 16238i bk3: 0a 16238i bk4: 0a 16238i bk5: 0a 16238i bk6: 0a 16238i bk7: 0a 16238i bk8: 0a 16238i bk9: 0a 16238i bk10: 0a 16238i bk11: 0a 16238i bk12: 0a 16238i bk13: 0a 16238i bk14: 0a 16238i bk15: 0a 16238i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16238 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16238 
n_nop = 16238 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 94629131790352 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 330, Miss = 14, Miss_rate = 0.042, Pending_hits = 30, Reservation_fails = 285
L2_cache_bank[1]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 236, Miss = 8, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 83
L2_cache_bank[3]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 188, Miss = 4, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 180, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 185, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 170, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 179, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2323
L2_total_cache_misses = 26
L2_total_cache_miss_rate = 0.0112
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 368
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 132
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 275
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2092
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 184
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 275
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2323
icnt_total_pkts_simt_to_mem=601
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.34542
	minimum = 5
	maximum = 19
Network latency average = 5.34542
	minimum = 5
	maximum = 19
Slowest packet = 14
Flit latency average = 5.34542
	minimum = 5
	maximum = 19
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0205379
	minimum = 0.00682723 (at node 11)
	maximum = 0.062583 (at node 15)
Accepted packet rate average = 0.0205379
	minimum = 0.00796511 (at node 18)
	maximum = 0.0331879 (at node 0)
Injected flit rate average = 0.0205379
	minimum = 0.00682723 (at node 11)
	maximum = 0.062583 (at node 15)
Accepted flit rate average= 0.0205379
	minimum = 0.00796511 (at node 18)
	maximum = 0.0331879 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.34542 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Network latency average = 5.34542 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Flit latency average = 5.34542 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0205379 (1 samples)
	minimum = 0.00682723 (1 samples)
	maximum = 0.062583 (1 samples)
Accepted packet rate average = 0.0205379 (1 samples)
	minimum = 0.00796511 (1 samples)
	maximum = 0.0331879 (1 samples)
Injected flit rate average = 0.0205379 (1 samples)
	minimum = 0.00682723 (1 samples)
	maximum = 0.062583 (1 samples)
Accepted flit rate average = 0.0205379 (1 samples)
	minimum = 0.00796511 (1 samples)
	maximum = 0.0331879 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 1245360 (inst/sec)
gpgpu_simulation_rate = 5273 (cycle/sec)
gpgpu_silicon_slowdown = 56893x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc282661a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc282661a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266198..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266190..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2826618c..

GPGPU-Sim PTX: cudaLaunch for 0x0x56108e225fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x230 (bfs.1.sm_30.ptx:128) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (bfs.1.sm_30.ptx:150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (bfs.1.sm_30.ptx:135) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (bfs.1.sm_30.ptx:150) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 2324
gpu_sim_insn = 1114192
gpu_ipc =     479.4286
gpu_tot_sim_cycle = 7597
gpu_tot_sim_insn = 2359552
gpu_tot_ipc =     310.5900
gpu_tot_issued_cta = 256
gpu_occupancy = 87.9632% 
gpu_tot_occupancy = 68.9144% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2470
partiton_level_parallism_total  =       0.1547
partiton_level_parallism_util =       1.3411
partiton_level_parallism_util_total  =       1.3070
L2_BW  =       9.0878 GB/Sec
L2_BW_total  =       5.7155 GB/Sec
gpu_total_sim_rate=786517

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43144
	L1I_total_cache_misses = 2400
	L1I_total_cache_miss_rate = 0.0556
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5629
L1D_cache:
	L1D_cache_core[0]: Access = 299, Miss = 87, Miss_rate = 0.291, Pending_hits = 180, Reservation_fails = 0
	L1D_cache_core[1]: Access = 292, Miss = 75, Miss_rate = 0.257, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[2]: Access = 296, Miss = 78, Miss_rate = 0.264, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[3]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[4]: Access = 292, Miss = 75, Miss_rate = 0.257, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[5]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[6]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[7]: Access = 292, Miss = 75, Miss_rate = 0.257, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[8]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[9]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[10]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[11]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 260, Miss = 67, Miss_rate = 0.258, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[13]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 1075
	L1D_total_cache_miss_rate = 0.2567
	L1D_total_cache_pending_hits = 3072
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0195
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 24096
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40744
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2400
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5629
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5629
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
261, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 
gpgpu_n_tot_thrd_icount = 2499168
gpgpu_n_tot_w_icount = 78099
gpgpu_n_stall_shd_mem = 3103
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18481	W0_Idle:30481	W0_Scoreboard:28575	W1:275	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
single_issue_nums: WS0:39143	WS1:38956	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8280 {8:1035,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 608 {8:76,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165600 {40:4140,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 12160 {40:304,}
maxmflatency = 252 
max_icnt2mem_latency = 44 
maxmrqlatency = 7 
max_icnt2sh_latency = 30 
averagemflatency = 133 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:15 	12 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4219 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	39 	43 	9 	1084 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3470 	528 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1240         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       303         0         0         0         0      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 34/7 = 4.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        252         0         0       172       144       148       135       172       172       155       136       132       172         0         0       172
dram[1]:          0         0         0         0       172       148       135       173       154       159       172       135         0         0         0         0
dram[2]:          0       172         0         0       135       243       134       135       149       172       139       172         0       132         0         0
dram[3]:          0         0         0         0       136       147       132       132       146       172       172       172       172         0         0         0
dram[4]:          0         0         0         0       147       145       172       138       148       146       135       132         0         0       172         0
dram[5]:        172         0       172         0       150       145       172       135       172       173       132       172         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23393 n_nop=23372 n_act=4 n_pre=3 n_ref_event=94629129199184 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001197
n_activity=196 dram_eff=0.1429
bk0: 14a 23289i bk1: 0a 23390i bk2: 0a 23390i bk3: 0a 23391i bk4: 0a 23391i bk5: 0a 23393i bk6: 0a 23393i bk7: 0a 23393i bk8: 0a 23393i bk9: 0a 23393i bk10: 0a 23393i bk11: 0a 23393i bk12: 0a 23393i bk13: 0a 23395i bk14: 0a 23395i bk15: 0a 23396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674195
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001197 
total_CMD = 23393 
util_bw = 28 
Wasted_Col = 58 
Wasted_Row = 36 
Idle = 23271 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23393 
n_nop = 23372 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 94629129199184 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 14 
Row_Bus_Util =  0.000299 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000898 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0078656
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23393 n_nop=23384 n_act=1 n_pre=0 n_ref_event=4560869750798743682 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000684
n_activity=61 dram_eff=0.2623
bk0: 8a 23375i bk1: 0a 23393i bk2: 0a 23393i bk3: 0a 23393i bk4: 0a 23393i bk5: 0a 23393i bk6: 0a 23393i bk7: 0a 23393i bk8: 0a 23393i bk9: 0a 23393i bk10: 0a 23393i bk11: 0a 23393i bk12: 0a 23393i bk13: 0a 23393i bk14: 0a 23393i bk15: 0a 23393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000684 
total_CMD = 23393 
util_bw = 16 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 23362 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23393 
n_nop = 23384 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 4560869750798743682 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.000342 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00128243
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23393 n_nop=23379 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001026
n_activity=101 dram_eff=0.2376
bk0: 8a 23375i bk1: 0a 23393i bk2: 0a 23393i bk3: 0a 23393i bk4: 0a 23393i bk5: 4a 23374i bk6: 0a 23391i bk7: 0a 23391i bk8: 0a 23392i bk9: 0a 23392i bk10: 0a 23393i bk11: 0a 23394i bk12: 0a 23394i bk13: 0a 23394i bk14: 0a 23394i bk15: 0a 23394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001026 
total_CMD = 23393 
util_bw = 24 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 23339 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23393 
n_nop = 23379 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.000513 
Either_Row_CoL_Bus_Util = 0.000598 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00256487
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23393 n_nop=23393 n_act=0 n_pre=0 n_ref_event=13984 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23393i bk1: 0a 23393i bk2: 0a 23393i bk3: 0a 23393i bk4: 0a 23393i bk5: 0a 23393i bk6: 0a 23393i bk7: 0a 23393i bk8: 0a 23393i bk9: 0a 23393i bk10: 0a 23393i bk11: 0a 23393i bk12: 0a 23393i bk13: 0a 23393i bk14: 0a 23393i bk15: 0a 23393i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23393 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23393 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23393 
n_nop = 23393 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 13984 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23393 n_nop=23393 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23393i bk1: 0a 23393i bk2: 0a 23393i bk3: 0a 23393i bk4: 0a 23393i bk5: 0a 23393i bk6: 0a 23393i bk7: 0a 23393i bk8: 0a 23393i bk9: 0a 23393i bk10: 0a 23393i bk11: 0a 23393i bk12: 0a 23393i bk13: 0a 23393i bk14: 0a 23393i bk15: 0a 23393i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23393 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23393 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23393 
n_nop = 23393 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23393 n_nop=23393 n_act=0 n_pre=0 n_ref_event=94629131790352 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23393i bk1: 0a 23393i bk2: 0a 23393i bk3: 0a 23393i bk4: 0a 23393i bk5: 0a 23393i bk6: 0a 23393i bk7: 0a 23393i bk8: 0a 23393i bk9: 0a 23393i bk10: 0a 23393i bk11: 0a 23393i bk12: 0a 23393i bk13: 0a 23393i bk14: 0a 23393i bk15: 0a 23393i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23393 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23393 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23393 
n_nop = 23393 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 94629131790352 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 516, Miss = 14, Miss_rate = 0.027, Pending_hits = 30, Reservation_fails = 285
L2_cache_bank[1]: Access = 339, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 415, Miss = 8, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 83
L2_cache_bank[3]: Access = 339, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 464, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 179
L2_cache_bank[5]: Access = 358, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 359, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 356, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 340, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 344, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 343, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 350, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4523
L2_total_cache_misses = 34
L2_total_cache_miss_rate = 0.0075
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 547
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 220
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4140
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 304
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 454
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4523
icnt_total_pkts_simt_to_mem=1175
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.49099
	minimum = 5
	maximum = 28
Network latency average = 6.49099
	minimum = 5
	maximum = 28
Slowest packet = 3604
Flit latency average = 6.49099
	minimum = 5
	maximum = 28
Slowest flit = 3604
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0442086
	minimum = 0.0146299 (at node 5)
	maximum = 0.127367 (at node 19)
Accepted packet rate average = 0.0442086
	minimum = 0.0180723 (at node 16)
	maximum = 0.0688468 (at node 2)
Injected flit rate average = 0.0442086
	minimum = 0.0146299 (at node 5)
	maximum = 0.127367 (at node 19)
Accepted flit rate average= 0.0442086
	minimum = 0.0180723 (at node 16)
	maximum = 0.0688468 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.9182 (2 samples)
	minimum = 5 (2 samples)
	maximum = 23.5 (2 samples)
Network latency average = 5.9182 (2 samples)
	minimum = 5 (2 samples)
	maximum = 23.5 (2 samples)
Flit latency average = 5.9182 (2 samples)
	minimum = 5 (2 samples)
	maximum = 23.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0323732 (2 samples)
	minimum = 0.0107286 (2 samples)
	maximum = 0.0949748 (2 samples)
Accepted packet rate average = 0.0323732 (2 samples)
	minimum = 0.0130187 (2 samples)
	maximum = 0.0510174 (2 samples)
Injected flit rate average = 0.0323732 (2 samples)
	minimum = 0.0107286 (2 samples)
	maximum = 0.0949748 (2 samples)
Accepted flit rate average = 0.0323732 (2 samples)
	minimum = 0.0130187 (2 samples)
	maximum = 0.0510174 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 786517 (inst/sec)
gpgpu_simulation_rate = 2532 (cycle/sec)
gpgpu_silicon_slowdown = 118483x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266178..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266170..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266168..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266160..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266158..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266150..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc28266200..

GPGPU-Sim PTX: cudaLaunch for 0x0x56108e225dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6043
gpu_sim_insn = 1246360
gpu_ipc =     206.2486
gpu_tot_sim_cycle = 13640
gpu_tot_sim_insn = 3605912
gpu_tot_ipc =     264.3630
gpu_tot_issued_cta = 384
gpu_occupancy = 30.7536% 
gpu_tot_occupancy = 53.4203% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1168
partiton_level_parallism_total  =       0.1379
partiton_level_parallism_util =       1.3473
partiton_level_parallism_util_total  =       1.3219
L2_BW  =       3.9906 GB/Sec
L2_BW_total  =       4.9513 GB/Sec
gpu_total_sim_rate=721182

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66320
	L1I_total_cache_misses = 2407
	L1I_total_cache_miss_rate = 0.0363
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5629
L1D_cache:
	L1D_cache_core[0]: Access = 442, Miss = 133, Miss_rate = 0.301, Pending_hits = 252, Reservation_fails = 0
	L1D_cache_core[1]: Access = 467, Miss = 130, Miss_rate = 0.278, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[2]: Access = 503, Miss = 141, Miss_rate = 0.280, Pending_hits = 336, Reservation_fails = 0
	L1D_cache_core[3]: Access = 486, Miss = 134, Miss_rate = 0.276, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[4]: Access = 430, Miss = 116, Miss_rate = 0.270, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[5]: Access = 416, Miss = 104, Miss_rate = 0.250, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[6]: Access = 420, Miss = 107, Miss_rate = 0.255, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[7]: Access = 452, Miss = 115, Miss_rate = 0.254, Pending_hits = 336, Reservation_fails = 0
	L1D_cache_core[8]: Access = 459, Miss = 130, Miss_rate = 0.283, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[9]: Access = 415, Miss = 114, Miss_rate = 0.275, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[10]: Access = 416, Miss = 104, Miss_rate = 0.250, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[11]: Access = 437, Miss = 119, Miss_rate = 0.272, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[12]: Access = 420, Miss = 107, Miss_rate = 0.255, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[13]: Access = 416, Miss = 104, Miss_rate = 0.250, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[14]: Access = 432, Miss = 108, Miss_rate = 0.250, Pending_hits = 324, Reservation_fails = 0
	L1D_total_cache_accesses = 6611
	L1D_total_cache_misses = 1766
	L1D_total_cache_miss_rate = 0.2671
	L1D_total_cache_pending_hits = 4608
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0123
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 38432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 63913
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2407
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5629
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66320

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5629
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
361, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 330, 174, 174, 174, 174, 174, 174, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 
gpgpu_n_tot_thrd_icount = 3849824
gpgpu_n_tot_w_icount = 120307
gpgpu_n_stall_shd_mem = 3103
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1630
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25126	W0_Idle:53547	W0_Scoreboard:63032	W1:1523	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
single_issue_nums: WS0:60289	WS1:60018	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13040 {8:1630,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 664 {8:83,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 260800 {40:6520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 13280 {40:332,}
maxmflatency = 252 
max_icnt2mem_latency = 44 
maxmrqlatency = 7 
max_icnt2sh_latency = 30 
averagemflatency = 134 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:30 	57 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6703 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	46 	43 	9 	1783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5951 	531 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1240         0         0         0         0         0         0      1992      1967         0         0         0         0         0         0         0 
dram[2]:       303         0         0         0         0      1968         0      2770         0         0         0         0         0         0         0         0 
dram[3]:         0         0      1201         0         0      2435         0         0         0      1571         0         0      1756         0      1350         0 
dram[4]:         0         0      2323         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan       inf      -nan  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  4.000000      -nan      -nan  4.000000      -nan      -nan      -nan  4.000000      -nan       inf  4.000000      -nan  4.000000      -nan 
dram[4]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 94/16 = 5.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        252         0       172       172       172       148       243       243       172       155       136       172       172       132         0       172
dram[1]:        174         0       172         0       172       172       172       244       243       172       172       243         0       172         0       172
dram[2]:          0       172         0       243       172       243       172       243       172       172       172       172       132       132       172       172
dram[3]:        172       172       244         0       172       243       135       172       172       243       172       243       243         0       244         0
dram[4]:        172       172       243         0       172       145       172       138       172       172       172       132         0       132       172         0
dram[5]:        172       172       172       172       243       145       172       172       172       173       132       172       172       132         0       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42003 n_nop=41972 n_act=6 n_pre=3 n_ref_event=94629129199184 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001048
n_activity=276 dram_eff=0.1594
bk0: 14a 41899i bk1: 0a 42000i bk2: 0a 42000i bk3: 0a 42001i bk4: 0a 42001i bk5: 0a 42005i bk6: 4a 41986i bk7: 4a 41984i bk8: 0a 42001i bk9: 0a 42002i bk10: 0a 42002i bk11: 0a 42003i bk12: 0a 42003i bk13: 0a 42005i bk14: 0a 42005i bk15: 0a 42006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674195
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001048 
total_CMD = 42003 
util_bw = 44 
Wasted_Col = 88 
Wasted_Row = 36 
Idle = 41835 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42003 
n_nop = 41972 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 3 
n_ref = 94629129199184 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 22 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.000524 
Either_Row_CoL_Bus_Util = 0.000738 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0057853
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42003 n_nop=41979 n_act=4 n_pre=0 n_ref_event=4560869750798743682 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009523
n_activity=181 dram_eff=0.221
bk0: 8a 41985i bk1: 0a 42003i bk2: 0a 42004i bk3: 0a 42005i bk4: 0a 42005i bk5: 0a 42005i bk6: 0a 42005i bk7: 4a 41986i bk8: 4a 41984i bk9: 0a 42002i bk10: 0a 42002i bk11: 4a 41983i bk12: 0a 42000i bk13: 0a 42001i bk14: 0a 42001i bk15: 0a 42002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000952 
total_CMD = 42003 
util_bw = 40 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 41903 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42003 
n_nop = 41979 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 4560869750798743682 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000571 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00285694
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42003 n_nop=41979 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009523
n_activity=181 dram_eff=0.221
bk0: 8a 41986i bk1: 0a 42004i bk2: 0a 42004i bk3: 4a 41985i bk4: 0a 42002i bk5: 4a 41983i bk6: 0a 42000i bk7: 4a 41982i bk8: 0a 42001i bk9: 0a 42002i bk10: 0a 42003i bk11: 0a 42004i bk12: 0a 42004i bk13: 0a 42004i bk14: 0a 42004i bk15: 0a 42005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000952 
total_CMD = 42003 
util_bw = 40 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 41903 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42003 
n_nop = 41979 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000571 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00285694
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42003 n_nop=41973 n_act=6 n_pre=0 n_ref_event=13984 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001143
n_activity=240 dram_eff=0.2
bk0: 0a 42001i bk1: 0a 42003i bk2: 4a 41984i bk3: 0a 42002i bk4: 0a 42003i bk5: 4a 41986i bk6: 0a 42003i bk7: 0a 42005i bk8: 0a 42005i bk9: 4a 41986i bk10: 0a 42003i bk11: 4a 41985i bk12: 4a 41984i bk13: 0a 42001i bk14: 4a 41983i bk15: 0a 42000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001143 
total_CMD = 42003 
util_bw = 48 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 41865 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42003 
n_nop = 41973 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 13984 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000143 
CoL_Bus_Util = 0.000571 
Either_Row_CoL_Bus_Util = 0.000714 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00416637
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42003 n_nop=41998 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=40 dram_eff=0.2
bk0: 0a 42003i bk1: 0a 42004i bk2: 4a 41985i bk3: 0a 42002i bk4: 0a 42002i bk5: 0a 42003i bk6: 0a 42003i bk7: 0a 42003i bk8: 0a 42003i bk9: 0a 42003i bk10: 0a 42003i bk11: 0a 42003i bk12: 0a 42003i bk13: 0a 42003i bk14: 0a 42003i bk15: 0a 42003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 42003 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 41980 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42003 
n_nop = 41998 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000714235
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42003 n_nop=41998 n_act=1 n_pre=0 n_ref_event=94629131790352 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=40 dram_eff=0.2
bk0: 0a 42003i bk1: 0a 42004i bk2: 0a 42004i bk3: 0a 42004i bk4: 4a 41985i bk5: 0a 42002i bk6: 0a 42002i bk7: 0a 42002i bk8: 0a 42002i bk9: 0a 42003i bk10: 0a 42003i bk11: 0a 42003i bk12: 0a 42003i bk13: 0a 42003i bk14: 0a 42003i bk15: 0a 42003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 42003 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 41980 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42003 
n_nop = 41998 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94629131790352 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000714235

========= L2 cache stats =========
L2_cache_bank[0]: Access = 722, Miss = 18, Miss_rate = 0.025, Pending_hits = 30, Reservation_fails = 285
L2_cache_bank[1]: Access = 560, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 640, Miss = 12, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 83
L2_cache_bank[3]: Access = 548, Miss = 8, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 654, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 179
L2_cache_bank[5]: Access = 571, Miss = 12, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 562, Miss = 12, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 557, Miss = 12, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 574, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 531, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 554, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 562, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7035
L2_total_cache_misses = 94
L2_total_cache_miss_rate = 0.0134
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 547
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6452
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 248
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6520
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 332
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 454
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7035
icnt_total_pkts_simt_to_mem=1881
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.01181
	minimum = 5
	maximum = 6
Network latency average = 5.01181
	minimum = 5
	maximum = 6
Slowest packet = 5699
Flit latency average = 5.01181
	minimum = 5
	maximum = 6
Slowest flit = 5699
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0197229
	minimum = 0.00595731 (at node 5)
	maximum = 0.0387225 (at node 23)
Accepted packet rate average = 0.0197229
	minimum = 0.00810856 (at node 24)
	maximum = 0.0365712 (at node 2)
Injected flit rate average = 0.0197229
	minimum = 0.00595731 (at node 5)
	maximum = 0.0387225 (at node 23)
Accepted flit rate average= 0.0197229
	minimum = 0.00810856 (at node 24)
	maximum = 0.0365712 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.61607 (3 samples)
	minimum = 5 (3 samples)
	maximum = 17.6667 (3 samples)
Network latency average = 5.61607 (3 samples)
	minimum = 5 (3 samples)
	maximum = 17.6667 (3 samples)
Flit latency average = 5.61607 (3 samples)
	minimum = 5 (3 samples)
	maximum = 17.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0281564 (3 samples)
	minimum = 0.00913816 (3 samples)
	maximum = 0.076224 (3 samples)
Accepted packet rate average = 0.0281564 (3 samples)
	minimum = 0.011382 (3 samples)
	maximum = 0.046202 (3 samples)
Injected flit rate average = 0.0281564 (3 samples)
	minimum = 0.00913816 (3 samples)
	maximum = 0.076224 (3 samples)
Accepted flit rate average = 0.0281564 (3 samples)
	minimum = 0.011382 (3 samples)
	maximum = 0.046202 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 721182 (inst/sec)
gpgpu_simulation_rate = 2728 (cycle/sec)
gpgpu_silicon_slowdown = 109970x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc282661a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc282661a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266198..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266190..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2826618c..

GPGPU-Sim PTX: cudaLaunch for 0x0x56108e225fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1931
gpu_sim_insn = 1114592
gpu_ipc =     577.2097
gpu_tot_sim_cycle = 15571
gpu_tot_sim_insn = 4720504
gpu_tot_ipc =     303.1600
gpu_tot_issued_cta = 512
gpu_occupancy = 74.0722% 
gpu_tot_occupancy = 56.8218% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3604
partiton_level_parallism_total  =       0.1655
partiton_level_parallism_util =       1.2961
partiton_level_parallism_util_total  =       1.3148
L2_BW  =      11.0964 GB/Sec
L2_BW_total  =       5.7134 GB/Sec
gpu_total_sim_rate=786750

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87030
	L1I_total_cache_misses = 2407
	L1I_total_cache_miss_rate = 0.0277
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5629
L1D_cache:
	L1D_cache_core[0]: Access = 590, Miss = 180, Miss_rate = 0.305, Pending_hits = 348, Reservation_fails = 0
	L1D_cache_core[1]: Access = 599, Miss = 165, Miss_rate = 0.275, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[2]: Access = 651, Miss = 188, Miss_rate = 0.289, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[3]: Access = 642, Miss = 179, Miss_rate = 0.279, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[4]: Access = 574, Miss = 160, Miss_rate = 0.279, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[5]: Access = 548, Miss = 139, Miss_rate = 0.254, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[6]: Access = 572, Miss = 149, Miss_rate = 0.260, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[7]: Access = 600, Miss = 154, Miss_rate = 0.257, Pending_hits = 444, Reservation_fails = 0
	L1D_cache_core[8]: Access = 615, Miss = 176, Miss_rate = 0.286, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[9]: Access = 571, Miss = 167, Miss_rate = 0.292, Pending_hits = 372, Reservation_fails = 0
	L1D_cache_core[10]: Access = 572, Miss = 149, Miss_rate = 0.260, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[11]: Access = 593, Miss = 164, Miss_rate = 0.277, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[12]: Access = 568, Miss = 146, Miss_rate = 0.257, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[13]: Access = 560, Miss = 148, Miss_rate = 0.264, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[14]: Access = 588, Miss = 153, Miss_rate = 0.260, Pending_hits = 432, Reservation_fails = 0
	L1D_total_cache_accesses = 8843
	L1D_total_cache_misses = 2417
	L1D_total_cache_miss_rate = 0.2733
	L1D_total_cache_pending_hits = 6144
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0098
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 84623
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2407
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5629
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87030

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5629
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
415, 228, 228, 239, 228, 228, 228, 228, 228, 228, 228, 228, 239, 228, 228, 228, 228, 228, 228, 228, 228, 228, 228, 228, 228, 384, 228, 228, 228, 228, 228, 228, 90, 90, 90, 90, 90, 90, 90, 112, 90, 90, 90, 90, 90, 101, 90, 90, 
gpgpu_n_tot_thrd_icount = 5045664
gpgpu_n_tot_w_icount = 157677
gpgpu_n_stall_shd_mem = 3103
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2142
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:29495	W0_Idle:56585	W0_Scoreboard:69933	W1:2007	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
single_issue_nums: WS0:78930	WS1:78747	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17136 {8:2142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 664 {8:83,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 342720 {40:8568,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 13280 {40:332,}
maxmflatency = 252 
max_icnt2mem_latency = 45 
maxmrqlatency = 7 
max_icnt2sh_latency = 30 
averagemflatency = 134 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:30 	57 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8935 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	46 	43 	9 	2479 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8100 	612 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       552         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1240         0         0         0         0         0         0      1992      1967         0         0         0         0         0         0         0 
dram[2]:       303         0         0         0         0      1968         0      2770         0         0         0         0         0         0         0         0 
dram[3]:         0         0      1201         0         0      2435         0         0         0      1571         0         0      1756         0      1350         0 
dram[4]:         0         0      2323         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan       inf      -nan  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  4.000000      -nan      -nan  4.000000      -nan      -nan      -nan  4.000000      -nan       inf  4.000000      -nan  4.000000      -nan 
dram[4]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 94/16 = 5.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        252         0       172       172       172       148       243       243       176       155       172       172       172       172         0       172
dram[1]:        174         0       172         0       172       172       172       244       243       172       172       243         0       172         0       172
dram[2]:          0       172         0       243       172       243       172       243       172       172       172       172       172       172       172       172
dram[3]:        172       172       244         0       172       243       172       172       172       243       172       243       243         0       244         0
dram[4]:        172       172       243         0       172       172       174       172       174       172       172       132         0       172       172         0
dram[5]:        172       172       172       172       243       172       172       172       175       173       173       172       172       176         0       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47948 n_nop=47917 n_act=6 n_pre=3 n_ref_event=94629129199184 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009177
n_activity=276 dram_eff=0.1594
bk0: 14a 47844i bk1: 0a 47945i bk2: 0a 47945i bk3: 0a 47946i bk4: 0a 47946i bk5: 0a 47950i bk6: 4a 47931i bk7: 4a 47929i bk8: 0a 47946i bk9: 0a 47947i bk10: 0a 47947i bk11: 0a 47948i bk12: 0a 47948i bk13: 0a 47950i bk14: 0a 47950i bk15: 0a 47951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674195
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000918 
total_CMD = 47948 
util_bw = 44 
Wasted_Col = 88 
Wasted_Row = 36 
Idle = 47780 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47948 
n_nop = 47917 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 3 
n_ref = 94629129199184 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 22 
Row_Bus_Util =  0.000188 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000647 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00506799
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47948 n_nop=47924 n_act=4 n_pre=0 n_ref_event=4560869750798743682 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008342
n_activity=181 dram_eff=0.221
bk0: 8a 47930i bk1: 0a 47948i bk2: 0a 47949i bk3: 0a 47950i bk4: 0a 47950i bk5: 0a 47950i bk6: 0a 47950i bk7: 4a 47931i bk8: 4a 47929i bk9: 0a 47947i bk10: 0a 47947i bk11: 4a 47928i bk12: 0a 47945i bk13: 0a 47946i bk14: 0a 47946i bk15: 0a 47947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000834 
total_CMD = 47948 
util_bw = 40 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 47848 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47948 
n_nop = 47924 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 4560869750798743682 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00250271
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47948 n_nop=47924 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008342
n_activity=181 dram_eff=0.221
bk0: 8a 47931i bk1: 0a 47949i bk2: 0a 47949i bk3: 4a 47930i bk4: 0a 47947i bk5: 4a 47928i bk6: 0a 47945i bk7: 4a 47927i bk8: 0a 47946i bk9: 0a 47947i bk10: 0a 47948i bk11: 0a 47949i bk12: 0a 47949i bk13: 0a 47949i bk14: 0a 47949i bk15: 0a 47950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000834 
total_CMD = 47948 
util_bw = 40 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 47848 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47948 
n_nop = 47924 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00250271
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47948 n_nop=47918 n_act=6 n_pre=0 n_ref_event=13984 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001001
n_activity=240 dram_eff=0.2
bk0: 0a 47946i bk1: 0a 47948i bk2: 4a 47929i bk3: 0a 47947i bk4: 0a 47948i bk5: 4a 47931i bk6: 0a 47948i bk7: 0a 47950i bk8: 0a 47950i bk9: 4a 47931i bk10: 0a 47948i bk11: 4a 47930i bk12: 4a 47929i bk13: 0a 47946i bk14: 4a 47928i bk15: 0a 47945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001001 
total_CMD = 47948 
util_bw = 48 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 47810 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47948 
n_nop = 47918 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 13984 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000125 
CoL_Bus_Util = 0.000501 
Either_Row_CoL_Bus_Util = 0.000626 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00364979
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47948 n_nop=47943 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001668
n_activity=40 dram_eff=0.2
bk0: 0a 47948i bk1: 0a 47949i bk2: 4a 47930i bk3: 0a 47947i bk4: 0a 47947i bk5: 0a 47948i bk6: 0a 47948i bk7: 0a 47948i bk8: 0a 47948i bk9: 0a 47948i bk10: 0a 47948i bk11: 0a 47948i bk12: 0a 47948i bk13: 0a 47948i bk14: 0a 47948i bk15: 0a 47948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000167 
total_CMD = 47948 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 47925 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47948 
n_nop = 47943 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000625678
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47948 n_nop=47943 n_act=1 n_pre=0 n_ref_event=94629131790352 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001668
n_activity=40 dram_eff=0.2
bk0: 0a 47948i bk1: 0a 47949i bk2: 0a 47949i bk3: 0a 47949i bk4: 4a 47930i bk5: 0a 47947i bk6: 0a 47947i bk7: 0a 47947i bk8: 0a 47947i bk9: 0a 47948i bk10: 0a 47948i bk11: 0a 47948i bk12: 0a 47948i bk13: 0a 47948i bk14: 0a 47948i bk15: 0a 47948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000167 
total_CMD = 47948 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 47925 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47948 
n_nop = 47943 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94629131790352 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000625678

========= L2 cache stats =========
L2_cache_bank[0]: Access = 956, Miss = 18, Miss_rate = 0.019, Pending_hits = 30, Reservation_fails = 285
L2_cache_bank[1]: Access = 738, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 826, Miss = 12, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 83
L2_cache_bank[3]: Access = 730, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 840, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 179
L2_cache_bank[5]: Access = 751, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 752, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 735, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 754, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 709, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 732, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 744, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9267
L2_total_cache_misses = 94
L2_total_cache_miss_rate = 0.0101
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 547
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 248
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8568
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 332
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 454
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9267
icnt_total_pkts_simt_to_mem=2577
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.09016
	minimum = 5
	maximum = 14
Network latency average = 5.09016
	minimum = 5
	maximum = 14
Slowest packet = 9173
Flit latency average = 5.09016
	minimum = 5
	maximum = 14
Slowest flit = 9173
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0561597
	minimum = 0.0186432 (at node 1)
	maximum = 0.121181 (at node 15)
Accepted packet rate average = 0.0561597
	minimum = 0.0269291 (at node 16)
	maximum = 0.0807872 (at node 3)
Injected flit rate average = 0.0561597
	minimum = 0.0186432 (at node 1)
	maximum = 0.121181 (at node 15)
Accepted flit rate average= 0.0561597
	minimum = 0.0269291 (at node 16)
	maximum = 0.0807872 (at node 3)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.48459 (4 samples)
	minimum = 5 (4 samples)
	maximum = 16.75 (4 samples)
Network latency average = 5.48459 (4 samples)
	minimum = 5 (4 samples)
	maximum = 16.75 (4 samples)
Flit latency average = 5.48459 (4 samples)
	minimum = 5 (4 samples)
	maximum = 16.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0351573 (4 samples)
	minimum = 0.0115144 (4 samples)
	maximum = 0.0874632 (4 samples)
Accepted packet rate average = 0.0351573 (4 samples)
	minimum = 0.0152688 (4 samples)
	maximum = 0.0548483 (4 samples)
Injected flit rate average = 0.0351573 (4 samples)
	minimum = 0.0115144 (4 samples)
	maximum = 0.0874632 (4 samples)
Accepted flit rate average = 0.0351573 (4 samples)
	minimum = 0.0152688 (4 samples)
	maximum = 0.0548483 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 786750 (inst/sec)
gpgpu_simulation_rate = 2595 (cycle/sec)
gpgpu_silicon_slowdown = 115606x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266178..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266170..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266168..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266160..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266158..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266150..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc28266200..

GPGPU-Sim PTX: cudaLaunch for 0x0x56108e225dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 9516
gpu_sim_insn = 1252440
gpu_ipc =     131.6141
gpu_tot_sim_cycle = 25087
gpu_tot_sim_insn = 5972944
gpu_tot_ipc =     238.0892
gpu_tot_issued_cta = 640
gpu_occupancy = 17.2331% 
gpu_tot_occupancy = 40.5242% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1726
partiton_level_parallism_total  =       0.1682
partiton_level_parallism_util =       1.1654
partiton_level_parallism_util_total  =       1.2523
L2_BW  =       4.6830 GB/Sec
L2_BW_total  =       5.3225 GB/Sec
gpu_total_sim_rate=746618

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113464
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0213
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5629
L1D_cache:
	L1D_cache_core[0]: Access = 894, Miss = 292, Miss_rate = 0.327, Pending_hits = 456, Reservation_fails = 0
	L1D_cache_core[1]: Access = 880, Miss = 263, Miss_rate = 0.299, Pending_hits = 528, Reservation_fails = 0
	L1D_cache_core[2]: Access = 936, Miss = 290, Miss_rate = 0.310, Pending_hits = 552, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1022, Miss = 313, Miss_rate = 0.306, Pending_hits = 588, Reservation_fails = 0
	L1D_cache_core[4]: Access = 812, Miss = 259, Miss_rate = 0.319, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[5]: Access = 816, Miss = 228, Miss_rate = 0.279, Pending_hits = 540, Reservation_fails = 0
	L1D_cache_core[6]: Access = 870, Miss = 249, Miss_rate = 0.286, Pending_hits = 552, Reservation_fails = 0
	L1D_cache_core[7]: Access = 866, Miss = 247, Miss_rate = 0.285, Pending_hits = 552, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1019, Miss = 327, Miss_rate = 0.321, Pending_hits = 516, Reservation_fails = 0
	L1D_cache_core[9]: Access = 810, Miss = 255, Miss_rate = 0.315, Pending_hits = 456, Reservation_fails = 0
	L1D_cache_core[10]: Access = 872, Miss = 263, Miss_rate = 0.302, Pending_hits = 504, Reservation_fails = 0
	L1D_cache_core[11]: Access = 795, Miss = 241, Miss_rate = 0.303, Pending_hits = 468, Reservation_fails = 0
	L1D_cache_core[12]: Access = 848, Miss = 244, Miss_rate = 0.288, Pending_hits = 528, Reservation_fails = 0
	L1D_cache_core[13]: Access = 906, Miss = 276, Miss_rate = 0.305, Pending_hits = 516, Reservation_fails = 0
	L1D_cache_core[14]: Access = 858, Miss = 260, Miss_rate = 0.303, Pending_hits = 492, Reservation_fails = 0
	L1D_total_cache_accesses = 13204
	L1D_total_cache_misses = 4007
	L1D_total_cache_miss_rate = 0.3035
	L1D_total_cache_pending_hits = 7680
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 63008
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 111048
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5629
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113464

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5629
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
555, 440, 368, 379, 368, 368, 368, 368, 503, 368, 368, 368, 379, 368, 368, 368, 268, 424, 268, 268, 268, 268, 268, 268, 268, 424, 268, 268, 268, 445, 268, 268, 90, 90, 90, 90, 90, 90, 90, 112, 90, 90, 90, 90, 90, 101, 90, 90, 
gpgpu_n_tot_thrd_icount = 6597088
gpgpu_n_tot_w_icount = 206159
gpgpu_n_stall_shd_mem = 3137
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3135
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36543	W0_Idle:108104	W0_Scoreboard:182330	W1:9353	W2:198	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
single_issue_nums: WS0:102563	WS1:103596	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25080 {8:3135,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 501600 {40:12540,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 252 
max_icnt2mem_latency = 45 
maxmrqlatency = 7 
max_icnt2sh_latency = 30 
averagemflatency = 137 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:159 	178 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13549 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	53 	43 	9 	4114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	12596 	730 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         4         0         8         0         0         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         4         4         0         0         0         0         0         0         0         0         4         0         0 
dram[2]:         0         0         0         4         0         0         0         4         4         0         0         0         0         0         8         0 
dram[3]:         0         0         0         0         0         0         0         0         4         0         0         0         4         8         4         4 
dram[4]:         0         0         0         0         0         4         0         0         0         0         0         0         0         4         0         0 
dram[5]:         0         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1821         0      2719         0      3206         0         0      1032         0         0         0      1206      1658         0         0         0 
dram[1]:      1240         0      3553      2949      5304         0      1494      1992      1967         0         0         0         0      2339         0         0 
dram[2]:       303         0      1871      3874      1953      1968         0      2770      1019         0         0         0         0         0      1541      2570 
dram[3]:         0         0      1201         0      4849      2435         0      5306      1018      1571         0         0      1756      2446      1350      1390 
dram[4]:      3354         0      2323         0         0      3093         0         0         0         0         0         0      3511      3612         0         0 
dram[5]:         0      3085      3737      3513      1533      1370         0         0         0         0         0         0      1693         0         0         0 
average row accesses per activate:
dram[0]:  3.600000      -nan  6.000000      -nan  8.000000      -nan       inf  8.000000      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan       inf 
dram[1]:  8.000000       inf  4.000000  4.000000  8.000000       inf  4.000000  4.000000  8.000000      -nan      -nan       inf       inf  4.000000      -nan      -nan 
dram[2]:  8.000000       inf  4.000000 12.000000  4.000000  8.000000      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan  5.333333  4.000000 
dram[3]:      -nan      -nan  4.000000      -nan  4.000000  4.000000      -nan  4.000000  4.000000  4.000000      -nan       inf  4.000000 12.000000  4.000000  4.000000 
dram[4]:  4.000000       inf  4.000000      -nan      -nan  8.000000      -nan      -nan      -nan       inf      -nan      -nan  4.000000  4.000000       inf      -nan 
dram[5]:      -nan  8.000000 16.000000  8.000000  8.000000  8.000000       inf      -nan      -nan       inf       inf      -nan  4.000000      -nan      -nan      -nan 
average row locality = 434/66 = 6.575758
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        252       172       248       172       247       172       243       247       176       172       172       247       243       172       174       245
dram[1]:        174       243       246       247       247       243       243       244       243       172       175       243       243       249       175       172
dram[2]:        172       243       243       247       243       243       172       248       247       172       172       172       172       172       247       243
dram[3]:        172       172       244       172       243       243       172       243       247       243       172       243       247       247       247       249
dram[4]:        243       246       243       172       172       247       174       173       174       243       172       172       243       247       245       174
dram[5]:        172       247       247       247       248       243       243       172       175       243       244       172       245       176       172       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77255 n_nop=77151 n_act=17 n_pre=9 n_ref_event=94629129199184 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002019
n_activity=851 dram_eff=0.1833
bk0: 18a 77122i bk1: 0a 77254i bk2: 12a 77173i bk3: 0a 77251i bk4: 16a 77170i bk5: 0a 77251i bk6: 4a 77232i bk7: 8a 77203i bk8: 0a 77250i bk9: 0a 77252i bk10: 0a 77256i bk11: 4a 77239i bk12: 8a 77240i bk13: 0a 77260i bk14: 0a 77260i bk15: 8a 77242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674195
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002019 
total_CMD = 77255 
util_bw = 156 
Wasted_Col = 253 
Wasted_Row = 108 
Idle = 76738 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77255 
n_nop = 77151 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 94629129199184 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 78 
Row_Bus_Util =  0.000337 
CoL_Bus_Util = 0.001010 
Either_Row_CoL_Bus_Util = 0.001346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0101353
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77255 n_nop=77155 n_act=16 n_pre=4 n_ref_event=4560869750798743682 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002071
n_activity=749 dram_eff=0.2136
bk0: 8a 77237i bk1: 4a 77239i bk2: 4a 77240i bk3: 8a 77209i bk4: 8a 77206i bk5: 12a 77234i bk6: 4a 77234i bk7: 4a 77233i bk8: 8a 77236i bk9: 0a 77254i bk10: 0a 77255i bk11: 4a 77237i bk12: 4a 77237i bk13: 12a 77176i bk14: 0a 77251i bk15: 0a 77252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862500
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012195
Bank_Level_Parallism_Col = 1.014451
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002071 
total_CMD = 77255 
util_bw = 160 
Wasted_Col = 233 
Wasted_Row = 48 
Idle = 76814 

BW Util Bottlenecks: 
RCDc_limit = 187 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77255 
n_nop = 77155 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 4 
n_ref = 4560869750798743682 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 80 
Row_Bus_Util =  0.000259 
CoL_Bus_Util = 0.001036 
Either_Row_CoL_Bus_Util = 0.001294 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00803831
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77255 n_nop=77147 n_act=17 n_pre=7 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002175
n_activity=848 dram_eff=0.1981
bk0: 8a 77236i bk1: 4a 77236i bk2: 4a 77235i bk3: 12a 77207i bk4: 4a 77235i bk5: 8a 77234i bk6: 0a 77254i bk7: 16a 77144i bk8: 8a 77202i bk9: 0a 77250i bk10: 0a 77251i bk11: 0a 77252i bk12: 0a 77258i bk13: 0a 77262i bk14: 16a 77181i bk15: 4a 77238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821429
Row_Buffer_Locality_read = 0.821429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002175 
total_CMD = 77255 
util_bw = 168 
Wasted_Col = 255 
Wasted_Row = 84 
Idle = 76748 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77255 
n_nop = 77147 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 7 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 84 
Row_Bus_Util =  0.000311 
CoL_Bus_Util = 0.001087 
Either_Row_CoL_Bus_Util = 0.001398 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00983755
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77255 n_nop=77156 n_act=17 n_pre=6 n_ref_event=13984 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001968
n_activity=794 dram_eff=0.1914
bk0: 0a 77246i bk1: 0a 77251i bk2: 4a 77233i bk3: 0a 77253i bk4: 4a 77238i bk5: 4a 77238i bk6: 0a 77257i bk7: 4a 77241i bk8: 8a 77210i bk9: 4a 77238i bk10: 0a 77256i bk11: 8a 77239i bk12: 12a 77178i bk13: 12a 77206i bk14: 8a 77203i bk15: 8a 77199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802632
Row_Buffer_Locality_read = 0.802632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001968 
total_CMD = 77255 
util_bw = 152 
Wasted_Col = 255 
Wasted_Row = 72 
Idle = 76776 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77255 
n_nop = 77156 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 13984 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 76 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.000984 
Either_Row_CoL_Bus_Util = 0.001281 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00930684
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77255 n_nop=77193 n_act=11 n_pre=3 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001243
n_activity=481 dram_eff=0.1996
bk0: 4a 77234i bk1: 8a 77226i bk2: 4a 77235i bk3: 0a 77253i bk4: 0a 77253i bk5: 8a 77206i bk6: 0a 77252i bk7: 0a 77253i bk8: 0a 77254i bk9: 4a 77237i bk10: 0a 77258i bk11: 0a 77259i bk12: 4a 77241i bk13: 12a 77179i bk14: 4a 77236i bk15: 0a 77253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854167
Row_Buffer_Locality_read = 0.854167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001243 
total_CMD = 77255 
util_bw = 96 
Wasted_Col = 169 
Wasted_Row = 36 
Idle = 76954 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77255 
n_nop = 77193 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 48 
Row_Bus_Util =  0.000181 
CoL_Bus_Util = 0.000621 
Either_Row_CoL_Bus_Util = 0.000803 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0060708
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77255 n_nop=77170 n_act=13 n_pre=4 n_ref_event=94629131790352 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00176
n_activity=639 dram_eff=0.2128
bk0: 0a 77261i bk1: 8a 77214i bk2: 16a 77211i bk3: 8a 77207i bk4: 8a 77203i bk5: 8a 77232i bk6: 8a 77232i bk7: 0a 77250i bk8: 0a 77252i bk9: 4a 77236i bk10: 4a 77235i bk11: 0a 77252i bk12: 4a 77234i bk13: 0a 77253i bk14: 0a 77255i bk15: 0a 77258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001760 
total_CMD = 77255 
util_bw = 136 
Wasted_Col = 195 
Wasted_Row = 48 
Idle = 76876 

BW Util Bottlenecks: 
RCDc_limit = 156 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77255 
n_nop = 77170 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 94629131790352 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 68 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.000880 
Either_Row_CoL_Bus_Util = 0.001100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00679568

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1382, Miss = 58, Miss_rate = 0.042, Pending_hits = 30, Reservation_fails = 285
L2_cache_bank[1]: Access = 1113, Miss = 20, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1260, Miss = 36, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 83
L2_cache_bank[3]: Access = 1104, Miss = 44, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1234, Miss = 40, Miss_rate = 0.032, Pending_hits = 24, Reservation_fails = 179
L2_cache_bank[5]: Access = 1154, Miss = 44, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1123, Miss = 36, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1146, Miss = 40, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1145, Miss = 16, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1072, Miss = 32, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1062, Miss = 40, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1114, Miss = 28, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13909
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.0312
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 547
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 306
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 979
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12540
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 454
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13909
icnt_total_pkts_simt_to_mem=4219
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04137
	minimum = 5
	maximum = 8
Network latency average = 5.04137
	minimum = 5
	maximum = 8
Slowest packet = 13028
Flit latency average = 5.04137
	minimum = 5
	maximum = 8
Slowest flit = 13028
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0244578
	minimum = 0.00830181 (at node 11)
	maximum = 0.0456074 (at node 17)
Accepted packet rate average = 0.0244578
	minimum = 0.0122951 (at node 25)
	maximum = 0.0437158 (at node 8)
Injected flit rate average = 0.0244578
	minimum = 0.00830181 (at node 11)
	maximum = 0.0456074 (at node 17)
Accepted flit rate average= 0.0244578
	minimum = 0.0122951 (at node 25)
	maximum = 0.0437158 (at node 8)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.39595 (5 samples)
	minimum = 5 (5 samples)
	maximum = 15 (5 samples)
Network latency average = 5.39595 (5 samples)
	minimum = 5 (5 samples)
	maximum = 15 (5 samples)
Flit latency average = 5.39595 (5 samples)
	minimum = 5 (5 samples)
	maximum = 15 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0330174 (5 samples)
	minimum = 0.0108719 (5 samples)
	maximum = 0.079092 (5 samples)
Accepted packet rate average = 0.0330174 (5 samples)
	minimum = 0.014674 (5 samples)
	maximum = 0.0526218 (5 samples)
Injected flit rate average = 0.0330174 (5 samples)
	minimum = 0.0108719 (5 samples)
	maximum = 0.079092 (5 samples)
Accepted flit rate average = 0.0330174 (5 samples)
	minimum = 0.014674 (5 samples)
	maximum = 0.0526218 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 746618 (inst/sec)
gpgpu_simulation_rate = 3135 (cycle/sec)
gpgpu_silicon_slowdown = 95693x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc282661a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc282661a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266198..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266190..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2826618c..

GPGPU-Sim PTX: cudaLaunch for 0x0x56108e225fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 2148
gpu_sim_insn = 1117092
gpu_ipc =     520.0615
gpu_tot_sim_cycle = 27235
gpu_tot_sim_insn = 7090036
gpu_tot_ipc =     260.3281
gpu_tot_issued_cta = 768
gpu_occupancy = 65.8263% 
gpu_tot_occupancy = 43.0526% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7374
partiton_level_parallism_total  =       0.2131
partiton_level_parallism_util =       1.5379
partiton_level_parallism_util_total  =       1.3192
L2_BW  =      13.9441 GB/Sec
L2_BW_total  =       6.0025 GB/Sec
gpu_total_sim_rate=709003

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135284
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0179
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5629
L1D_cache:
	L1D_cache_core[0]: Access = 1094, Miss = 372, Miss_rate = 0.340, Pending_hits = 564, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1072, Miss = 345, Miss_rate = 0.322, Pending_hits = 624, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1140, Miss = 373, Miss_rate = 0.327, Pending_hits = 660, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1254, Miss = 421, Miss_rate = 0.336, Pending_hits = 696, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1020, Miss = 346, Miss_rate = 0.339, Pending_hits = 540, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1040, Miss = 329, Miss_rate = 0.316, Pending_hits = 648, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1066, Miss = 337, Miss_rate = 0.316, Pending_hits = 648, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1062, Miss = 323, Miss_rate = 0.304, Pending_hits = 660, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1207, Miss = 405, Miss_rate = 0.336, Pending_hits = 612, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1022, Miss = 354, Miss_rate = 0.346, Pending_hits = 552, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1100, Miss = 377, Miss_rate = 0.343, Pending_hits = 600, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1003, Miss = 338, Miss_rate = 0.337, Pending_hits = 564, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1080, Miss = 349, Miss_rate = 0.323, Pending_hits = 636, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1102, Miss = 361, Miss_rate = 0.328, Pending_hits = 612, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1062, Miss = 344, Miss_rate = 0.324, Pending_hits = 600, Reservation_fails = 0
	L1D_total_cache_accesses = 16324
	L1D_total_cache_misses = 5374
	L1D_total_cache_miss_rate = 0.3292
	L1D_total_cache_pending_hits = 9216
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0065
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3647
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 73248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 132868
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5629
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135284

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5629
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
609, 494, 422, 433, 433, 433, 433, 422, 557, 422, 422, 422, 444, 433, 422, 422, 322, 478, 322, 322, 322, 322, 322, 322, 322, 478, 322, 333, 333, 510, 322, 333, 144, 155, 144, 144, 155, 155, 144, 166, 144, 155, 155, 144, 144, 155, 144, 144, 
gpgpu_n_tot_thrd_icount = 7871072
gpgpu_n_tot_w_icount = 245971
gpgpu_n_stall_shd_mem = 3137
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3647
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41005	W0_Idle:112585	W0_Scoreboard:192777	W1:11982	W2:506	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
single_issue_nums: WS0:122513	WS1:123458	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29176 {8:3647,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 583520 {40:14588,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 252 
max_icnt2mem_latency = 48 
maxmrqlatency = 7 
max_icnt2sh_latency = 30 
averagemflatency = 139 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:159 	178 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16669 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	53 	43 	9 	5698 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	15485 	961 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         4         0         8         0         0         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         4         4         0         0         0         0         0         0         0         0         4         0         0 
dram[2]:         0         0         0         4         0         0         0         4         4         0         0         0         0         0         8         0 
dram[3]:         0         0         0         0         0         0         0         0         4         0         0         0         4         8         4         4 
dram[4]:         0         0         0         0         0         4         0         0         0         0         0         0         0         4         0         0 
dram[5]:         0         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1821         0      2719         0      3206         0         0      1032         0         0         0      1206      1658         0         0         0 
dram[1]:      1240         0      3553      2949      5304         0      1494      1992      1967         0         0         0         0      2339         0         0 
dram[2]:       303         0      1871      3874      1953      1968         0      2770      1019         0         0         0         0         0      1541      2570 
dram[3]:         0         0      1201         0      4849      2435         0      5306      1018      1571         0         0      1756      2446      1350      1390 
dram[4]:      3354         0      2323         0         0      3093         0         0         0         0         0         0      3511      3612         0         0 
dram[5]:         0      3085      3737      3513      1533      1370         0         0         0         0         0         0      1693         0         0         0 
average row accesses per activate:
dram[0]:  3.600000      -nan  6.000000      -nan  8.000000      -nan       inf  8.000000      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan       inf 
dram[1]:  8.000000       inf  4.000000  4.000000  8.000000       inf  4.000000  4.000000  8.000000      -nan      -nan       inf       inf  4.000000      -nan      -nan 
dram[2]:  8.000000       inf  4.000000 12.000000  4.000000  8.000000      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan  5.333333  4.000000 
dram[3]:      -nan      -nan  4.000000      -nan  4.000000  4.000000      -nan  4.000000  4.000000  4.000000      -nan       inf  4.000000 12.000000  4.000000  4.000000 
dram[4]:  4.000000       inf  4.000000      -nan      -nan  8.000000      -nan      -nan      -nan       inf      -nan      -nan  4.000000  4.000000       inf      -nan 
dram[5]:      -nan  8.000000 16.000000  8.000000  8.000000  8.000000       inf      -nan      -nan       inf       inf      -nan  4.000000      -nan      -nan      -nan 
average row locality = 434/66 = 6.575758
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        252       172       248       172       247       172       243       247       181       172       178       247       243       173       174       245
dram[1]:        174       243       246       247       247       243       243       244       243       172       181       243       243       249       175       172
dram[2]:        172       243       243       247       243       243       174       248       247       175       176       174       173       175       247       243
dram[3]:        172       172       244       172       243       243       175       243       247       243       172       243       247       247       247       249
dram[4]:        243       246       243       172       172       247       177       173       176       243       175       173       243       247       245       174
dram[5]:        172       247       247       247       248       243       243       172       179       243       244       176       245       176       172       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83868 n_nop=83764 n_act=17 n_pre=9 n_ref_event=94629129199184 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00186
n_activity=851 dram_eff=0.1833
bk0: 18a 83735i bk1: 0a 83867i bk2: 12a 83786i bk3: 0a 83864i bk4: 16a 83783i bk5: 0a 83864i bk6: 4a 83845i bk7: 8a 83816i bk8: 0a 83863i bk9: 0a 83865i bk10: 0a 83869i bk11: 4a 83852i bk12: 8a 83853i bk13: 0a 83873i bk14: 0a 83873i bk15: 8a 83855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674195
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001860 
total_CMD = 83868 
util_bw = 156 
Wasted_Col = 253 
Wasted_Row = 108 
Idle = 83351 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83868 
n_nop = 83764 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 94629129199184 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 78 
Row_Bus_Util =  0.000310 
CoL_Bus_Util = 0.000930 
Either_Row_CoL_Bus_Util = 0.001240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0093361
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83868 n_nop=83768 n_act=16 n_pre=4 n_ref_event=4560869750798743682 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001908
n_activity=749 dram_eff=0.2136
bk0: 8a 83850i bk1: 4a 83852i bk2: 4a 83853i bk3: 8a 83822i bk4: 8a 83819i bk5: 12a 83847i bk6: 4a 83847i bk7: 4a 83846i bk8: 8a 83849i bk9: 0a 83867i bk10: 0a 83868i bk11: 4a 83850i bk12: 4a 83850i bk13: 12a 83789i bk14: 0a 83864i bk15: 0a 83865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862500
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012195
Bank_Level_Parallism_Col = 1.014451
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001908 
total_CMD = 83868 
util_bw = 160 
Wasted_Col = 233 
Wasted_Row = 48 
Idle = 83427 

BW Util Bottlenecks: 
RCDc_limit = 187 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83868 
n_nop = 83768 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 4 
n_ref = 4560869750798743682 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 80 
Row_Bus_Util =  0.000238 
CoL_Bus_Util = 0.000954 
Either_Row_CoL_Bus_Util = 0.001192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00740449
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83868 n_nop=83760 n_act=17 n_pre=7 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002003
n_activity=848 dram_eff=0.1981
bk0: 8a 83849i bk1: 4a 83849i bk2: 4a 83848i bk3: 12a 83820i bk4: 4a 83848i bk5: 8a 83847i bk6: 0a 83867i bk7: 16a 83757i bk8: 8a 83815i bk9: 0a 83863i bk10: 0a 83864i bk11: 0a 83865i bk12: 0a 83871i bk13: 0a 83875i bk14: 16a 83794i bk15: 4a 83851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821429
Row_Buffer_Locality_read = 0.821429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002003 
total_CMD = 83868 
util_bw = 168 
Wasted_Col = 255 
Wasted_Row = 84 
Idle = 83361 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83868 
n_nop = 83760 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 7 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 84 
Row_Bus_Util =  0.000286 
CoL_Bus_Util = 0.001002 
Either_Row_CoL_Bus_Util = 0.001288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00906186
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83868 n_nop=83769 n_act=17 n_pre=6 n_ref_event=13984 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001812
n_activity=794 dram_eff=0.1914
bk0: 0a 83859i bk1: 0a 83864i bk2: 4a 83846i bk3: 0a 83866i bk4: 4a 83851i bk5: 4a 83851i bk6: 0a 83870i bk7: 4a 83854i bk8: 8a 83823i bk9: 4a 83851i bk10: 0a 83869i bk11: 8a 83852i bk12: 12a 83791i bk13: 12a 83819i bk14: 8a 83816i bk15: 8a 83812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802632
Row_Buffer_Locality_read = 0.802632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001812 
total_CMD = 83868 
util_bw = 152 
Wasted_Col = 255 
Wasted_Row = 72 
Idle = 83389 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83868 
n_nop = 83769 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 13984 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 76 
Row_Bus_Util =  0.000274 
CoL_Bus_Util = 0.000906 
Either_Row_CoL_Bus_Util = 0.001180 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.008573
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83868 n_nop=83806 n_act=11 n_pre=3 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001145
n_activity=481 dram_eff=0.1996
bk0: 4a 83847i bk1: 8a 83839i bk2: 4a 83848i bk3: 0a 83866i bk4: 0a 83866i bk5: 8a 83819i bk6: 0a 83865i bk7: 0a 83866i bk8: 0a 83867i bk9: 4a 83850i bk10: 0a 83871i bk11: 0a 83872i bk12: 4a 83854i bk13: 12a 83792i bk14: 4a 83849i bk15: 0a 83866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854167
Row_Buffer_Locality_read = 0.854167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001145 
total_CMD = 83868 
util_bw = 96 
Wasted_Col = 169 
Wasted_Row = 36 
Idle = 83567 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83868 
n_nop = 83806 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 48 
Row_Bus_Util =  0.000167 
CoL_Bus_Util = 0.000572 
Either_Row_CoL_Bus_Util = 0.000739 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00559212
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83868 n_nop=83783 n_act=13 n_pre=4 n_ref_event=94629131790352 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001622
n_activity=639 dram_eff=0.2128
bk0: 0a 83874i bk1: 8a 83827i bk2: 16a 83824i bk3: 8a 83820i bk4: 8a 83816i bk5: 8a 83845i bk6: 8a 83845i bk7: 0a 83863i bk8: 0a 83865i bk9: 4a 83849i bk10: 4a 83848i bk11: 0a 83865i bk12: 4a 83847i bk13: 0a 83866i bk14: 0a 83868i bk15: 0a 83871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001622 
total_CMD = 83868 
util_bw = 136 
Wasted_Col = 195 
Wasted_Row = 48 
Idle = 83489 

BW Util Bottlenecks: 
RCDc_limit = 156 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83868 
n_nop = 83783 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 94629131790352 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 68 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.000811 
Either_Row_CoL_Bus_Util = 0.001013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00625984

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1902, Miss = 58, Miss_rate = 0.030, Pending_hits = 30, Reservation_fails = 285
L2_cache_bank[1]: Access = 1355, Miss = 20, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1493, Miss = 36, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 83
L2_cache_bank[3]: Access = 1333, Miss = 44, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1484, Miss = 40, Miss_rate = 0.027, Pending_hits = 24, Reservation_fails = 179
L2_cache_bank[5]: Access = 1398, Miss = 44, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1360, Miss = 36, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1371, Miss = 40, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1389, Miss = 16, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1314, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1287, Miss = 40, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1343, Miss = 28, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 17029
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.0255
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 547
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14180
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 306
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14588
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 454
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=17029
icnt_total_pkts_simt_to_mem=5803
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.10523
	minimum = 5
	maximum = 10
Network latency average = 5.10523
	minimum = 5
	maximum = 10
Slowest packet = 21979
Flit latency average = 5.10523
	minimum = 5
	maximum = 10
Slowest flit = 21979
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.081109
	minimum = 0.0409683 (at node 7)
	maximum = 0.242086 (at node 15)
Accepted packet rate average = 0.081109
	minimum = 0.0460894 (at node 22)
	maximum = 0.180633 (at node 15)
Injected flit rate average = 0.081109
	minimum = 0.0409683 (at node 7)
	maximum = 0.242086 (at node 15)
Accepted flit rate average= 0.081109
	minimum = 0.0460894 (at node 22)
	maximum = 0.180633 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.3475 (6 samples)
	minimum = 5 (6 samples)
	maximum = 14.1667 (6 samples)
Network latency average = 5.3475 (6 samples)
	minimum = 5 (6 samples)
	maximum = 14.1667 (6 samples)
Flit latency average = 5.3475 (6 samples)
	minimum = 5 (6 samples)
	maximum = 14.1667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0410327 (6 samples)
	minimum = 0.015888 (6 samples)
	maximum = 0.106258 (6 samples)
Accepted packet rate average = 0.0410327 (6 samples)
	minimum = 0.0199099 (6 samples)
	maximum = 0.073957 (6 samples)
Injected flit rate average = 0.0410327 (6 samples)
	minimum = 0.015888 (6 samples)
	maximum = 0.106258 (6 samples)
Accepted flit rate average = 0.0410327 (6 samples)
	minimum = 0.0199099 (6 samples)
	maximum = 0.073957 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 709003 (inst/sec)
gpgpu_simulation_rate = 2723 (cycle/sec)
gpgpu_silicon_slowdown = 110172x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266178..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266170..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266168..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266160..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266158..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266150..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc28266200..

GPGPU-Sim PTX: cudaLaunch for 0x0x56108e225dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 19774
gpu_sim_insn = 1290400
gpu_ipc =      65.2574
gpu_tot_sim_cycle = 47009
gpu_tot_sim_insn = 8380436
gpu_tot_ipc =     178.2730
gpu_tot_issued_cta = 896
gpu_occupancy = 12.9721% 
gpu_tot_occupancy = 28.6860% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3681
partiton_level_parallism_total  =       0.2783
partiton_level_parallism_util =       1.2097
partiton_level_parallism_util_total  =       1.2560
L2_BW  =       8.3474 GB/Sec
L2_BW_total  =       6.9889 GB/Sec
gpu_total_sim_rate=598602

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 180911
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5629
L1D_cache:
	L1D_cache_core[0]: Access = 2485, Miss = 991, Miss_rate = 0.399, Pending_hits = 662, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2198, Miss = 820, Miss_rate = 0.373, Pending_hits = 732, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2293, Miss = 884, Miss_rate = 0.386, Pending_hits = 794, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2468, Miss = 959, Miss_rate = 0.389, Pending_hits = 780, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2210, Miss = 867, Miss_rate = 0.392, Pending_hits = 625, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2251, Miss = 856, Miss_rate = 0.380, Pending_hits = 756, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2135, Miss = 800, Miss_rate = 0.375, Pending_hits = 756, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1902, Miss = 678, Miss_rate = 0.356, Pending_hits = 768, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2319, Miss = 891, Miss_rate = 0.384, Pending_hits = 720, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1982, Miss = 765, Miss_rate = 0.386, Pending_hits = 648, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1906, Miss = 719, Miss_rate = 0.377, Pending_hits = 720, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1869, Miss = 715, Miss_rate = 0.383, Pending_hits = 661, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2366, Miss = 918, Miss_rate = 0.388, Pending_hits = 734, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2052, Miss = 767, Miss_rate = 0.374, Pending_hits = 720, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2106, Miss = 797, Miss_rate = 0.378, Pending_hits = 684, Reservation_fails = 0
	L1D_total_cache_accesses = 32542
	L1D_total_cache_misses = 12427
	L1D_total_cache_miss_rate = 0.3819
	L1D_total_cache_pending_hits = 10760
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8805
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 87584
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 178495
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5629
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 180911

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5629
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
689, 709, 637, 690, 513, 513, 699, 502, 844, 502, 877, 835, 524, 637, 502, 502, 402, 912, 579, 402, 558, 516, 600, 402, 402, 714, 495, 590, 683, 881, 402, 704, 144, 155, 144, 144, 155, 155, 144, 166, 144, 155, 155, 144, 144, 155, 144, 144, 
gpgpu_n_tot_thrd_icount = 10604928
gpgpu_n_tot_w_icount = 331404
gpgpu_n_stall_shd_mem = 3816
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6952
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48470	W0_Idle:173414	W0_Scoreboard:580468	W1:53059	W2:3808	W3:105	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
single_issue_nums: WS0:165455	WS1:165949	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 55616 {8:6952,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1112320 {40:27808,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 256 
max_icnt2mem_latency = 48 
maxmrqlatency = 10 
max_icnt2sh_latency = 30 
averagemflatency = 147 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:1376 	294 	918 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33862 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	53 	43 	9 	12977 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	30750 	2889 	224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         0        12         8        16         4         4         8        12        16         8         8 
dram[1]:        16        20        16         8        16        12         4         8         8         8         0         4         4         8         4         8 
dram[2]:         8        12        12         8        12         8         8        16        16        20        12         8        12         0        16         4 
dram[3]:         4        16         4        12        16        12         0        12        12        12        20        16        16        12         8         4 
dram[4]:         8        12        12        20         4         8        20        12         4        12         4         4         8         8         8         8 
dram[5]:         8         8        12         8         8         8         0         4         8         8         8         4         4        12        12         4 
maximum service time to same row:
dram[0]:      5081      5958      5460     11489     13659         0      4083      4416      7406      5360     12791      3432      4255      5228      4254      9318 
dram[1]:      5206     11555      9723     12622      5525     14724      2774      4307      4266      4171         0      7553      3968      4532      5573      5370 
dram[2]:      9750      4724     10117     13719     12674     10130      3190      4377      5892      7231      3478      4330      4271         0      4457      8752 
dram[3]:     10339      5717     11441      6228      5527      8701     11282      5306      7136      3965      3542      3436      4463      2650      4838      8757 
dram[4]:      5253      4870     13593      9493      5615      4515      4380      4008     10846      7275      7669      3254      7320      7375      7841      9590 
dram[5]:      4771      9018      6713      4964     13163      7925         0      2849      8456      7144      6474      5088      6731      4041      5639      4307 
average row accesses per activate:
dram[0]:  5.555555  8.000000  6.000000  8.000000  5.333333       inf  9.000000  5.285714  7.000000  5.000000  8.000000  6.666667  6.400000  9.333333  9.333333 20.000000 
dram[1]:  8.800000 20.000000  6.400000 10.000000  9.333333 16.000000  4.000000  4.800000  6.400000  6.666667       inf 10.000000  4.800000  5.333333  8.000000  8.000000 
dram[2]:  9.000000  8.000000  9.000000  9.333333 10.000000  5.600000  8.000000  6.222222  8.000000 24.000000  7.000000  6.666667  5.333333       inf  6.285714  6.000000 
dram[3]: 10.000000 14.666667  4.000000  9.333333  7.333333  6.000000  4.000000  6.400000  6.666667 10.000000 11.000000 12.000000  5.714286  8.000000  4.800000  4.000000 
dram[4]:  9.000000 13.333333  8.000000 12.000000  6.000000  5.500000  8.000000  7.428571  6.000000  9.333333  4.000000  4.000000  7.000000  5.333333 12.000000  8.000000 
dram[5]:  8.000000  6.000000 11.000000  7.333333 10.000000  6.000000       inf  4.000000  5.333333  6.666667  6.666667  6.666667  6.000000  8.000000  8.000000  6.666667 
average row locality = 2647/356 = 7.435393
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        252       251       248       247       250       243       249       250       252       247       249       247       251       247       250       247
dram[1]:        254       247       249       248       250       247       249       250       252       250       243       247       250       250       247       247
dram[2]:        250       250       247       251       247       249       248       250       248       250       250       247       255       243       253       253
dram[3]:        250       250       247       248       256       252       243       249       251       247       249       248       247       248       252       249
dram[4]:        248       253       253       251       252       250       250       250       247       249       248       253       250       254       251       247
dram[5]:        251       250       247       248       249       250       243       249       247       247       250       249       248       251       247       247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144769 n_nop=144228 n_act=69 n_pre=53 n_ref_event=94629129199184 n_req=419 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.005789
n_activity=3917 dram_eff=0.2139
bk0: 50a 144500i bk1: 24a 144653i bk2: 36a 144568i bk3: 16a 144709i bk4: 32a 144562i bk5: 4a 144746i bk6: 36a 144625i bk7: 36a 144523i bk8: 28a 144645i bk9: 20a 144641i bk10: 8a 144713i bk11: 20a 144673i bk12: 32a 144621i bk13: 28a 144692i bk14: 28a 144688i bk15: 20a 144724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854415
Row_Buffer_Locality_read = 0.856459
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.046296
Bank_Level_Parallism_Col = 0.674195
Bank_Level_Parallism_Ready = 1.011933
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005789 
total_CMD = 144769 
util_bw = 838 
Wasted_Col = 1007 
Wasted_Row = 613 
Idle = 142311 

BW Util Bottlenecks: 
RCDc_limit = 803 
RCDWRc_limit = 6 
WTRc_limit = 0 
RTWc_limit = 13 
CCDLc_limit = 209 
rwq = 0 
CCDLc_limit_alone = 205 
WTRc_limit_alone = 0 
RTWc_limit_alone = 9 

Commands details: 
total_CMD = 144769 
n_nop = 144228 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 69 
n_pre = 53 
n_ref = 94629129199184 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 419 
Row_Bus_Util =  0.000843 
CoL_Bus_Util = 0.002894 
Either_Row_CoL_Bus_Util = 0.003737 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0275681
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144769 n_nop=144222 n_act=62 n_pre=46 n_ref_event=4560869750798743682 n_req=440 n_rd=440 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006079
n_activity=3737 dram_eff=0.2355
bk0: 44a 144605i bk1: 40a 144662i bk2: 32a 144623i bk3: 40a 144654i bk4: 56a 144563i bk5: 16a 144714i bk6: 12a 144688i bk7: 24a 144618i bk8: 32a 144625i bk9: 20a 144678i bk10: 16a 144745i bk11: 20a 144690i bk12: 24a 144601i bk13: 32a 144598i bk14: 16a 144718i bk15: 16a 144713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872727
Row_Buffer_Locality_read = 0.872727
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055475
Bank_Level_Parallism_Col = 1.048225
Bank_Level_Parallism_Ready = 1.006818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.044876 

BW Util details:
bwutil = 0.006079 
total_CMD = 144769 
util_bw = 880 
Wasted_Col = 892 
Wasted_Row = 515 
Idle = 142482 

BW Util Bottlenecks: 
RCDc_limit = 722 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144769 
n_nop = 144222 
Read = 440 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 62 
n_pre = 46 
n_ref = 4560869750798743682 
n_req = 440 
total_req = 440 

Dual Bus Interface Util: 
issued_total_row = 108 
issued_total_col = 440 
Row_Bus_Util =  0.000746 
CoL_Bus_Util = 0.003039 
Either_Row_CoL_Bus_Util = 0.003778 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001828 
queue_avg = 0.026021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0260208
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144769 n_nop=144189 n_act=66 n_pre=50 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00641
n_activity=4078 dram_eff=0.2276
bk0: 36a 144652i bk1: 32a 144618i bk2: 36a 144651i bk3: 28a 144649i bk4: 20a 144719i bk5: 28a 144623i bk6: 24a 144685i bk7: 56a 144501i bk8: 24a 144681i bk9: 24a 144716i bk10: 28a 144648i bk11: 20a 144689i bk12: 32a 144594i bk13: 8a 144757i bk14: 44a 144565i bk15: 24a 144659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866379
Row_Buffer_Locality_read = 0.866379
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.028635
Bank_Level_Parallism_Col = 1.025770
Bank_Level_Parallism_Ready = 1.010776
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023256 

BW Util details:
bwutil = 0.006410 
total_CMD = 144769 
util_bw = 928 
Wasted_Col = 967 
Wasted_Row = 580 
Idle = 142294 

BW Util Bottlenecks: 
RCDc_limit = 768 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 210 
rwq = 0 
CCDLc_limit_alone = 210 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144769 
n_nop = 144189 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 464 
Row_Bus_Util =  0.000801 
CoL_Bus_Util = 0.003205 
Either_Row_CoL_Bus_Util = 0.004006 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0279272
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144769 n_nop=144167 n_act=69 n_pre=53 n_ref_event=13984 n_req=480 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006631
n_activity=4196 dram_eff=0.2288
bk0: 20a 144681i bk1: 44a 144643i bk2: 8a 144712i bk3: 28a 144643i bk4: 44a 144584i bk5: 36a 144585i bk6: 4a 144747i bk7: 32a 144626i bk8: 40a 144583i bk9: 20a 144714i bk10: 44a 144661i bk11: 48a 144628i bk12: 40a 144566i bk13: 32a 144628i bk14: 24a 144627i bk15: 16a 144652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023100
Bank_Level_Parallism_Col = 1.021842
Bank_Level_Parallism_Ready = 1.008333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021842 

BW Util details:
bwutil = 0.006631 
total_CMD = 144769 
util_bw = 960 
Wasted_Col = 1033 
Wasted_Row = 618 
Idle = 142158 

BW Util Bottlenecks: 
RCDc_limit = 815 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 224 
rwq = 0 
CCDLc_limit_alone = 224 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144769 
n_nop = 144167 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 13984 
n_req = 480 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 480 
Row_Bus_Util =  0.000843 
CoL_Bus_Util = 0.003316 
Either_Row_CoL_Bus_Util = 0.004158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0292397
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144769 n_nop=144196 n_act=67 n_pre=51 n_ref_event=0 n_req=456 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0063
n_activity=3654 dram_eff=0.2496
bk0: 36a 144663i bk1: 40a 144649i bk2: 24a 144678i bk3: 36a 144638i bk4: 12a 144671i bk5: 44a 144495i bk6: 40a 144619i bk7: 52a 144544i bk8: 12a 144707i bk9: 28a 144641i bk10: 8a 144721i bk11: 8a 144715i bk12: 28a 144652i bk13: 48a 144477i bk14: 24a 144670i bk15: 16a 144711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866228
Row_Buffer_Locality_read = 0.866228
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.103339
Bank_Level_Parallism_Col = 1.099499
Bank_Level_Parallism_Ready = 1.032751
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093867 

BW Util details:
bwutil = 0.006300 
total_CMD = 144769 
util_bw = 912 
Wasted_Col = 931 
Wasted_Row = 553 
Idle = 142373 

BW Util Bottlenecks: 
RCDc_limit = 747 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 224 
rwq = 0 
CCDLc_limit_alone = 224 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144769 
n_nop = 144196 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 456 
total_req = 456 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 456 
Row_Bus_Util =  0.000815 
CoL_Bus_Util = 0.003150 
Either_Row_CoL_Bus_Util = 0.003958 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001745 
queue_avg = 0.031982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.031982
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144769 n_nop=144277 n_act=60 n_pre=44 n_ref_event=94629131790352 n_req=388 n_rd=388 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00536
n_activity=3523 dram_eff=0.2203
bk0: 32a 144637i bk1: 36a 144573i bk2: 44a 144629i bk3: 44a 144556i bk4: 20a 144678i bk5: 24a 144645i bk6: 20a 144738i bk7: 12a 144679i bk8: 16a 144685i bk9: 20a 144657i bk10: 20a 144658i bk11: 20a 144680i bk12: 12a 144721i bk13: 32a 144660i bk14: 16a 144723i bk15: 20a 144698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865979
Row_Buffer_Locality_read = 0.865979
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030133
Bank_Level_Parallism_Col = 1.020729
Bank_Level_Parallism_Ready = 1.002571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015725 

BW Util details:
bwutil = 0.005360 
total_CMD = 144769 
util_bw = 776 
Wasted_Col = 874 
Wasted_Row = 500 
Idle = 142619 

BW Util Bottlenecks: 
RCDc_limit = 699 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 189 
rwq = 0 
CCDLc_limit_alone = 189 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144769 
n_nop = 144277 
Read = 388 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 44 
n_ref = 94629131790352 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 388 
Row_Bus_Util =  0.000718 
CoL_Bus_Util = 0.002680 
Either_Row_CoL_Bus_Util = 0.003399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0240936

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3342, Miss = 250, Miss_rate = 0.075, Pending_hits = 30, Reservation_fails = 285
L2_cache_bank[1]: Access = 2849, Miss = 168, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3001, Miss = 232, Miss_rate = 0.077, Pending_hits = 12, Reservation_fails = 83
L2_cache_bank[3]: Access = 2747, Miss = 208, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2963, Miss = 244, Miss_rate = 0.082, Pending_hits = 24, Reservation_fails = 179
L2_cache_bank[5]: Access = 2821, Miss = 220, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2753, Miss = 224, Miss_rate = 0.081, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2845, Miss = 257, Miss_rate = 0.090, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2741, Miss = 184, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2773, Miss = 272, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2627, Miss = 180, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2761, Miss = 210, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 34223
L2_total_cache_misses = 2649
L2_total_cache_miss_rate = 0.0774
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 547
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25188
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1965
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6022
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27808
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 454
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=34223
icnt_total_pkts_simt_to_mem=13082
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.17362
	minimum = 5
	maximum = 14
Network latency average = 5.17362
	minimum = 5
	maximum = 14
Slowest packet = 24641
Flit latency average = 5.17362
	minimum = 5
	maximum = 14
Slowest flit = 24641
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0458383
	minimum = 0.0179023 (at node 10)
	maximum = 0.0762618 (at node 17)
Accepted packet rate average = 0.0458383
	minimum = 0.029382 (at node 23)
	maximum = 0.0756043 (at node 0)
Injected flit rate average = 0.0458383
	minimum = 0.0179023 (at node 10)
	maximum = 0.0762618 (at node 17)
Accepted flit rate average= 0.0458383
	minimum = 0.029382 (at node 23)
	maximum = 0.0756043 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.32266 (7 samples)
	minimum = 5 (7 samples)
	maximum = 14.1429 (7 samples)
Network latency average = 5.32266 (7 samples)
	minimum = 5 (7 samples)
	maximum = 14.1429 (7 samples)
Flit latency average = 5.32266 (7 samples)
	minimum = 5 (7 samples)
	maximum = 14.1429 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0417192 (7 samples)
	minimum = 0.0161757 (7 samples)
	maximum = 0.101973 (7 samples)
Accepted packet rate average = 0.0417192 (7 samples)
	minimum = 0.0212631 (7 samples)
	maximum = 0.0741924 (7 samples)
Injected flit rate average = 0.0417192 (7 samples)
	minimum = 0.0161757 (7 samples)
	maximum = 0.101973 (7 samples)
Accepted flit rate average = 0.0417192 (7 samples)
	minimum = 0.0212631 (7 samples)
	maximum = 0.0741924 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 598602 (inst/sec)
gpgpu_simulation_rate = 3357 (cycle/sec)
gpgpu_silicon_slowdown = 89365x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc282661a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc282661a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266198..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266190..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2826618c..

GPGPU-Sim PTX: cudaLaunch for 0x0x56108e225fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2540
gpu_sim_insn = 1132352
gpu_ipc =     445.8079
gpu_tot_sim_cycle = 49549
gpu_tot_sim_insn = 9512788
gpu_tot_ipc =     191.9875
gpu_tot_issued_cta = 1024
gpu_occupancy = 69.8417% 
gpu_tot_occupancy = 31.1433% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0819
partiton_level_parallism_total  =       0.3707
partiton_level_parallism_util =       2.7513
partiton_level_parallism_util_total  =       1.4889
L2_BW  =      25.7915 GB/Sec
L2_BW_total  =       7.9528 GB/Sec
gpu_total_sim_rate=634185

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 207361
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0117
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5629
L1D_cache:
	L1D_cache_core[0]: Access = 2925, Miss = 1287, Miss_rate = 0.440, Pending_hits = 770, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2626, Miss = 1121, Miss_rate = 0.427, Pending_hits = 828, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2733, Miss = 1198, Miss_rate = 0.438, Pending_hits = 890, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2940, Miss = 1288, Miss_rate = 0.438, Pending_hits = 888, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2658, Miss = 1189, Miss_rate = 0.447, Pending_hits = 721, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2679, Miss = 1143, Miss_rate = 0.427, Pending_hits = 864, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2551, Miss = 1088, Miss_rate = 0.426, Pending_hits = 852, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2398, Miss = 1032, Miss_rate = 0.430, Pending_hits = 876, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2743, Miss = 1187, Miss_rate = 0.433, Pending_hits = 813, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2466, Miss = 1106, Miss_rate = 0.448, Pending_hits = 756, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2350, Miss = 1035, Miss_rate = 0.440, Pending_hits = 816, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2353, Miss = 1071, Miss_rate = 0.455, Pending_hits = 757, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2862, Miss = 1270, Miss_rate = 0.444, Pending_hits = 842, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2512, Miss = 1086, Miss_rate = 0.432, Pending_hits = 828, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2570, Miss = 1117, Miss_rate = 0.435, Pending_hits = 792, Reservation_fails = 0
	L1D_total_cache_accesses = 39366
	L1D_total_cache_misses = 17218
	L1D_total_cache_miss_rate = 0.4374
	L1D_total_cache_pending_hits = 12293
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0049
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 97824
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1047
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204945
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5629
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 207361

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5629
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
765, 774, 713, 755, 600, 578, 764, 567, 920, 578, 942, 900, 589, 702, 556, 589, 489, 977, 655, 467, 634, 581, 654, 478, 478, 801, 571, 666, 759, 957, 467, 769, 209, 209, 209, 220, 242, 231, 220, 242, 220, 220, 231, 209, 220, 231, 198, 209, 
gpgpu_n_tot_thrd_icount = 12204864
gpgpu_n_tot_w_icount = 381402
gpgpu_n_stall_shd_mem = 3816
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7464
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:53424	W0_Idle:179405	W0_Scoreboard:591535	W1:61034	W2:7625	W3:1128	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
single_issue_nums: WS0:190256	WS1:191146	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 59712 {8:7464,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1194240 {40:29856,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 421 
max_icnt2mem_latency = 249 
maxmrqlatency = 10 
max_icnt2sh_latency = 47 
averagemflatency = 153 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:1376 	294 	918 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39951 	736 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	53 	43 	9 	16726 	866 	673 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	34932 	4620 	892 	243 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         0        12         8        16         4         4         8        12        16         8         8 
dram[1]:        16        20        16         8        16        12         4         8         8         8         0         4         4         8         4         8 
dram[2]:         8        12        12         8        12         8         8        16        16        20        12         8        12         0        16         4 
dram[3]:         4        16         4        12        16        12         0        12        12        12        20        16        16        12         8         4 
dram[4]:         8        12        12        20         4         8        20        12         4        12         4         4         8         8         8         8 
dram[5]:         8         8        12         8         8         8         0         4         8         8         8         4         4        12        12         4 
maximum service time to same row:
dram[0]:      5081      5958      5460     11489     13659         0      4083      4416      7406      5360     12791      3432      4255      5228      4254      9318 
dram[1]:      5206     11555      9723     12622      5525     14724      2774      4307      4266      4171         0      7553      3968      4532      5573      5370 
dram[2]:      9750      4724     10117     13719     12674     10130      3190      4377      5892      7231      3478      4330      4271         0      4457      8752 
dram[3]:     10339      5717     11441      6228      5527      8701     11282      5306      7136      3965      3542      3436      4463      2650      4838      8757 
dram[4]:      5253      4870     13593      9493      5615      4515      4380      4008     10846      7275      7669      3254      7320      7375      7841      9590 
dram[5]:      4771      9018      6713      4964     13163      7925         0      2849      8456      7144      6474      5088      6731      4041      5639      4307 
average row accesses per activate:
dram[0]:  5.555555  8.000000  6.000000  8.000000  5.333333       inf  9.000000  5.285714  7.000000  5.000000  8.000000  6.666667  6.400000  9.333333  9.333333 20.000000 
dram[1]:  8.800000 20.000000  6.400000 10.000000  9.333333 16.000000  4.000000  4.800000  6.400000  6.666667       inf 10.000000  4.800000  5.333333  8.000000  8.000000 
dram[2]:  9.000000  8.000000  9.000000  9.333333 10.000000  5.600000  8.000000  6.222222  8.000000 24.000000  7.000000  6.666667  5.333333       inf  6.285714  6.000000 
dram[3]: 10.000000 14.666667  4.000000  9.333333  7.333333  6.000000  4.000000  6.400000  6.666667 10.000000 11.000000 12.000000  5.714286  8.000000  4.800000  4.000000 
dram[4]:  9.000000 13.333333  8.000000 12.000000  6.000000  5.500000  8.000000  7.428571  6.000000  9.333333  4.000000  4.000000  7.000000  5.333333 12.000000  8.000000 
dram[5]:  8.000000  6.000000 11.000000  7.333333 10.000000  6.000000       inf  4.000000  5.333333  6.666667  6.666667  6.666667  6.000000  8.000000  8.000000  6.666667 
average row locality = 2647/356 = 7.435393
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        252       251       248       247       345       253       367       367       421       356       413       346       254       247       250       247
dram[1]:        254       247       249       248       360       290       249       250       344       355       341       333       250       250       247       247
dram[2]:        250       250       247       251       344       289       276       353       356       386       362       334       255       243       253       253
dram[3]:        250       250       247       248       360       275       243       249       334       354       300       353       247       248       252       249
dram[4]:        248       253       253       251       306       355       373       331       346       362       345       342       250       254       251       247
dram[5]:        251       250       247       248       347       330       243       249       366       333       332       357       248       251       247       247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=152590 n_nop=152049 n_act=69 n_pre=53 n_ref_event=94629129199184 n_req=419 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.005492
n_activity=3917 dram_eff=0.2139
bk0: 50a 152321i bk1: 24a 152474i bk2: 36a 152389i bk3: 16a 152530i bk4: 32a 152383i bk5: 4a 152567i bk6: 36a 152446i bk7: 36a 152344i bk8: 28a 152466i bk9: 20a 152462i bk10: 8a 152534i bk11: 20a 152494i bk12: 32a 152442i bk13: 28a 152513i bk14: 28a 152509i bk15: 20a 152545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854415
Row_Buffer_Locality_read = 0.856459
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.046296
Bank_Level_Parallism_Col = 0.674195
Bank_Level_Parallism_Ready = 1.011933
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005492 
total_CMD = 152590 
util_bw = 838 
Wasted_Col = 1007 
Wasted_Row = 613 
Idle = 150132 

BW Util Bottlenecks: 
RCDc_limit = 803 
RCDWRc_limit = 6 
WTRc_limit = 0 
RTWc_limit = 13 
CCDLc_limit = 209 
rwq = 0 
CCDLc_limit_alone = 205 
WTRc_limit_alone = 0 
RTWc_limit_alone = 9 

Commands details: 
total_CMD = 152590 
n_nop = 152049 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 69 
n_pre = 53 
n_ref = 94629129199184 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 419 
Row_Bus_Util =  0.000800 
CoL_Bus_Util = 0.002746 
Either_Row_CoL_Bus_Util = 0.003545 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0261551
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=152590 n_nop=152043 n_act=62 n_pre=46 n_ref_event=4560869750798743682 n_req=440 n_rd=440 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005767
n_activity=3737 dram_eff=0.2355
bk0: 44a 152426i bk1: 40a 152483i bk2: 32a 152444i bk3: 40a 152475i bk4: 56a 152384i bk5: 16a 152535i bk6: 12a 152509i bk7: 24a 152439i bk8: 32a 152446i bk9: 20a 152499i bk10: 16a 152566i bk11: 20a 152511i bk12: 24a 152422i bk13: 32a 152419i bk14: 16a 152539i bk15: 16a 152534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872727
Row_Buffer_Locality_read = 0.872727
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055475
Bank_Level_Parallism_Col = 1.048225
Bank_Level_Parallism_Ready = 1.006818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.044876 

BW Util details:
bwutil = 0.005767 
total_CMD = 152590 
util_bw = 880 
Wasted_Col = 892 
Wasted_Row = 515 
Idle = 150303 

BW Util Bottlenecks: 
RCDc_limit = 722 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152590 
n_nop = 152043 
Read = 440 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 62 
n_pre = 46 
n_ref = 4560869750798743682 
n_req = 440 
total_req = 440 

Dual Bus Interface Util: 
issued_total_row = 108 
issued_total_col = 440 
Row_Bus_Util =  0.000708 
CoL_Bus_Util = 0.002884 
Either_Row_CoL_Bus_Util = 0.003585 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001828 
queue_avg = 0.024687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0246871
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=152590 n_nop=152010 n_act=66 n_pre=50 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006082
n_activity=4078 dram_eff=0.2276
bk0: 36a 152473i bk1: 32a 152439i bk2: 36a 152472i bk3: 28a 152470i bk4: 20a 152540i bk5: 28a 152444i bk6: 24a 152506i bk7: 56a 152322i bk8: 24a 152502i bk9: 24a 152537i bk10: 28a 152469i bk11: 20a 152510i bk12: 32a 152415i bk13: 8a 152578i bk14: 44a 152386i bk15: 24a 152480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866379
Row_Buffer_Locality_read = 0.866379
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.028635
Bank_Level_Parallism_Col = 1.025770
Bank_Level_Parallism_Ready = 1.010776
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023256 

BW Util details:
bwutil = 0.006082 
total_CMD = 152590 
util_bw = 928 
Wasted_Col = 967 
Wasted_Row = 580 
Idle = 150115 

BW Util Bottlenecks: 
RCDc_limit = 768 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 210 
rwq = 0 
CCDLc_limit_alone = 210 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152590 
n_nop = 152010 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 464 
Row_Bus_Util =  0.000760 
CoL_Bus_Util = 0.003041 
Either_Row_CoL_Bus_Util = 0.003801 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0264958
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=152590 n_nop=151988 n_act=69 n_pre=53 n_ref_event=13984 n_req=480 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006291
n_activity=4196 dram_eff=0.2288
bk0: 20a 152502i bk1: 44a 152464i bk2: 8a 152533i bk3: 28a 152464i bk4: 44a 152405i bk5: 36a 152406i bk6: 4a 152568i bk7: 32a 152447i bk8: 40a 152404i bk9: 20a 152535i bk10: 44a 152482i bk11: 48a 152449i bk12: 40a 152387i bk13: 32a 152449i bk14: 24a 152448i bk15: 16a 152473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023100
Bank_Level_Parallism_Col = 1.021842
Bank_Level_Parallism_Ready = 1.008333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021842 

BW Util details:
bwutil = 0.006291 
total_CMD = 152590 
util_bw = 960 
Wasted_Col = 1033 
Wasted_Row = 618 
Idle = 149979 

BW Util Bottlenecks: 
RCDc_limit = 815 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 224 
rwq = 0 
CCDLc_limit_alone = 224 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152590 
n_nop = 151988 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 13984 
n_req = 480 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 480 
Row_Bus_Util =  0.000800 
CoL_Bus_Util = 0.003146 
Either_Row_CoL_Bus_Util = 0.003945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.027741
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=152590 n_nop=152017 n_act=67 n_pre=51 n_ref_event=0 n_req=456 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005977
n_activity=3654 dram_eff=0.2496
bk0: 36a 152484i bk1: 40a 152470i bk2: 24a 152499i bk3: 36a 152459i bk4: 12a 152492i bk5: 44a 152316i bk6: 40a 152440i bk7: 52a 152365i bk8: 12a 152528i bk9: 28a 152462i bk10: 8a 152542i bk11: 8a 152536i bk12: 28a 152473i bk13: 48a 152298i bk14: 24a 152491i bk15: 16a 152532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866228
Row_Buffer_Locality_read = 0.866228
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.103339
Bank_Level_Parallism_Col = 1.099499
Bank_Level_Parallism_Ready = 1.032751
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093867 

BW Util details:
bwutil = 0.005977 
total_CMD = 152590 
util_bw = 912 
Wasted_Col = 931 
Wasted_Row = 553 
Idle = 150194 

BW Util Bottlenecks: 
RCDc_limit = 747 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 224 
rwq = 0 
CCDLc_limit_alone = 224 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152590 
n_nop = 152017 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 456 
total_req = 456 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 456 
Row_Bus_Util =  0.000773 
CoL_Bus_Util = 0.002988 
Either_Row_CoL_Bus_Util = 0.003755 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001745 
queue_avg = 0.030343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0303427
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=152590 n_nop=152098 n_act=60 n_pre=44 n_ref_event=94629131790352 n_req=388 n_rd=388 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005086
n_activity=3523 dram_eff=0.2203
bk0: 32a 152458i bk1: 36a 152394i bk2: 44a 152450i bk3: 44a 152377i bk4: 20a 152499i bk5: 24a 152466i bk6: 20a 152559i bk7: 12a 152500i bk8: 16a 152506i bk9: 20a 152478i bk10: 20a 152479i bk11: 20a 152501i bk12: 12a 152542i bk13: 32a 152481i bk14: 16a 152544i bk15: 20a 152519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865979
Row_Buffer_Locality_read = 0.865979
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030133
Bank_Level_Parallism_Col = 1.020729
Bank_Level_Parallism_Ready = 1.002571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015725 

BW Util details:
bwutil = 0.005086 
total_CMD = 152590 
util_bw = 776 
Wasted_Col = 874 
Wasted_Row = 500 
Idle = 150440 

BW Util Bottlenecks: 
RCDc_limit = 699 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 189 
rwq = 0 
CCDLc_limit_alone = 189 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152590 
n_nop = 152098 
Read = 388 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 44 
n_ref = 94629131790352 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 388 
Row_Bus_Util =  0.000682 
CoL_Bus_Util = 0.002543 
Either_Row_CoL_Bus_Util = 0.003224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0228586

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4997, Miss = 250, Miss_rate = 0.050, Pending_hits = 30, Reservation_fails = 285
L2_cache_bank[1]: Access = 3335, Miss = 168, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3478, Miss = 232, Miss_rate = 0.067, Pending_hits = 12, Reservation_fails = 83
L2_cache_bank[3]: Access = 3205, Miss = 208, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3457, Miss = 244, Miss_rate = 0.071, Pending_hits = 24, Reservation_fails = 179
L2_cache_bank[5]: Access = 3274, Miss = 220, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3219, Miss = 224, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3314, Miss = 257, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3194, Miss = 184, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3259, Miss = 272, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3096, Miss = 180, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3219, Miss = 210, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 41047
L2_total_cache_misses = 2649
L2_total_cache_miss_rate = 0.0645
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 547
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1965
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10798
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29856
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 454
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=41047
icnt_total_pkts_simt_to_mem=18370
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.3699
	minimum = 5
	maximum = 211
Network latency average = 18.3699
	minimum = 5
	maximum = 211
Slowest packet = 49573
Flit latency average = 18.3699
	minimum = 5
	maximum = 211
Slowest flit = 49573
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.176611
	minimum = 0.125984 (at node 5)
	maximum = 0.651575 (at node 15)
Accepted packet rate average = 0.176611
	minimum = 0.12874 (at node 20)
	maximum = 0.599606 (at node 15)
Injected flit rate average = 0.176611
	minimum = 0.125984 (at node 5)
	maximum = 0.651575 (at node 15)
Accepted flit rate average= 0.176611
	minimum = 0.12874 (at node 20)
	maximum = 0.599606 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.95356 (8 samples)
	minimum = 5 (8 samples)
	maximum = 38.75 (8 samples)
Network latency average = 6.95356 (8 samples)
	minimum = 5 (8 samples)
	maximum = 38.75 (8 samples)
Flit latency average = 6.95356 (8 samples)
	minimum = 5 (8 samples)
	maximum = 38.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0585807 (8 samples)
	minimum = 0.0299018 (8 samples)
	maximum = 0.170673 (8 samples)
Accepted packet rate average = 0.0585807 (8 samples)
	minimum = 0.0346977 (8 samples)
	maximum = 0.139869 (8 samples)
Injected flit rate average = 0.0585807 (8 samples)
	minimum = 0.0299018 (8 samples)
	maximum = 0.170673 (8 samples)
Accepted flit rate average = 0.0585807 (8 samples)
	minimum = 0.0346977 (8 samples)
	maximum = 0.139869 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 634185 (inst/sec)
gpgpu_simulation_rate = 3303 (cycle/sec)
gpgpu_silicon_slowdown = 90826x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266178..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266170..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266168..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266160..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266158..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266150..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc28266200..

GPGPU-Sim PTX: cudaLaunch for 0x0x56108e225dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 31804
gpu_sim_insn = 1510919
gpu_ipc =      47.5072
gpu_tot_sim_cycle = 81353
gpu_tot_sim_insn = 11023707
gpu_tot_ipc =     135.5046
gpu_tot_issued_cta = 1152
gpu_occupancy = 28.3992% 
gpu_tot_occupancy = 29.9944% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3368
partiton_level_parallism_total  =       0.7484
partiton_level_parallism_util =       1.9152
partiton_level_parallism_util_total  =       1.7629
L2_BW  =      30.9618 GB/Sec
L2_BW_total  =      16.9479 GB/Sec
gpu_total_sim_rate=479291

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 336321
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0072
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5629
L1D_cache:
	L1D_cache_core[0]: Access = 8318, Miss = 4115, Miss_rate = 0.495, Pending_hits = 965, Reservation_fails = 94
	L1D_cache_core[1]: Access = 7863, Miss = 3901, Miss_rate = 0.496, Pending_hits = 1031, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8558, Miss = 4347, Miss_rate = 0.508, Pending_hits = 1085, Reservation_fails = 254
	L1D_cache_core[3]: Access = 7527, Miss = 3808, Miss_rate = 0.506, Pending_hits = 1085, Reservation_fails = 8
	L1D_cache_core[4]: Access = 7880, Miss = 4004, Miss_rate = 0.508, Pending_hits = 925, Reservation_fails = 84
	L1D_cache_core[5]: Access = 7290, Miss = 3619, Miss_rate = 0.496, Pending_hits = 1045, Reservation_fails = 74
	L1D_cache_core[6]: Access = 7636, Miss = 3823, Miss_rate = 0.501, Pending_hits = 1064, Reservation_fails = 68
	L1D_cache_core[7]: Access = 8425, Miss = 4234, Miss_rate = 0.503, Pending_hits = 1086, Reservation_fails = 0
	L1D_cache_core[8]: Access = 7624, Miss = 3735, Miss_rate = 0.490, Pending_hits = 996, Reservation_fails = 0
	L1D_cache_core[9]: Access = 7794, Miss = 4219, Miss_rate = 0.541, Pending_hits = 1010, Reservation_fails = 45
	L1D_cache_core[10]: Access = 7621, Miss = 3807, Miss_rate = 0.500, Pending_hits = 994, Reservation_fails = 64
	L1D_cache_core[11]: Access = 8101, Miss = 4115, Miss_rate = 0.508, Pending_hits = 972, Reservation_fails = 58
	L1D_cache_core[12]: Access = 7504, Miss = 3655, Miss_rate = 0.487, Pending_hits = 981, Reservation_fails = 0
	L1D_cache_core[13]: Access = 7535, Miss = 3837, Miss_rate = 0.509, Pending_hits = 1031, Reservation_fails = 167
	L1D_cache_core[14]: Access = 8224, Miss = 3935, Miss_rate = 0.478, Pending_hits = 960, Reservation_fails = 0
	L1D_total_cache_accesses = 117900
	L1D_total_cache_misses = 59154
	L1D_total_cache_miss_rate = 0.5017
	L1D_total_cache_pending_hits = 15230
	L1D_total_cache_reservation_fails = 916
	L1D_cache_data_port_util = 0.042
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0043
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41893
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 112160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1623
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 333905
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5629
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336321

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 916
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5629
ctas_completed 1152, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1177, 1436, 1783, 1553, 1325, 1177, 1427, 1146, 1488, 1335, 1417, 1249, 1094, 1093, 1219, 1387, 829, 1421, 1224, 942, 1119, 952, 1141, 1185, 869, 1266, 839, 1288, 1391, 1193, 1017, 1047, 209, 209, 209, 220, 242, 231, 220, 242, 220, 220, 231, 209, 220, 231, 198, 209, 
gpgpu_n_tot_thrd_icount = 20075008
gpgpu_n_tot_w_icount = 627344
gpgpu_n_stall_shd_mem = 17828
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27484
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14725
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:64253	W0_Idle:215632	W0_Scoreboard:1166787	W1:205866	W2:54474	W3:11704	W4:2319	W5:641	W6:84	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
single_issue_nums: WS0:311430	WS1:315914	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 219872 {8:27484,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4397440 {40:109936,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 421 
max_icnt2mem_latency = 249 
maxmrqlatency = 37 
max_icnt2sh_latency = 81 
averagemflatency = 159 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 11 
mrq_lat_table:11857 	576 	3528 	701 	204 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	139857 	3404 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	53 	43 	9 	59133 	971 	675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	72568 	45872 	20122 	4563 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	165 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        24        40        28        32        32        28        28        28        44        36        32        40        24        36 
dram[1]:        40        48        36        60        20        36        24        32        52        48        52        60        37        40        44        20 
dram[2]:        44        40        48        36        36        25        20        28        20        40        40        40        32        48        28        36 
dram[3]:        36        44        44        56        40        36        28        27        52        28        32        32        28        56        36        32 
dram[4]:        60        40        52        28        28        20        28        20        44        44        32        68        48        36        21        32 
dram[5]:        40        45        52        36        28        20        25        20        28        64        40        32        20        32        32        24 
maximum service time to same row:
dram[0]:      7025      7075     10942     11489     13659      4417      6341      6463      7406      6546     12791      6789      6467      6681      6830      9318 
dram[1]:      7053     11555      9723     12622      5694     14724      5194      5390      6665      6767      6717      7553      6718      6457      6735      5911 
dram[2]:      9750      5234     10117     13719     12674     10130      5124      5712      6745      7231      6870      6686      6446      6444      6782      8752 
dram[3]:     10339      7006     11441      7787      5527      8701     11282      5306      7136      8700      6846      6819      6477      5927      6833      8757 
dram[4]:      7104      7395     13593      9493      5615      5884      5283      5207     10846      7275      7669      6714      7320      7375      7841      9590 
dram[5]:      6352      9018      6713      4964     13163      7925      5286      4797      8456      7144      6603      6679      6731      6504      6638      6825 
average row accesses per activate:
dram[0]: 15.333333 20.000000  9.933333 13.722222  7.631579 11.578947 11.733334  7.033333 13.818182 14.181818 22.666666 18.500000 12.333333 11.083333  9.230769 12.500000 
dram[1]: 14.230769 13.928572 12.142858 13.055555  7.304348  6.806452  5.750000  6.176471 13.818182 15.111111 28.799999 21.714285 10.357142 12.071428 13.700000  6.842105 
dram[2]: 16.090910 14.428572 10.650000 12.368421  8.166667  7.612903  7.807693  6.363636 10.500000 23.333334 15.555555 19.500000 11.461538 23.500000 10.470589  9.470589 
dram[3]: 13.000000 18.363636 12.250000 15.466666  7.956522  8.964286  7.750000  6.636364 13.454545 13.333333 17.777779 15.555555  9.812500 10.500000  8.333333 11.272727 
dram[4]: 16.714285 18.666666 17.000000 15.153846 11.071428  5.142857  7.593750  5.850000 21.142857 18.500000 17.714285 21.714285 12.076923  9.526316  8.789474  9.533334 
dram[5]: 14.500000 15.214286 12.050000 12.705882 12.857142  5.857143  8.480000  6.344828 15.200000 21.500000 21.000000 17.500000 10.666667  9.400000  9.944445 10.384615 
average row locality = 16872/1549 = 10.892188
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         1         6         4         9        13        19         0         0         0         0         0         0         0         2 
dram[1]:         0         2         3         1         7        12        17        19         0         0         0         0         1         0         5         6 
dram[2]:         1         2         2         1         6         9        14        15         0         0         0         0         1         0         2         3 
dram[3]:         2         2         3         3         6         7        16        16         0         0         0         0         1         1         4         0 
dram[4]:         2         0         1         1         6        12        22        19         0         0         0         0         1         0         5         3 
dram[5]:         1         1         2         3         5        10        18        11         0         0         0         0         0         0         1         1 
total dram writes = 369
min_bank_accesses = 0!
chip skew: 73/53 = 1.38
average mf latency per bank:
dram[0]:     none      none      105667     22101     32942     18811     16942     12682    none      none      none      none      none      none      none       60387
dram[1]:     none       63252     47287    142516     22954     14302     13361     11623    none      none      none      none      411289    none       20580     16822
dram[2]:     114379     63664     61865    128735     26406     19287     17045     15417    none      none      none      none      413171    none       59416     35664
dram[3]:      56061     64240     39333     46527     23947     26513     14262     14081    none      none      none      none      381234    374365     26742    none  
dram[4]:      70713    none      133454    124198     24291     14398     10863     12018    none      none      none      none      386472    none       20889     36708
dram[5]:     131134    133525     69518     40228     29238     15601     13323     20554    none      none      none      none      none      none      114360    112451
maximum mf latency per bank:
dram[0]:        273       274       268       293       345       278       367       367       421       356       413       346       278       269       277       287
dram[1]:        265       282       280       287       360       290       279       286       344       355       341       333       269       302       264       273
dram[2]:        298       268       284       288       344       289       284       353       356       386       362       334       267       283       278       283
dram[3]:        312       264       297       276       360       280       288       293       334       354       300       353       274       271       316       289
dram[4]:        321       264       305       274       306       355       373       331       346       362       345       342       300       286       287       285
dram[5]:        300       289       283       290       347       330       295       279       366       333       332       357       274       278       269       277
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250544 n_nop=247337 n_act=235 n_pre=219 n_ref_event=94629129199184 n_req=2726 n_rd=2674 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.02198
n_activity=17850 dram_eff=0.3086
bk0: 230a 249971i bk1: 180a 250136i bk2: 148a 250014i bk3: 240a 249771i bk4: 140a 249815i bk5: 212a 249760i bk6: 168a 249838i bk7: 192a 249309i bk8: 152a 250098i bk9: 156a 250086i bk10: 136a 250188i bk11: 148a 250215i bk12: 148a 250043i bk13: 132a 250149i bk14: 120a 250135i bk15: 172a 250051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916728
Row_Buffer_Locality_read = 0.925580
Row_Buffer_Locality_write = 0.461538
Bank_Level_Parallism = 1.174032
Bank_Level_Parallism_Col = 0.674195
Bank_Level_Parallism_Ready = 1.053584
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021984 
total_CMD = 250544 
util_bw = 5508 
Wasted_Col = 3619 
Wasted_Row = 2192 
Idle = 239225 

BW Util Bottlenecks: 
RCDc_limit = 2315 
RCDWRc_limit = 157 
WTRc_limit = 79 
RTWc_limit = 580 
CCDLc_limit = 859 
rwq = 0 
CCDLc_limit_alone = 772 
WTRc_limit_alone = 78 
RTWc_limit_alone = 494 

Commands details: 
total_CMD = 250544 
n_nop = 247337 
Read = 2674 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 235 
n_pre = 219 
n_ref = 94629129199184 
n_req = 2726 
total_req = 2754 

Dual Bus Interface Util: 
issued_total_row = 454 
issued_total_col = 2754 
Row_Bus_Util =  0.001812 
CoL_Bus_Util = 0.010992 
Either_Row_CoL_Bus_Util = 0.012800 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000312 
queue_avg = 0.072343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0723426
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250544 n_nop=247164 n_act=281 n_pre=265 n_ref_event=4560869750798743682 n_req=2808 n_rd=2732 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=0.02267
n_activity=19387 dram_eff=0.293
bk0: 184a 250089i bk1: 192a 249957i bk2: 252a 249839i bk3: 232a 249888i bk4: 160a 249726i bk5: 200a 249468i bk6: 168a 249396i bk7: 192a 249177i bk8: 152a 250063i bk9: 136a 250133i bk10: 144a 250271i bk11: 152a 250202i bk12: 144a 250018i bk13: 168a 250038i bk14: 132a 250238i bk15: 124a 249912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902066
Row_Buffer_Locality_read = 0.920205
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.157437
Bank_Level_Parallism_Col = 1.128651
Bank_Level_Parallism_Ready = 1.031272
write_to_read_ratio_blp_rw_average = 0.141742
GrpLevelPara = 1.090257 

BW Util details:
bwutil = 0.022671 
total_CMD = 250544 
util_bw = 5680 
Wasted_Col = 4089 
Wasted_Row = 2702 
Idle = 238073 

BW Util Bottlenecks: 
RCDc_limit = 2490 
RCDWRc_limit = 362 
WTRc_limit = 126 
RTWc_limit = 685 
CCDLc_limit = 972 
rwq = 0 
CCDLc_limit_alone = 873 
WTRc_limit_alone = 124 
RTWc_limit_alone = 588 

Commands details: 
total_CMD = 250544 
n_nop = 247164 
Read = 2732 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 281 
n_pre = 265 
n_ref = 4560869750798743682 
n_req = 2808 
total_req = 2840 

Dual Bus Interface Util: 
issued_total_row = 546 
issued_total_col = 2840 
Row_Bus_Util =  0.002179 
CoL_Bus_Util = 0.011335 
Either_Row_CoL_Bus_Util = 0.013491 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001775 
queue_avg = 0.078657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0786568
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250544 n_nop=247186 n_act=266 n_pre=250 n_ref_event=0 n_req=2821 n_rd=2748 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0227
n_activity=18989 dram_eff=0.2995
bk0: 176a 250131i bk1: 200a 249948i bk2: 208a 249817i bk3: 232a 249810i bk4: 188a 249725i bk5: 224a 249357i bk6: 188a 249324i bk7: 192a 249135i bk8: 84a 250174i bk9: 140a 250225i bk10: 140a 250184i bk11: 156a 250180i bk12: 148a 250104i bk13: 140a 250307i bk14: 176a 250046i bk15: 156a 249985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907125
Row_Buffer_Locality_read = 0.923217
Row_Buffer_Locality_write = 0.301370
Bank_Level_Parallism = 1.207604
Bank_Level_Parallism_Col = 1.201919
Bank_Level_Parallism_Ready = 1.051192
write_to_read_ratio_blp_rw_average = 0.139035
GrpLevelPara = 1.152639 

BW Util details:
bwutil = 0.022703 
total_CMD = 250544 
util_bw = 5688 
Wasted_Col = 3760 
Wasted_Row = 2539 
Idle = 238557 

BW Util Bottlenecks: 
RCDc_limit = 2338 
RCDWRc_limit = 282 
WTRc_limit = 52 
RTWc_limit = 727 
CCDLc_limit = 923 
rwq = 0 
CCDLc_limit_alone = 804 
WTRc_limit_alone = 52 
RTWc_limit_alone = 608 

Commands details: 
total_CMD = 250544 
n_nop = 247186 
Read = 2748 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 266 
n_pre = 250 
n_ref = 0 
n_req = 2821 
total_req = 2844 

Dual Bus Interface Util: 
issued_total_row = 516 
issued_total_col = 2844 
Row_Bus_Util =  0.002060 
CoL_Bus_Util = 0.011351 
Either_Row_CoL_Bus_Util = 0.013403 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000596 
queue_avg = 0.073253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0732526
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250544 n_nop=247112 n_act=275 n_pre=259 n_ref_event=13984 n_req=2869 n_rd=2796 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.02315
n_activity=19229 dram_eff=0.3016
bk0: 152a 249996i bk1: 200a 250075i bk2: 192a 249945i bk3: 228a 249862i bk4: 176a 249739i bk5: 240a 249575i bk6: 200a 249510i bk7: 204a 249313i bk8: 148a 250104i bk9: 120a 250162i bk10: 160a 250211i bk11: 140a 250189i bk12: 156a 250032i bk13: 188a 249907i bk14: 168a 249785i bk15: 124a 250151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905891
Row_Buffer_Locality_read = 0.921674
Row_Buffer_Locality_write = 0.301370
Bank_Level_Parallism = 1.170676
Bank_Level_Parallism_Col = 1.147574
Bank_Level_Parallism_Ready = 1.042612
write_to_read_ratio_blp_rw_average = 0.128544
GrpLevelPara = 1.111531 

BW Util details:
bwutil = 0.023150 
total_CMD = 250544 
util_bw = 5800 
Wasted_Col = 3940 
Wasted_Row = 2537 
Idle = 238267 

BW Util Bottlenecks: 
RCDc_limit = 2460 
RCDWRc_limit = 300 
WTRc_limit = 75 
RTWc_limit = 676 
CCDLc_limit = 937 
rwq = 0 
CCDLc_limit_alone = 835 
WTRc_limit_alone = 74 
RTWc_limit_alone = 575 

Commands details: 
total_CMD = 250544 
n_nop = 247112 
Read = 2796 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 275 
n_pre = 259 
n_ref = 13984 
n_req = 2869 
total_req = 2900 

Dual Bus Interface Util: 
issued_total_row = 534 
issued_total_col = 2900 
Row_Bus_Util =  0.002131 
CoL_Bus_Util = 0.011575 
Either_Row_CoL_Bus_Util = 0.013698 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000583 
queue_avg = 0.075723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0757232
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250544 n_nop=247135 n_act=271 n_pre=255 n_ref_event=0 n_req=2852 n_rd=2776 n_rd_L2_A=0 n_write=0 n_wr_bk=111 bw_util=0.02305
n_activity=18794 dram_eff=0.3072
bk0: 232a 250008i bk1: 168a 250133i bk2: 216a 250053i bk3: 196a 250008i bk4: 148a 249899i bk5: 168a 249240i bk6: 224a 249227i bk7: 216a 249039i bk8: 148a 250141i bk9: 148a 250139i bk10: 124a 250147i bk11: 152a 250195i bk12: 156a 250133i bk13: 180a 249853i bk14: 160a 249830i bk15: 140a 250025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907083
Row_Buffer_Locality_read = 0.922190
Row_Buffer_Locality_write = 0.355263
Bank_Level_Parallism = 1.214174
Bank_Level_Parallism_Col = 1.206783
Bank_Level_Parallism_Ready = 1.062198
write_to_read_ratio_blp_rw_average = 0.139336
GrpLevelPara = 1.155530 

BW Util details:
bwutil = 0.023046 
total_CMD = 250544 
util_bw = 5774 
Wasted_Col = 3833 
Wasted_Row = 2628 
Idle = 238309 

BW Util Bottlenecks: 
RCDc_limit = 2333 
RCDWRc_limit = 269 
WTRc_limit = 89 
RTWc_limit = 630 
CCDLc_limit = 977 
rwq = 0 
CCDLc_limit_alone = 865 
WTRc_limit_alone = 87 
RTWc_limit_alone = 520 

Commands details: 
total_CMD = 250544 
n_nop = 247135 
Read = 2776 
Write = 0 
L2_Alloc = 0 
L2_WB = 111 
n_act = 271 
n_pre = 255 
n_ref = 0 
n_req = 2852 
total_req = 2887 

Dual Bus Interface Util: 
issued_total_row = 526 
issued_total_col = 2887 
Row_Bus_Util =  0.002099 
CoL_Bus_Util = 0.011523 
Either_Row_CoL_Bus_Util = 0.013606 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001173 
queue_avg = 0.080042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0800418
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250544 n_nop=247223 n_act=258 n_pre=242 n_ref_event=94629131790352 n_req=2796 n_rd=2728 n_rd_L2_A=0 n_write=0 n_wr_bk=95 bw_util=0.02253
n_activity=17871 dram_eff=0.3159
bk0: 200a 249889i bk1: 212a 249920i bk2: 236a 249827i bk3: 212a 249837i bk4: 176a 249997i bk5: 152a 249520i bk6: 192a 249394i bk7: 172a 249424i bk8: 152a 250049i bk9: 172a 250153i bk10: 168a 250174i bk11: 140a 250162i bk12: 96a 250215i bk13: 140a 250044i bk14: 176a 249927i bk15: 132a 250087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910587
Row_Buffer_Locality_read = 0.925953
Row_Buffer_Locality_write = 0.294118
Bank_Level_Parallism = 1.255211
Bank_Level_Parallism_Col = 1.219447
Bank_Level_Parallism_Ready = 1.052650
write_to_read_ratio_blp_rw_average = 0.129079
GrpLevelPara = 1.168559 

BW Util details:
bwutil = 0.022535 
total_CMD = 250544 
util_bw = 5646 
Wasted_Col = 3538 
Wasted_Row = 2234 
Idle = 239126 

BW Util Bottlenecks: 
RCDc_limit = 2196 
RCDWRc_limit = 277 
WTRc_limit = 114 
RTWc_limit = 630 
CCDLc_limit = 887 
rwq = 0 
CCDLc_limit_alone = 779 
WTRc_limit_alone = 109 
RTWc_limit_alone = 527 

Commands details: 
total_CMD = 250544 
n_nop = 247223 
Read = 2728 
Write = 0 
L2_Alloc = 0 
L2_WB = 95 
n_act = 258 
n_pre = 242 
n_ref = 94629131790352 
n_req = 2796 
total_req = 2823 

Dual Bus Interface Util: 
issued_total_row = 500 
issued_total_col = 2823 
Row_Bus_Util =  0.001996 
CoL_Bus_Util = 0.011267 
Either_Row_CoL_Bus_Util = 0.013255 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000602 
queue_avg = 0.077028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0770284

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13256, Miss = 1292, Miss_rate = 0.097, Pending_hits = 30, Reservation_fails = 285
L2_cache_bank[1]: Access = 12339, Miss = 1512, Miss_rate = 0.123, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12176, Miss = 1372, Miss_rate = 0.113, Pending_hits = 12, Reservation_fails = 83
L2_cache_bank[3]: Access = 12020, Miss = 1450, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11898, Miss = 1363, Miss_rate = 0.115, Pending_hits = 24, Reservation_fails = 179
L2_cache_bank[5]: Access = 11831, Miss = 1511, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 11360, Miss = 1468, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11733, Miss = 1523, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 11997, Miss = 1473, Miss_rate = 0.123, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 11793, Miss = 1417, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11587, Miss = 1454, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 11631, Miss = 1389, Miss_rate = 0.119, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 143621
L2_total_cache_misses = 17224
L2_total_cache_miss_rate = 0.1199
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 547
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 93508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12367
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32525
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 227
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 543
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109936
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 454
L2_cache_data_port_util = 0.130
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=143621
icnt_total_pkts_simt_to_mem=60884
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.9975
	minimum = 5
	maximum = 79
Network latency average = 8.9975
	minimum = 5
	maximum = 79
Slowest packet = 109701
Flit latency average = 8.9975
	minimum = 5
	maximum = 79
Slowest flit = 109701
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.168961
	minimum = 0.0761225 (at node 12)
	maximum = 0.283109 (at node 16)
Accepted packet rate average = 0.168961
	minimum = 0.108728 (at node 21)
	maximum = 0.249308 (at node 9)
Injected flit rate average = 0.168961
	minimum = 0.0761225 (at node 12)
	maximum = 0.283109 (at node 16)
Accepted flit rate average= 0.168961
	minimum = 0.108728 (at node 21)
	maximum = 0.249308 (at node 9)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.18066 (9 samples)
	minimum = 5 (9 samples)
	maximum = 43.2222 (9 samples)
Network latency average = 7.18066 (9 samples)
	minimum = 5 (9 samples)
	maximum = 43.2222 (9 samples)
Flit latency average = 7.18066 (9 samples)
	minimum = 5 (9 samples)
	maximum = 43.2222 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0708451 (9 samples)
	minimum = 0.0350374 (9 samples)
	maximum = 0.183166 (9 samples)
Accepted packet rate average = 0.0708451 (9 samples)
	minimum = 0.0429233 (9 samples)
	maximum = 0.152029 (9 samples)
Injected flit rate average = 0.0708451 (9 samples)
	minimum = 0.0350374 (9 samples)
	maximum = 0.183166 (9 samples)
Accepted flit rate average = 0.0708451 (9 samples)
	minimum = 0.0429233 (9 samples)
	maximum = 0.152029 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 479291 (inst/sec)
gpgpu_simulation_rate = 3537 (cycle/sec)
gpgpu_silicon_slowdown = 84817x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc282661a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc282661a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266198..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266190..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2826618c..

GPGPU-Sim PTX: cudaLaunch for 0x0x56108e225fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 3449
gpu_sim_insn = 1211812
gpu_ipc =     351.3517
gpu_tot_sim_cycle = 84802
gpu_tot_sim_insn = 12235519
gpu_tot_ipc =     144.2834
gpu_tot_issued_cta = 1280
gpu_occupancy = 81.3698% 
gpu_tot_occupancy = 32.3556% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 70
partiton_level_parallism =       2.5028
partiton_level_parallism_total  =       0.8197
partiton_level_parallism_util =       2.9776
partiton_level_parallism_util_total  =       1.8570
L2_BW  =      28.3018 GB/Sec
L2_BW_total  =      17.4097 GB/Sec
gpu_total_sim_rate=489420

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 366951
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0066
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5629
L1D_cache:
	L1D_cache_core[0]: Access = 8954, Miss = 4623, Miss_rate = 0.516, Pending_hits = 1061, Reservation_fails = 158
	L1D_cache_core[1]: Access = 8583, Miss = 4477, Miss_rate = 0.522, Pending_hits = 1136, Reservation_fails = 106
	L1D_cache_core[2]: Access = 9270, Miss = 4915, Miss_rate = 0.530, Pending_hits = 1191, Reservation_fails = 254
	L1D_cache_core[3]: Access = 8163, Miss = 4316, Miss_rate = 0.529, Pending_hits = 1178, Reservation_fails = 201
	L1D_cache_core[4]: Access = 8592, Miss = 4572, Miss_rate = 0.532, Pending_hits = 1031, Reservation_fails = 134
	L1D_cache_core[5]: Access = 7926, Miss = 4127, Miss_rate = 0.521, Pending_hits = 1139, Reservation_fails = 218
	L1D_cache_core[6]: Access = 8344, Miss = 4387, Miss_rate = 0.526, Pending_hits = 1170, Reservation_fails = 68
	L1D_cache_core[7]: Access = 9141, Miss = 4806, Miss_rate = 0.526, Pending_hits = 1191, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8264, Miss = 4247, Miss_rate = 0.514, Pending_hits = 1090, Reservation_fails = 150
	L1D_cache_core[9]: Access = 8430, Miss = 4727, Miss_rate = 0.561, Pending_hits = 1105, Reservation_fails = 85
	L1D_cache_core[10]: Access = 8337, Miss = 4379, Miss_rate = 0.525, Pending_hits = 1100, Reservation_fails = 110
	L1D_cache_core[11]: Access = 8817, Miss = 4687, Miss_rate = 0.532, Pending_hits = 1078, Reservation_fails = 58
	L1D_cache_core[12]: Access = 8140, Miss = 4163, Miss_rate = 0.511, Pending_hits = 1075, Reservation_fails = 84
	L1D_cache_core[13]: Access = 8247, Miss = 4405, Miss_rate = 0.534, Pending_hits = 1137, Reservation_fails = 188
	L1D_cache_core[14]: Access = 8860, Miss = 4443, Miss_rate = 0.501, Pending_hits = 1056, Reservation_fails = 144
	L1D_total_cache_accesses = 128068
	L1D_total_cache_misses = 67274
	L1D_total_cache_miss_rate = 0.5253
	L1D_total_cache_pending_hits = 16738
	L1D_total_cache_reservation_fails = 1958
	L1D_cache_data_port_util = 0.041
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 122400
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 39278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 364535
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5629
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 366951

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 916
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 309
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 733
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5629
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1264, 1523, 1870, 1640, 1412, 1264, 1514, 1233, 1575, 1422, 1504, 1336, 1181, 1180, 1306, 1474, 916, 1508, 1311, 1029, 1206, 1039, 1228, 1272, 956, 1353, 926, 1375, 1478, 1280, 1104, 1134, 267, 267, 267, 278, 300, 289, 278, 289, 278, 278, 289, 267, 278, 289, 256, 267, 
gpgpu_n_tot_thrd_icount = 21969216
gpgpu_n_tot_w_icount = 686538
gpgpu_n_stall_shd_mem = 17828
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27996
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14725
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:69855	W0_Idle:226820	W0_Scoreboard:1190733	W1:206592	W2:56553	W3:14938	W4:6785	W5:5063	W6:3065	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
single_issue_nums: WS0:341027	WS1:345511	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 223968 {8:27996,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4479360 {40:111984,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 646 
max_icnt2mem_latency = 489 
maxmrqlatency = 37 
max_icnt2sh_latency = 87 
averagemflatency = 165 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 11 
mrq_lat_table:11863 	576 	3528 	701 	204 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	145432 	7509 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	53 	43 	9 	61848 	2783 	3014 	1766 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	78537 	48105 	20573 	4796 	1418 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	169 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        24        40        28        32        32        28        28        28        44        36        32        40        24        36 
dram[1]:        40        48        36        60        20        36        24        32        52        48        52        60        37        40        44        20 
dram[2]:        44        40        48        36        36        25        20        28        20        40        40        40        32        48        28        36 
dram[3]:        36        44        44        56        40        36        28        27        52        28        32        32        28        56        36        32 
dram[4]:        60        40        52        28        28        20        28        20        44        44        32        68        48        36        21        32 
dram[5]:        40        45        52        36        28        20        25        20        28        64        40        32        20        32        32        24 
maximum service time to same row:
dram[0]:      7025      7075     10942     11489     13659      4417      6341      6463      7406      6546     12791      6789      6467      6681      6830      9318 
dram[1]:      7053     11555      9723     12622      5694     14724      5194      5390      6665      6767      6717      7553      6718      6457      6735      5911 
dram[2]:      9750      5234     10117     13719     12674     10130      5124      5712      6745      7231      6870      6686      6446      6444      6782      8752 
dram[3]:     10339      7006     11441      7787      5527      8701     11282      5306      7136      8700      6846      6819      6477      5927      6833      8757 
dram[4]:      7104      7395     13593      9493      5615      5884      5283      5207     10846      7275      7669      6714      7320      7375      7841      9590 
dram[5]:      6352      9018      6713      4964     13163      7925      5286      4797      8456      7144      6603      6679      6731      6504      6638      6825 
average row accesses per activate:
dram[0]: 14.437500 20.000000  9.933333 13.722222  7.631579 11.578947 11.733334  7.033333 13.818182 14.181818 22.666666 18.500000 12.333333 11.083333  9.230769 12.500000 
dram[1]: 14.230769 13.928572 12.142858 13.055555  7.304348  6.806452  5.750000  6.176471 13.818182 15.111111 28.799999 21.714285 10.357142 12.071428 13.700000  6.842105 
dram[2]: 16.090910 14.428572 10.650000 12.368421  8.166667  7.612903  7.807693  6.363636 10.500000 23.333334 15.555555 19.500000 11.461538 23.500000 10.470589  9.470589 
dram[3]: 13.000000 18.363636 12.250000 15.466666  7.956522  8.964286  7.750000  6.636364 13.454545 13.333333 17.777779 15.555555  9.294118 10.500000  8.333333 11.272727 
dram[4]: 16.714285 17.000000 17.000000 15.153846 11.071428  5.142857  7.393939  5.850000 21.142857 18.500000 17.714285 21.714285 12.076923  9.526316  8.789474  9.533334 
dram[5]: 14.500000 15.214286 11.523809 12.705882 12.857142  5.857143  8.480000  6.344828 15.200000 21.500000 21.000000 17.500000 10.666667  9.400000  9.944445 10.384615 
average row locality = 16878/1554 = 10.861004
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         1         6         4         9        13        19         0         0         0         0         0         0         0         2 
dram[1]:         0         2         3         1         7        12        17        19         0         0         0         0         1         0         5         6 
dram[2]:         1         2         2         1         6         9        14        15         0         0         0         0         1         0         2         3 
dram[3]:         2         2         3         3         6         7        16        16         0         0         0         0         3         1         4         0 
dram[4]:         2         2         1         1         6        12        24        19         0         0         0         0         1         0         5         3 
dram[5]:         1         1         3         3         5        10        18        11         0         0         0         0         0         0         1         1 
total dram writes = 376
min_bank_accesses = 0!
chip skew: 76/54 = 1.41
average mf latency per bank:
dram[0]:     none      none      105667     22101     35579     20063     20409     14214    none      none      none      none      none      none      none       60387
dram[1]:     none       63252     47287    142516     25016     15434     15426     13165    none      none      none      none      431657    none       20580     16822
dram[2]:     114379     63664     61865    128735     28605     20629     18960     17455    none      none      none      none      431380    none       59416     35664
dram[3]:      56061     64240     39333     46527     26550     28650     15975     15769    none      none      none      none      133814    398466     26742    none  
dram[4]:      70713     57670    133454    124198     26174     15488     11151     13734    none      none      none      none      405335    none       20889     36708
dram[5]:     131134    133525     46345     40228     32521     17032     15116     23133    none      none      none      none      none      none      114360    112451
maximum mf latency per bank:
dram[0]:        273       274       268       293       461       406       571       596       646       561       600       628       454       444       277       287
dram[1]:        265       282       280       287       549       487       446       393       554       636       578       498       380       411       264       273
dram[2]:        298       268       284       288       469       624       562       614       631       605       590       558       384       418       278       283
dram[3]:        312       264       297       276       535       518       376       433       558       605       502       561       390       422       316       289
dram[4]:        321       264       305       274       456       568       582       596       556       591       622       561       368       376       287       285
dram[5]:        300       289       283       290       567       494       433       415       576       539       543       545       358       321       269       277
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=261164 n_nop=257954 n_act=236 n_pre=220 n_ref_event=94629129199184 n_req=2727 n_rd=2674 n_rd_L2_A=0 n_write=0 n_wr_bk=81 bw_util=0.0211
n_activity=17902 dram_eff=0.3078
bk0: 230a 260572i bk1: 180a 260755i bk2: 148a 260633i bk3: 240a 260390i bk4: 140a 260434i bk5: 212a 260380i bk6: 168a 260458i bk7: 192a 259929i bk8: 152a 260718i bk9: 156a 260706i bk10: 136a 260808i bk11: 148a 260835i bk12: 148a 260663i bk13: 132a 260770i bk14: 120a 260756i bk15: 172a 260672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916392
Row_Buffer_Locality_read = 0.925580
Row_Buffer_Locality_write = 0.452830
Bank_Level_Parallism = 1.173680
Bank_Level_Parallism_Col = 0.674195
Bank_Level_Parallism_Ready = 1.053565
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021098 
total_CMD = 261164 
util_bw = 5510 
Wasted_Col = 3626 
Wasted_Row = 2204 
Idle = 249824 

BW Util Bottlenecks: 
RCDc_limit = 2315 
RCDWRc_limit = 164 
WTRc_limit = 79 
RTWc_limit = 580 
CCDLc_limit = 859 
rwq = 0 
CCDLc_limit_alone = 772 
WTRc_limit_alone = 78 
RTWc_limit_alone = 494 

Commands details: 
total_CMD = 261164 
n_nop = 257954 
Read = 2674 
Write = 0 
L2_Alloc = 0 
L2_WB = 81 
n_act = 236 
n_pre = 220 
n_ref = 94629129199184 
n_req = 2727 
total_req = 2755 

Dual Bus Interface Util: 
issued_total_row = 456 
issued_total_col = 2755 
Row_Bus_Util =  0.001746 
CoL_Bus_Util = 0.010549 
Either_Row_CoL_Bus_Util = 0.012291 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000312 
queue_avg = 0.069401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0694008
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=261164 n_nop=257784 n_act=281 n_pre=265 n_ref_event=4560869750798743682 n_req=2808 n_rd=2732 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=0.02175
n_activity=19387 dram_eff=0.293
bk0: 184a 260709i bk1: 192a 260577i bk2: 252a 260459i bk3: 232a 260508i bk4: 160a 260346i bk5: 200a 260088i bk6: 168a 260016i bk7: 192a 259797i bk8: 152a 260683i bk9: 136a 260753i bk10: 144a 260891i bk11: 152a 260822i bk12: 144a 260638i bk13: 168a 260658i bk14: 132a 260858i bk15: 124a 260532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902066
Row_Buffer_Locality_read = 0.920205
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.157437
Bank_Level_Parallism_Col = 1.128651
Bank_Level_Parallism_Ready = 1.031272
write_to_read_ratio_blp_rw_average = 0.141742
GrpLevelPara = 1.090257 

BW Util details:
bwutil = 0.021749 
total_CMD = 261164 
util_bw = 5680 
Wasted_Col = 4089 
Wasted_Row = 2702 
Idle = 248693 

BW Util Bottlenecks: 
RCDc_limit = 2490 
RCDWRc_limit = 362 
WTRc_limit = 126 
RTWc_limit = 685 
CCDLc_limit = 972 
rwq = 0 
CCDLc_limit_alone = 873 
WTRc_limit_alone = 124 
RTWc_limit_alone = 588 

Commands details: 
total_CMD = 261164 
n_nop = 257784 
Read = 2732 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 281 
n_pre = 265 
n_ref = 4560869750798743682 
n_req = 2808 
total_req = 2840 

Dual Bus Interface Util: 
issued_total_row = 546 
issued_total_col = 2840 
Row_Bus_Util =  0.002091 
CoL_Bus_Util = 0.010874 
Either_Row_CoL_Bus_Util = 0.012942 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001775 
queue_avg = 0.075458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0754583
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=261164 n_nop=257806 n_act=266 n_pre=250 n_ref_event=0 n_req=2821 n_rd=2748 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.02178
n_activity=18989 dram_eff=0.2995
bk0: 176a 260751i bk1: 200a 260568i bk2: 208a 260437i bk3: 232a 260430i bk4: 188a 260345i bk5: 224a 259977i bk6: 188a 259944i bk7: 192a 259755i bk8: 84a 260794i bk9: 140a 260845i bk10: 140a 260804i bk11: 156a 260800i bk12: 148a 260724i bk13: 140a 260927i bk14: 176a 260666i bk15: 156a 260605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907125
Row_Buffer_Locality_read = 0.923217
Row_Buffer_Locality_write = 0.301370
Bank_Level_Parallism = 1.207604
Bank_Level_Parallism_Col = 1.201919
Bank_Level_Parallism_Ready = 1.051192
write_to_read_ratio_blp_rw_average = 0.139035
GrpLevelPara = 1.152639 

BW Util details:
bwutil = 0.021779 
total_CMD = 261164 
util_bw = 5688 
Wasted_Col = 3760 
Wasted_Row = 2539 
Idle = 249177 

BW Util Bottlenecks: 
RCDc_limit = 2338 
RCDWRc_limit = 282 
WTRc_limit = 52 
RTWc_limit = 727 
CCDLc_limit = 923 
rwq = 0 
CCDLc_limit_alone = 804 
WTRc_limit_alone = 52 
RTWc_limit_alone = 608 

Commands details: 
total_CMD = 261164 
n_nop = 257806 
Read = 2748 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 266 
n_pre = 250 
n_ref = 0 
n_req = 2821 
total_req = 2844 

Dual Bus Interface Util: 
issued_total_row = 516 
issued_total_col = 2844 
Row_Bus_Util =  0.001976 
CoL_Bus_Util = 0.010890 
Either_Row_CoL_Bus_Util = 0.012858 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000596 
queue_avg = 0.070274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0702739
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=261164 n_nop=257728 n_act=276 n_pre=260 n_ref_event=13984 n_req=2870 n_rd=2796 n_rd_L2_A=0 n_write=0 n_wr_bk=106 bw_util=0.02222
n_activity=19281 dram_eff=0.301
bk0: 152a 260615i bk1: 200a 260694i bk2: 192a 260564i bk3: 228a 260482i bk4: 176a 260359i bk5: 240a 260195i bk6: 200a 260130i bk7: 204a 259934i bk8: 148a 260725i bk9: 120a 260783i bk10: 160a 260832i bk11: 140a 260810i bk12: 156a 260630i bk13: 188a 260526i bk14: 168a 260404i bk15: 124a 260770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905575
Row_Buffer_Locality_read = 0.921674
Row_Buffer_Locality_write = 0.297297
Bank_Level_Parallism = 1.170315
Bank_Level_Parallism_Col = 1.147388
Bank_Level_Parallism_Ready = 1.042582
write_to_read_ratio_blp_rw_average = 0.129641
GrpLevelPara = 1.111391 

BW Util details:
bwutil = 0.022224 
total_CMD = 261164 
util_bw = 5804 
Wasted_Col = 3948 
Wasted_Row = 2549 
Idle = 248863 

BW Util Bottlenecks: 
RCDc_limit = 2460 
RCDWRc_limit = 307 
WTRc_limit = 75 
RTWc_limit = 676 
CCDLc_limit = 938 
rwq = 0 
CCDLc_limit_alone = 836 
WTRc_limit_alone = 74 
RTWc_limit_alone = 575 

Commands details: 
total_CMD = 261164 
n_nop = 257728 
Read = 2796 
Write = 0 
L2_Alloc = 0 
L2_WB = 106 
n_act = 276 
n_pre = 260 
n_ref = 13984 
n_req = 2870 
total_req = 2902 

Dual Bus Interface Util: 
issued_total_row = 536 
issued_total_col = 2902 
Row_Bus_Util =  0.002052 
CoL_Bus_Util = 0.011112 
Either_Row_CoL_Bus_Util = 0.013156 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000582 
queue_avg = 0.072644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.072644
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=261164 n_nop=257747 n_act=273 n_pre=257 n_ref_event=0 n_req=2855 n_rd=2776 n_rd_L2_A=0 n_write=0 n_wr_bk=115 bw_util=0.02214
n_activity=18909 dram_eff=0.3058
bk0: 232a 260629i bk1: 168a 260734i bk2: 216a 260672i bk3: 196a 260627i bk4: 148a 260519i bk5: 168a 259860i bk6: 224a 259824i bk7: 216a 259658i bk8: 148a 260760i bk9: 148a 260758i bk10: 124a 260767i bk11: 152a 260815i bk12: 156a 260753i bk13: 180a 260474i bk14: 160a 260451i bk15: 140a 260646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906480
Row_Buffer_Locality_read = 0.922190
Row_Buffer_Locality_write = 0.354430
Bank_Level_Parallism = 1.213310
Bank_Level_Parallism_Col = 1.206313
Bank_Level_Parallism_Ready = 1.062112
write_to_read_ratio_blp_rw_average = 0.141292
GrpLevelPara = 1.155177 

BW Util details:
bwutil = 0.022139 
total_CMD = 261164 
util_bw = 5782 
Wasted_Col = 3848 
Wasted_Row = 2652 
Idle = 248882 

BW Util Bottlenecks: 
RCDc_limit = 2333 
RCDWRc_limit = 283 
WTRc_limit = 89 
RTWc_limit = 630 
CCDLc_limit = 978 
rwq = 0 
CCDLc_limit_alone = 866 
WTRc_limit_alone = 87 
RTWc_limit_alone = 520 

Commands details: 
total_CMD = 261164 
n_nop = 257747 
Read = 2776 
Write = 0 
L2_Alloc = 0 
L2_WB = 115 
n_act = 273 
n_pre = 257 
n_ref = 0 
n_req = 2855 
total_req = 2891 

Dual Bus Interface Util: 
issued_total_row = 530 
issued_total_col = 2891 
Row_Bus_Util =  0.002029 
CoL_Bus_Util = 0.011070 
Either_Row_CoL_Bus_Util = 0.013084 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001171 
queue_avg = 0.076787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.076787
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=261164 n_nop=257839 n_act=259 n_pre=243 n_ref_event=94629131790352 n_req=2797 n_rd=2728 n_rd_L2_A=0 n_write=0 n_wr_bk=97 bw_util=0.02163
n_activity=17923 dram_eff=0.3152
bk0: 200a 260509i bk1: 212a 260541i bk2: 236a 260425i bk3: 212a 260456i bk4: 176a 260616i bk5: 152a 260140i bk6: 192a 260014i bk7: 172a 260044i bk8: 152a 260669i bk9: 172a 260773i bk10: 168a 260794i bk11: 140a 260782i bk12: 96a 260835i bk13: 140a 260664i bk14: 176a 260547i bk15: 132a 260707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910261
Row_Buffer_Locality_read = 0.925953
Row_Buffer_Locality_write = 0.289855
Bank_Level_Parallism = 1.254627
Bank_Level_Parallism_Col = 1.219154
Bank_Level_Parallism_Ready = 1.052613
write_to_read_ratio_blp_rw_average = 0.130241
GrpLevelPara = 1.168334 

BW Util details:
bwutil = 0.021634 
total_CMD = 261164 
util_bw = 5650 
Wasted_Col = 3546 
Wasted_Row = 2246 
Idle = 249722 

BW Util Bottlenecks: 
RCDc_limit = 2196 
RCDWRc_limit = 284 
WTRc_limit = 114 
RTWc_limit = 630 
CCDLc_limit = 888 
rwq = 0 
CCDLc_limit_alone = 780 
WTRc_limit_alone = 109 
RTWc_limit_alone = 527 

Commands details: 
total_CMD = 261164 
n_nop = 257839 
Read = 2728 
Write = 0 
L2_Alloc = 0 
L2_WB = 97 
n_act = 259 
n_pre = 243 
n_ref = 94629131790352 
n_req = 2797 
total_req = 2825 

Dual Bus Interface Util: 
issued_total_row = 502 
issued_total_col = 2825 
Row_Bus_Util =  0.001922 
CoL_Bus_Util = 0.010817 
Either_Row_CoL_Bus_Util = 0.012731 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000602 
queue_avg = 0.073896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0738961

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15970, Miss = 3354, Miss_rate = 0.210, Pending_hits = 30, Reservation_fails = 285
L2_cache_bank[1]: Access = 13014, Miss = 1567, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12859, Miss = 1428, Miss_rate = 0.111, Pending_hits = 12, Reservation_fails = 83
L2_cache_bank[3]: Access = 12696, Miss = 1489, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 12581, Miss = 1411, Miss_rate = 0.112, Pending_hits = 24, Reservation_fails = 179
L2_cache_bank[5]: Access = 12507, Miss = 1567, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 12044, Miss = 1504, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 12408, Miss = 1566, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12673, Miss = 1517, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 12468, Miss = 1472, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12262, Miss = 1502, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 12307, Miss = 1429, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 153789
L2_total_cache_misses = 19806
L2_total_cache_miss_rate = 0.1288
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 547
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 95556
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12367
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38063
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 367
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2985
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 111984
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 454
L2_cache_data_port_util = 0.132
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=153789
icnt_total_pkts_simt_to_mem=69516
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 60.0975
	minimum = 5
	maximum = 408
Network latency average = 58.2406
	minimum = 5
	maximum = 389
Slowest packet = 206966
Flit latency average = 58.2406
	minimum = 5
	maximum = 389
Slowest flit = 206966
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.201884
	minimum = 0.156567 (at node 0)
	maximum = 0.786895 (at node 15)
Accepted packet rate average = 0.201884
	minimum = 0.159177 (at node 16)
	maximum = 0.748623 (at node 15)
Injected flit rate average = 0.201884
	minimum = 0.156567 (at node 0)
	maximum = 0.786895 (at node 15)
Accepted flit rate average= 0.201884
	minimum = 0.159177 (at node 16)
	maximum = 0.748623 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.4723 (10 samples)
	minimum = 5 (10 samples)
	maximum = 79.7 (10 samples)
Network latency average = 12.2867 (10 samples)
	minimum = 5 (10 samples)
	maximum = 77.8 (10 samples)
Flit latency average = 12.2867 (10 samples)
	minimum = 5 (10 samples)
	maximum = 77.8 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.083949 (10 samples)
	minimum = 0.0471904 (10 samples)
	maximum = 0.243539 (10 samples)
Accepted packet rate average = 0.083949 (10 samples)
	minimum = 0.0545487 (10 samples)
	maximum = 0.211688 (10 samples)
Injected flit rate average = 0.083949 (10 samples)
	minimum = 0.0471904 (10 samples)
	maximum = 0.243539 (10 samples)
Accepted flit rate average = 0.083949 (10 samples)
	minimum = 0.0545487 (10 samples)
	maximum = 0.211688 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 489420 (inst/sec)
gpgpu_simulation_rate = 3392 (cycle/sec)
gpgpu_silicon_slowdown = 88443x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266178..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266170..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266168..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266160..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266158..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266150..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc28266200..

GPGPU-Sim PTX: cudaLaunch for 0x0x56108e225dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 116714
gpu_sim_insn = 2569542
gpu_ipc =      22.0157
gpu_tot_sim_cycle = 201516
gpu_tot_sim_insn = 14805061
gpu_tot_ipc =      73.4684
gpu_tot_issued_cta = 1408
gpu_occupancy = 55.5399% 
gpu_tot_occupancy = 46.2362% 
max_total_param_size = 0
gpu_stall_dramfull = 198599
gpu_stall_icnt2sh    = 339387
partiton_level_parallism =       2.1109
partiton_level_parallism_total  =       1.5676
partiton_level_parallism_util =       2.4408
partiton_level_parallism_util_total  =       2.2829
L2_BW  =      56.9859 GB/Sec
L2_BW_total  =      40.3314 GB/Sec
gpu_total_sim_rate=255259

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 616162
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5629
L1D_cache:
	L1D_cache_core[0]: Access = 27964, Miss = 20213, Miss_rate = 0.723, Pending_hits = 2781, Reservation_fails = 46727
	L1D_cache_core[1]: Access = 27369, Miss = 19798, Miss_rate = 0.723, Pending_hits = 2857, Reservation_fails = 44025
	L1D_cache_core[2]: Access = 29946, Miss = 21605, Miss_rate = 0.721, Pending_hits = 2998, Reservation_fails = 41364
	L1D_cache_core[3]: Access = 31034, Miss = 23088, Miss_rate = 0.744, Pending_hits = 3323, Reservation_fails = 42066
	L1D_cache_core[4]: Access = 27615, Miss = 20102, Miss_rate = 0.728, Pending_hits = 2769, Reservation_fails = 41814
	L1D_cache_core[5]: Access = 28891, Miss = 21077, Miss_rate = 0.730, Pending_hits = 3016, Reservation_fails = 41836
	L1D_cache_core[6]: Access = 26938, Miss = 19373, Miss_rate = 0.719, Pending_hits = 2830, Reservation_fails = 39508
	L1D_cache_core[7]: Access = 27954, Miss = 20115, Miss_rate = 0.720, Pending_hits = 2928, Reservation_fails = 47324
	L1D_cache_core[8]: Access = 27051, Miss = 19738, Miss_rate = 0.730, Pending_hits = 2777, Reservation_fails = 44557
	L1D_cache_core[9]: Access = 27882, Miss = 20829, Miss_rate = 0.747, Pending_hits = 2868, Reservation_fails = 50898
	L1D_cache_core[10]: Access = 27181, Miss = 20071, Miss_rate = 0.738, Pending_hits = 2792, Reservation_fails = 46469
	L1D_cache_core[11]: Access = 30129, Miss = 21745, Miss_rate = 0.722, Pending_hits = 2949, Reservation_fails = 39997
	L1D_cache_core[12]: Access = 27097, Miss = 19628, Miss_rate = 0.724, Pending_hits = 2801, Reservation_fails = 42444
	L1D_cache_core[13]: Access = 28965, Miss = 21214, Miss_rate = 0.732, Pending_hits = 2906, Reservation_fails = 44810
	L1D_cache_core[14]: Access = 32885, Miss = 24226, Miss_rate = 0.737, Pending_hits = 3285, Reservation_fails = 46080
	L1D_total_cache_accesses = 428901
	L1D_total_cache_misses = 312822
	L1D_total_cache_miss_rate = 0.7294
	L1D_total_cache_pending_hits = 43880
	L1D_total_cache_reservation_fails = 659919
	L1D_cache_data_port_util = 0.027
	L1D_cache_fill_port_util = 0.065
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69343
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 176794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 659182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 136736
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136028
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 737
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 613746
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5629
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 616162

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 592948
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 348
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 65886
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 737
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5629
ctas_completed 1408, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2387, 2437, 2815, 2532, 2556, 2104, 2648, 2062, 2466, 2504, 2418, 2167, 2075, 2042, 2230, 2345, 1988, 2505, 2151, 1922, 2079, 2047, 2184, 2208, 1847, 2350, 1809, 2330, 2318, 2234, 2322, 2122, 267, 267, 267, 278, 300, 289, 278, 289, 278, 278, 289, 267, 278, 289, 256, 267, 
gpgpu_n_tot_thrd_icount = 37248480
gpgpu_n_tot_w_icount = 1164015
gpgpu_n_stall_shd_mem = 531450
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 176794
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 350891
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:519178	W0_Idle:268520	W0_Scoreboard:3465197	W1:315912	W2:140200	W3:89613	W4:69063	W5:51894	W6:30308	W7:19290	W8:9838	W9:4523	W10:2071	W11:909	W12:241	W13:0	W14:10	W15:63	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
single_issue_nums: WS0:580005	WS1:584010	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1414352 {8:176794,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28287040 {40:707176,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1112328 {8:139041,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1422 
max_icnt2mem_latency = 1137 
maxmrqlatency = 223 
max_icnt2sh_latency = 337 
averagemflatency = 344 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 89 
mrq_lat_table:52327 	3223 	15657 	5905 	3509 	1246 	402 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	327136 	363398 	154840 	873 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	53 	43 	9 	185807 	34355 	52122 	38898 	4596 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	93881 	75565 	53932 	54414 	338422 	229270 	763 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	216 	188 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       101       116       105        84        56        80        64        56        72        96       124       116        68        84        56        56 
dram[1]:        68        92        80        78        67        80        37        55        80        92       112       112        88        80        44        45 
dram[2]:        96       100       112        96        88        76        49        36        76       100       112       124        96        68        62        73 
dram[3]:       112        80        80       120        72        81        36        60        96        92       112       128       100       100        57        56 
dram[4]:       104       111        85        89        56        80        52        72        88       104       124       108        88        77        66        64 
dram[5]:       100       116       104       116        63        64        67        68        72        76       108       124        76        92        63        79 
maximum service time to same row:
dram[0]:     11551     11572     11754     17904     13849     14090      8385     10830     13310     20040     14850     26086      9587     11742     15265     13577 
dram[1]:     18499     16960     24123     12622     18454     22385     10580      8258     17623     14588     17740     13192     15804     16901     17559     14232 
dram[2]:     10975      8212     14987     13719     17052     10659     11451      8993     14797     18323     25527     23407     13687     20646     16503     15142 
dram[3]:     12411      8783     18952     10959     22474     23578     14733      7565     25149     18204     25712     25616     21333     10665     16140     19377 
dram[4]:     14766     14982     13593     10684     15912      7827     12173     16976     20056     25106     25463     25625     13355     22161      8804     22535 
dram[5]:     15563     13178     12937     16490     13163     22423      5904     18299     21800     15019     25083     25782     24011     22024     11645     25467 
average row accesses per activate:
dram[0]: 10.989362  9.815534 12.513889 10.163462  8.418181 11.170213  7.407407  6.303371 15.227273 16.418604 19.542856 28.913044 13.240741 11.800000  7.401961  8.673913 
dram[1]:  9.317307 11.463414 11.416667 10.367347  8.956141  9.207208  6.049383  6.406061 14.612245 18.242424 27.869566 26.230770 10.776119 13.557693  7.090000  7.556604 
dram[2]:  9.018182  9.218182 11.011495 10.306123  9.378378  8.902439  6.366864  6.209302 11.603773 21.750000 25.730770 28.291666 11.014925 14.250000  9.413794  8.100000 
dram[3]:  9.452632 10.500000 12.097222 12.283951 10.147368  9.327586  6.254546  5.965714 14.166667 17.333334 17.179487 22.466667 11.557377 10.520548  7.008474  7.054054 
dram[4]: 10.260000 11.986842 12.023809 11.506173  9.714286  8.172132  6.690059  6.777027 17.947369 25.115385 25.035715 41.142857 11.406250 10.764706  7.908257  7.574713 
dram[5]: 10.840909 12.164557 10.602041 13.013699 10.072917  8.127119  6.886076  6.480519 13.750000 13.561403 27.130434 22.500000 10.881356 11.158731  8.075472  8.415730 
average row locality = 82306/8215 = 10.018990
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        75        80        77        80        96       104       211       226        18        12        14        10        26        25        82        87 
dram[1]:        75        53        75        85        93       109       202       231        15        12        10        12        31        27        87        87 
dram[2]:        66        74        81        80       105       112       228       217        30        16        10         6        32        37        87        84 
dram[3]:        72        85        63        83        94       103       203       211        13        15        12        12        20        42        77        80 
dram[4]:        82        57        97        76        98       115       230       197        25         9        10         0        32        27        76        71 
dram[5]:        73        61        75        64       103       122       206       212        17        20         8         6        22        35        89        87 
total dram writes = 7279
min_bank_accesses = 0!
chip skew: 1265/1185 = 1.07
average mf latency per bank:
dram[0]:      31344     28162     27955     27447     20376     19493      9801     10216    216784    234566    389235    587246    206014    216751     24382     21961
dram[1]:      28417     45256     27085     27846     22316     19966     10293      9717    189273    237658    557379    509366    178412    209066     20188     25441
dram[2]:      37818     29743     26682     26459     21127     17881     10732      9714     99246    179847    581049    913900    179394    140115     22930     22134
dram[3]:      26590     25714     31157     24500     19327     20267      9024      9927    188430    199875    405550    497970    248981    123071     22139     23173
dram[4]:      29477     29622     24168     22251     21735     14526     10060      8238    130934    243793    652746    none      191800    143931     28444     18584
dram[5]:      33672     34353     30629     31620     20773     16983     11276      9797    189791    148384    749524    931748    269602    144598     24133     21193
maximum mf latency per bank:
dram[0]:       1126      1195      1288      1341      1086      1301      1222      1212      1256      1301      1056      1322      1259      1074      1222      1224
dram[1]:       1092      1422      1151      1102      1179      1243      1112      1268      1218      1340      1218      1340      1122      1077      1232      1225
dram[2]:       1293      1246      1224      1234      1341      1243      1334      1205      1385      1221      1363      1118      1149      1193      1316      1197
dram[3]:        941      1207      1026      1126      1029      1254       953      1162      1109      1223      1006      1250       913      1031      1097      1113
dram[4]:       1284       928      1277      1072      1147      1070      1189       943      1293      1091      1148      1068      1051       970      1225       888
dram[5]:       1410      1138      1352      1130      1239      1227      1205      1298      1274      1217      1099      1198      1072      1090      1157      1311
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620641 n_nop=603544 n_act=1351 n_pre=1335 n_ref_event=94629129199184 n_req=13801 n_rd=12938 n_rd_L2_A=0 n_write=0 n_wr_bk=1502 bw_util=0.04653
n_activity=85319 dram_eff=0.3385
bk0: 974a 615453i bk1: 953a 614726i bk2: 845a 615661i bk3: 988a 614121i bk4: 857a 614519i bk5: 972a 614633i bk6: 868a 613580i bk7: 973a 611048i bk8: 660a 618126i bk9: 700a 617799i bk10: 676a 618182i bk11: 660a 618613i bk12: 696a 617617i bk13: 692a 617755i bk14: 692a 614636i bk15: 732a 615462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902688
Row_Buffer_Locality_read = 0.933143
Row_Buffer_Locality_write = 0.446118
Bank_Level_Parallism = 1.653753
Bank_Level_Parallism_Col = 0.674195
Bank_Level_Parallism_Ready = 1.156567
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046533 
total_CMD = 620641 
util_bw = 28880 
Wasted_Col = 19609 
Wasted_Row = 11268 
Idle = 560884 

BW Util Bottlenecks: 
RCDc_limit = 8909 
RCDWRc_limit = 2533 
WTRc_limit = 1624 
RTWc_limit = 8048 
CCDLc_limit = 6096 
rwq = 0 
CCDLc_limit_alone = 4627 
WTRc_limit_alone = 1539 
RTWc_limit_alone = 6664 

Commands details: 
total_CMD = 620641 
n_nop = 603544 
Read = 12938 
Write = 0 
L2_Alloc = 0 
L2_WB = 1502 
n_act = 1351 
n_pre = 1335 
n_ref = 94629129199184 
n_req = 13801 
total_req = 14440 

Dual Bus Interface Util: 
issued_total_row = 2686 
issued_total_col = 14440 
Row_Bus_Util =  0.004328 
CoL_Bus_Util = 0.023266 
Either_Row_CoL_Bus_Util = 0.027547 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001696 
queue_avg = 0.302476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.302476
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620641 n_nop=603763 n_act=1382 n_pre=1366 n_ref_event=4560869750798743682 n_req=13542 n_rd=12680 n_rd_L2_A=0 n_write=0 n_wr_bk=1486 bw_util=0.04565
n_activity=85121 dram_eff=0.3328
bk0: 905a 615305i bk1: 893a 615414i bk2: 900a 616108i bk3: 945a 615268i bk4: 948a 614748i bk5: 941a 614717i bk6: 856a 613221i bk7: 913a 612143i bk8: 708a 617811i bk9: 596a 618545i bk10: 636a 618836i bk11: 676a 618808i bk12: 700a 617333i bk13: 684a 618074i bk14: 649a 615961i bk15: 730a 615626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898390
Row_Buffer_Locality_read = 0.931388
Row_Buffer_Locality_write = 0.412993
Bank_Level_Parallism = 1.529730
Bank_Level_Parallism_Col = 1.520506
Bank_Level_Parallism_Ready = 1.138553
write_to_read_ratio_blp_rw_average = 0.304456
GrpLevelPara = 1.308855 

BW Util details:
bwutil = 0.045650 
total_CMD = 620641 
util_bw = 28332 
Wasted_Col = 19916 
Wasted_Row = 11679 
Idle = 560714 

BW Util Bottlenecks: 
RCDc_limit = 8818 
RCDWRc_limit = 2822 
WTRc_limit = 1601 
RTWc_limit = 7319 
CCDLc_limit = 6100 
rwq = 0 
CCDLc_limit_alone = 4687 
WTRc_limit_alone = 1507 
RTWc_limit_alone = 6000 

Commands details: 
total_CMD = 620641 
n_nop = 603763 
Read = 12680 
Write = 0 
L2_Alloc = 0 
L2_WB = 1486 
n_act = 1382 
n_pre = 1366 
n_ref = 4560869750798743682 
n_req = 13542 
total_req = 14166 

Dual Bus Interface Util: 
issued_total_row = 2748 
issued_total_col = 14166 
Row_Bus_Util =  0.004428 
CoL_Bus_Util = 0.022825 
Either_Row_CoL_Bus_Util = 0.027194 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.002133 
queue_avg = 0.263940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.26394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620641 n_nop=603194 n_act=1425 n_pre=1409 n_ref_event=0 n_req=14021 n_rd=13100 n_rd_L2_A=0 n_write=0 n_wr_bk=1562 bw_util=0.04725
n_activity=86569 dram_eff=0.3387
bk0: 932a 614576i bk1: 948a 613913i bk2: 897a 615545i bk3: 948a 614857i bk4: 960a 614592i bk5: 1004a 614003i bk6: 928a 611812i bk7: 928a 611016i bk8: 600a 617336i bk9: 688a 618113i bk10: 664a 618683i bk11: 676a 618608i bk12: 716a 617715i bk13: 716a 617290i bk14: 752a 615815i bk15: 743a 615064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898652
Row_Buffer_Locality_read = 0.931603
Row_Buffer_Locality_write = 0.429967
Bank_Level_Parallism = 1.669999
Bank_Level_Parallism_Col = 1.684596
Bank_Level_Parallism_Ready = 1.162639
write_to_read_ratio_blp_rw_average = 0.316034
GrpLevelPara = 1.356282 

BW Util details:
bwutil = 0.047248 
total_CMD = 620641 
util_bw = 29324 
Wasted_Col = 20077 
Wasted_Row = 11636 
Idle = 559604 

BW Util Bottlenecks: 
RCDc_limit = 9058 
RCDWRc_limit = 2750 
WTRc_limit = 1494 
RTWc_limit = 8857 
CCDLc_limit = 6245 
rwq = 0 
CCDLc_limit_alone = 4615 
WTRc_limit_alone = 1409 
RTWc_limit_alone = 7312 

Commands details: 
total_CMD = 620641 
n_nop = 603194 
Read = 13100 
Write = 0 
L2_Alloc = 0 
L2_WB = 1562 
n_act = 1425 
n_pre = 1409 
n_ref = 0 
n_req = 14021 
total_req = 14662 

Dual Bus Interface Util: 
issued_total_row = 2834 
issued_total_col = 14662 
Row_Bus_Util =  0.004566 
CoL_Bus_Util = 0.023624 
Either_Row_CoL_Bus_Util = 0.028111 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.002809 
queue_avg = 0.296450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.29645
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620641 n_nop=603505 n_act=1423 n_pre=1407 n_ref_event=13984 n_req=13719 n_rd=12861 n_rd_L2_A=0 n_write=0 n_wr_bk=1476 bw_util=0.0462
n_activity=86021 dram_eff=0.3333
bk0: 845a 615877i bk1: 985a 614699i bk2: 828a 616371i bk3: 928a 615482i bk4: 892a 615253i bk5: 996a 614897i bk6: 905a 612616i bk7: 904a 611510i bk8: 672a 617710i bk9: 668a 617894i bk10: 664a 618351i bk11: 668a 618622i bk12: 692a 617922i bk13: 736a 617376i bk14: 757a 615328i bk15: 721a 614546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896640
Row_Buffer_Locality_read = 0.929477
Row_Buffer_Locality_write = 0.404429
Bank_Level_Parallism = 1.582804
Bank_Level_Parallism_Col = 1.587935
Bank_Level_Parallism_Ready = 1.144820
write_to_read_ratio_blp_rw_average = 0.298492
GrpLevelPara = 1.332046 

BW Util details:
bwutil = 0.046201 
total_CMD = 620641 
util_bw = 28674 
Wasted_Col = 19992 
Wasted_Row = 11826 
Idle = 560149 

BW Util Bottlenecks: 
RCDc_limit = 9260 
RCDWRc_limit = 2750 
WTRc_limit = 1664 
RTWc_limit = 7714 
CCDLc_limit = 6077 
rwq = 0 
CCDLc_limit_alone = 4680 
WTRc_limit_alone = 1586 
RTWc_limit_alone = 6395 

Commands details: 
total_CMD = 620641 
n_nop = 603505 
Read = 12861 
Write = 0 
L2_Alloc = 0 
L2_WB = 1476 
n_act = 1423 
n_pre = 1407 
n_ref = 13984 
n_req = 13719 
total_req = 14337 

Dual Bus Interface Util: 
issued_total_row = 2830 
issued_total_col = 14337 
Row_Bus_Util =  0.004560 
CoL_Bus_Util = 0.023100 
Either_Row_CoL_Bus_Util = 0.027610 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.001809 
queue_avg = 0.259599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.259599
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620641 n_nop=603852 n_act=1320 n_pre=1304 n_ref_event=0 n_req=13570 n_rd=12719 n_rd_L2_A=0 n_write=0 n_wr_bk=1480 bw_util=0.04576
n_activity=83032 dram_eff=0.342
bk0: 964a 614490i bk1: 864a 616512i bk2: 932a 615233i bk3: 877a 614500i bk4: 880a 615127i bk5: 917a 613455i bk6: 988a 611715i bk7: 880a 613082i bk8: 668a 617817i bk9: 648a 618429i bk10: 696a 618923i bk11: 576a 619072i bk12: 708a 617613i bk13: 716a 617692i bk14: 793a 615709i bk15: 612a 616304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903169
Row_Buffer_Locality_read = 0.934193
Row_Buffer_Locality_write = 0.439483
Bank_Level_Parallism = 1.610278
Bank_Level_Parallism_Col = 1.627779
Bank_Level_Parallism_Ready = 1.156574
write_to_read_ratio_blp_rw_average = 0.312523
GrpLevelPara = 1.357145 

BW Util details:
bwutil = 0.045756 
total_CMD = 620641 
util_bw = 28398 
Wasted_Col = 19062 
Wasted_Row = 11220 
Idle = 561961 

BW Util Bottlenecks: 
RCDc_limit = 8476 
RCDWRc_limit = 2530 
WTRc_limit = 1403 
RTWc_limit = 7845 
CCDLc_limit = 5937 
rwq = 0 
CCDLc_limit_alone = 4507 
WTRc_limit_alone = 1332 
RTWc_limit_alone = 6486 

Commands details: 
total_CMD = 620641 
n_nop = 603852 
Read = 12719 
Write = 0 
L2_Alloc = 0 
L2_WB = 1480 
n_act = 1320 
n_pre = 1304 
n_ref = 0 
n_req = 13570 
total_req = 14199 

Dual Bus Interface Util: 
issued_total_row = 2624 
issued_total_col = 14199 
Row_Bus_Util =  0.004228 
CoL_Bus_Util = 0.022878 
Either_Row_CoL_Bus_Util = 0.027051 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.002025 
queue_avg = 0.304147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.304147
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620641 n_nop=603709 n_act=1351 n_pre=1335 n_ref_event=94629131790352 n_req=13653 n_rd=12805 n_rd_L2_A=0 n_write=0 n_wr_bk=1472 bw_util=0.04601
n_activity=83856 dram_eff=0.3405
bk0: 903a 615207i bk1: 916a 615785i bk2: 974a 615091i bk3: 900a 615820i bk4: 897a 615326i bk5: 872a 614038i bk6: 948a 612852i bk7: 861a 612561i bk8: 704a 617606i bk9: 760a 617696i bk10: 620a 618813i bk11: 672a 618394i bk12: 624a 618007i bk13: 680a 617533i bk14: 784a 615395i bk15: 690a 616180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901633
Row_Buffer_Locality_read = 0.932683
Row_Buffer_Locality_write = 0.432783
Bank_Level_Parallism = 1.585397
Bank_Level_Parallism_Col = 1.592259
Bank_Level_Parallism_Ready = 1.146811
write_to_read_ratio_blp_rw_average = 0.305038
GrpLevelPara = 1.325250 

BW Util details:
bwutil = 0.046007 
total_CMD = 620641 
util_bw = 28554 
Wasted_Col = 19220 
Wasted_Row = 11302 
Idle = 561565 

BW Util Bottlenecks: 
RCDc_limit = 8714 
RCDWRc_limit = 2589 
WTRc_limit = 1563 
RTWc_limit = 7378 
CCDLc_limit = 6061 
rwq = 0 
CCDLc_limit_alone = 4567 
WTRc_limit_alone = 1463 
RTWc_limit_alone = 5984 

Commands details: 
total_CMD = 620641 
n_nop = 603709 
Read = 12805 
Write = 0 
L2_Alloc = 0 
L2_WB = 1472 
n_act = 1351 
n_pre = 1335 
n_ref = 94629131790352 
n_req = 13653 
total_req = 14277 

Dual Bus Interface Util: 
issued_total_row = 2686 
issued_total_col = 14277 
Row_Bus_Util =  0.004328 
CoL_Bus_Util = 0.023004 
Either_Row_CoL_Bus_Util = 0.027281 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.001831 
queue_avg = 0.258620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.25862

========= L2 cache stats =========
L2_cache_bank[0]: Access = 73208, Miss = 10806, Miss_rate = 0.148, Pending_hits = 36, Reservation_fails = 290
L2_cache_bank[1]: Access = 71955, Miss = 8934, Miss_rate = 0.124, Pending_hits = 10, Reservation_fails = 13
L2_cache_bank[2]: Access = 70429, Miss = 8627, Miss_rate = 0.122, Pending_hits = 18, Reservation_fails = 92
L2_cache_bank[3]: Access = 71451, Miss = 8741, Miss_rate = 0.122, Pending_hits = 6, Reservation_fails = 15
L2_cache_bank[4]: Access = 70627, Miss = 9343, Miss_rate = 0.132, Pending_hits = 25, Reservation_fails = 190
L2_cache_bank[5]: Access = 70334, Miss = 9074, Miss_rate = 0.129, Pending_hits = 7, Reservation_fails = 22
L2_cache_bank[6]: Access = 69422, Miss = 8319, Miss_rate = 0.120, Pending_hits = 7, Reservation_fails = 9
L2_cache_bank[7]: Access = 69827, Miss = 9168, Miss_rate = 0.131, Pending_hits = 10, Reservation_fails = 5
L2_cache_bank[8]: Access = 70482, Miss = 9407, Miss_rate = 0.133, Pending_hits = 2, Reservation_fails = 15
L2_cache_bank[9]: Access = 68505, Miss = 7726, Miss_rate = 0.113, Pending_hits = 2, Reservation_fails = 6
L2_cache_bank[10]: Access = 70393, Miss = 8887, Miss_rate = 0.126, Pending_hits = 7, Reservation_fails = 12
L2_cache_bank[11]: Access = 69974, Miss = 8592, Miss_rate = 0.123, Pending_hits = 11, Reservation_fails = 6
L2_total_cache_accesses = 846607
L2_total_cache_misses = 107624
L2_total_cache_miss_rate = 0.1271
L2_total_cache_pending_hits = 141
L2_total_cache_reservation_fails = 675
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 630059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 58959
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 108485
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3783
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 26738
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 707176
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 139041
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 128
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 454
L2_cache_data_port_util = 0.307
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=846607
icnt_total_pkts_simt_to_mem=315940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 82.7321
	minimum = 5
	maximum = 541
Network latency average = 75.3387
	minimum = 5
	maximum = 541
Slowest packet = 996078
Flit latency average = 75.3363
	minimum = 5
	maximum = 541
Slowest flit = 996119
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.298035
	minimum = 0.128828 (at node 6)
	maximum = 0.505004 (at node 16)
Accepted packet rate average = 0.298035
	minimum = 0.171573 (at node 24)
	maximum = 0.477449 (at node 14)
Injected flit rate average = 0.298051
	minimum = 0.128853 (at node 6)
	maximum = 0.505004 (at node 16)
Accepted flit rate average= 0.298051
	minimum = 0.171625 (at node 24)
	maximum = 0.477449 (at node 14)
Injected packet length average = 1.00006
Accepted packet length average = 1.00006
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.8596 (11 samples)
	minimum = 5 (11 samples)
	maximum = 121.636 (11 samples)
Network latency average = 18.0187 (11 samples)
	minimum = 5 (11 samples)
	maximum = 119.909 (11 samples)
Flit latency average = 18.0184 (11 samples)
	minimum = 5 (11 samples)
	maximum = 119.909 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.103411 (11 samples)
	minimum = 0.054612 (11 samples)
	maximum = 0.267308 (11 samples)
Accepted packet rate average = 0.103411 (11 samples)
	minimum = 0.0651873 (11 samples)
	maximum = 0.235848 (11 samples)
Injected flit rate average = 0.103413 (11 samples)
	minimum = 0.0546143 (11 samples)
	maximum = 0.267308 (11 samples)
Accepted flit rate average = 0.103413 (11 samples)
	minimum = 0.0651919 (11 samples)
	maximum = 0.235848 (11 samples)
Injected packet size average = 1.00001 (11 samples)
Accepted packet size average = 1.00001 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 58 sec (58 sec)
gpgpu_simulation_rate = 255259 (inst/sec)
gpgpu_simulation_rate = 3474 (cycle/sec)
gpgpu_silicon_slowdown = 86355x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc282661a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc282661a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266198..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266190..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2826618c..

GPGPU-Sim PTX: cudaLaunch for 0x0x56108e225fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 3420
gpu_sim_insn = 1431682
gpu_ipc =     418.6205
gpu_tot_sim_cycle = 204936
gpu_tot_sim_insn = 16236743
gpu_tot_ipc =      79.2284
gpu_tot_issued_cta = 1536
gpu_occupancy = 80.0435% 
gpu_tot_occupancy = 46.8445% 
max_total_param_size = 0
gpu_stall_dramfull = 198599
gpu_stall_icnt2sh    = 339442
partiton_level_parallism =       2.5450
partiton_level_parallism_total  =       1.5839
partiton_level_parallism_util =       3.0212
partiton_level_parallism_util_total  =       2.2979
L2_BW  =      28.7439 GB/Sec
L2_BW_total  =      40.1380 GB/Sec
gpu_total_sim_rate=270612

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 646882
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5629
L1D_cache:
	L1D_cache_core[0]: Access = 28604, Miss = 20725, Miss_rate = 0.725, Pending_hits = 2877, Reservation_fails = 46866
	L1D_cache_core[1]: Access = 28089, Miss = 20374, Miss_rate = 0.725, Pending_hits = 2965, Reservation_fails = 44111
	L1D_cache_core[2]: Access = 30666, Miss = 22181, Miss_rate = 0.723, Pending_hits = 3104, Reservation_fails = 41443
	L1D_cache_core[3]: Access = 31674, Miss = 23600, Miss_rate = 0.745, Pending_hits = 3417, Reservation_fails = 42240
	L1D_cache_core[4]: Access = 28335, Miss = 20678, Miss_rate = 0.730, Pending_hits = 2876, Reservation_fails = 41814
	L1D_cache_core[5]: Access = 29531, Miss = 21589, Miss_rate = 0.731, Pending_hits = 3112, Reservation_fails = 41924
	L1D_cache_core[6]: Access = 27658, Miss = 19949, Miss_rate = 0.721, Pending_hits = 2936, Reservation_fails = 39508
	L1D_cache_core[7]: Access = 28594, Miss = 20627, Miss_rate = 0.721, Pending_hits = 3024, Reservation_fails = 47440
	L1D_cache_core[8]: Access = 27691, Miss = 20250, Miss_rate = 0.731, Pending_hits = 2871, Reservation_fails = 44557
	L1D_cache_core[9]: Access = 28522, Miss = 21341, Miss_rate = 0.748, Pending_hits = 2962, Reservation_fails = 51008
	L1D_cache_core[10]: Access = 27901, Miss = 20647, Miss_rate = 0.740, Pending_hits = 2898, Reservation_fails = 46639
	L1D_cache_core[11]: Access = 30849, Miss = 22321, Miss_rate = 0.724, Pending_hits = 3054, Reservation_fails = 40134
	L1D_cache_core[12]: Access = 27737, Miss = 20140, Miss_rate = 0.726, Pending_hits = 2897, Reservation_fails = 42444
	L1D_cache_core[13]: Access = 29685, Miss = 21790, Miss_rate = 0.734, Pending_hits = 3014, Reservation_fails = 44810
	L1D_cache_core[14]: Access = 33605, Miss = 24802, Miss_rate = 0.738, Pending_hits = 3393, Reservation_fails = 46161
	L1D_total_cache_accesses = 439141
	L1D_total_cache_misses = 321014
	L1D_total_cache_miss_rate = 0.7310
	L1D_total_cache_pending_hits = 45400
	L1D_total_cache_reservation_fails = 661099
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.064
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 177306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 659551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 146976
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 143708
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1548
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 644466
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5629
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 646882

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 592948
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 717
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 65886
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1548
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5629
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2474, 2524, 2902, 2619, 2643, 2191, 2735, 2149, 2553, 2591, 2505, 2254, 2162, 2129, 2317, 2432, 2075, 2592, 2238, 2009, 2166, 2134, 2271, 2295, 1934, 2437, 1896, 2417, 2405, 2321, 2409, 2209, 325, 325, 325, 336, 358, 347, 336, 347, 336, 336, 347, 325, 336, 347, 314, 325, 
gpgpu_n_tot_thrd_icount = 39149024
gpgpu_n_tot_w_icount = 1223407
gpgpu_n_stall_shd_mem = 531450
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 177306
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 350891
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:524871	W0_Idle:277759	W0_Scoreboard:3490151	W1:315912	W2:140200	W3:89613	W4:69085	W5:51894	W6:30352	W7:19356	W8:9915	W9:4842	W10:2522	W11:1800	W12:1517	W13:2266	W14:2507	W15:3253	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
single_issue_nums: WS0:609701	WS1:613706	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1418448 {8:177306,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28368960 {40:709224,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177864 {8:147233,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1422 
max_icnt2mem_latency = 1137 
maxmrqlatency = 223 
max_icnt2sh_latency = 337 
averagemflatency = 343 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 88 
mrq_lat_table:52718 	3227 	15725 	5909 	3509 	1246 	402 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	333150 	367090 	155374 	873 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	53 	43 	9 	189081 	36389 	54268 	40148 	4596 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	98898 	78190 	54313 	55271 	339782 	229270 	763 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	221 	190 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       101       116       105        84        56        80        64        56       108        96       124       116        68        84        56        56 
dram[1]:        68        92        80        78        67        80        37        55        80        92       112       112        88        80        44        45 
dram[2]:        96       100       112        96        88        76        49        36        76       100       112       124        96        68        62        73 
dram[3]:       112        80        80       120        72        81        36        60        96        92       112       128       100       100        57        56 
dram[4]:       104       111        85        89        56        80        52        72        88       104       124       108        88        77        66        64 
dram[5]:       100       116       104       116        63        64        67        68        96        76       108       124        76        92        63        79 
maximum service time to same row:
dram[0]:     11551     11572     11754     17904     13849     14090      8385     10830     13310     20040     14850     26086      9587     11742     15265     13577 
dram[1]:     18499     16960     24123     12622     18454     22385     10580      8258     17623     14588     17740     13192     15804     16901     17559     14232 
dram[2]:     10975      8212     14987     13719     17052     10659     11451      8993     14797     18323     25527     23407     13687     20646     16503     15142 
dram[3]:     12411      8783     18952     10959     22474     23578     14733      7565     25149     18204     25712     25616     21333     10665     16140     19377 
dram[4]:     14766     14982     13593     10684     15912      7827     12173     16976     20056     25106     25463     25625     13355     22161      8804     22535 
dram[5]:     15563     13178     12937     16490     13163     22423      5904     18299     21800     15019     25083     25782     24011     22024     11645     25467 
average row accesses per activate:
dram[0]: 10.989362  9.815534 12.513889 10.163462  8.427273 11.170213  7.407407  6.303371 15.511111 16.590910 19.444445 27.875000 13.240741 11.622951  7.401961  8.728261 
dram[1]:  9.317307 11.463414 11.416667 10.272727  8.956141  9.207208  6.049383  6.406061 14.880000 18.176470 27.041666 25.703703 10.776119 13.339622  7.090000  7.556604 
dram[2]:  9.018182  9.218182 11.011495 10.306123  9.378378  8.902439  6.366864  6.209302 12.277778 22.060606 25.370371 28.291666 11.014925 14.250000  9.425287  8.110000 
dram[3]:  9.452632 10.500000 11.945206 12.283951 10.062500  9.327586  6.254546  5.965714 14.204082 17.600000 17.049999 23.133333 11.557377 10.520548  7.016949  7.072072 
dram[4]: 10.260000 11.844156 12.023809 11.506173  9.714286  8.172132  6.690059  6.777027 19.000000 24.629629 24.586206 41.142857 11.406250 10.764706  7.908257  7.586207 
dram[5]: 10.840909 12.164557 10.602041 13.013699 10.072917  8.127119  6.886076  6.480519 14.094339 13.810345 26.333334 21.903225 10.881356 11.158731  8.094339  8.333333 
average row locality = 82773/8242 = 10.042830
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        75        80        77        80        96       104       211       226        18        12        14        10        26        26        82        92 
dram[1]:        75        53        75        87        93       109       202       231        15        12        10        12        31        30        87        87 
dram[2]:        66        74        81        80       105       112       228       217        30        16        10         6        32        37        89        84 
dram[3]:        72        85        64        83        96       103       203       211        13        15        12        12        20        42        79        81 
dram[4]:        82        59        97        76        98       115       230       197        25         9        10         0        32        27        76        73 
dram[5]:        73        61        75        64       103       122       206       212        17        20         8         6        22        35        92        89 
total dram writes = 7307
min_bank_accesses = 0!
chip skew: 1267/1191 = 1.06
average mf latency per bank:
dram[0]:      31344     28162     27955     27447     20489     19598     10010     10345    259873    239301    393221    591557    207023    209101     24382     20767
dram[1]:      28417     45256     27085     27205     22463     20097     10434      9830    193169    242422    561757    512747    179072    188757     20188     25441
dram[2]:      37818     29743     26682     26459     21245     18008     10853      9850    101331    183734    585278    921091    179956    140648     22414     22134
dram[3]:      26590     25714     30670     24500     19088     20428      9156     10049    192668    203967    409058    501582    249884    123493     21579     22887
dram[4]:      29477     28618     24168     22251     21837     14644     10185      8395    133565    249891    657104    none      192400    144544     28444     18075
dram[5]:      33672     34353     30629     31620     20924     17092     11412      9931    193211    151266    754708    938668    270439    145097     23346     20716
maximum mf latency per bank:
dram[0]:       1126      1195      1288      1341      1086      1301      1222      1212      1256      1301      1056      1322      1259      1074      1222      1224
dram[1]:       1092      1422      1151      1102      1179      1243      1112      1268      1218      1340      1218      1340      1122      1077      1232      1225
dram[2]:       1293      1246      1224      1234      1341      1243      1334      1205      1385      1221      1363      1118      1149      1193      1316      1197
dram[3]:        941      1207      1026      1126      1029      1254       953      1162      1109      1223      1006      1250       913      1031      1097      1113
dram[4]:       1284       928      1277      1072      1147      1070      1189       943      1293      1091      1148      1068      1051       970      1225       888
dram[5]:       1410      1138      1352      1130      1239      1227      1205      1298      1274      1217      1099      1198      1072      1090      1157      1311
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=631172 n_nop=613983 n_act=1356 n_pre=1340 n_ref_event=94629129199184 n_req=13880 n_rd=13010 n_rd_L2_A=0 n_write=0 n_wr_bk=1512 bw_util=0.04602
n_activity=85931 dram_eff=0.338
bk0: 974a 625982i bk1: 953a 625256i bk2: 845a 626191i bk3: 988a 624653i bk4: 857a 625051i bk5: 972a 625165i bk6: 868a 624114i bk7: 973a 621582i bk8: 688a 628625i bk9: 724a 628302i bk10: 692a 628683i bk11: 664a 629112i bk12: 696a 628146i bk13: 692a 628264i bk14: 692a 625163i bk15: 732a 625980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902882
Row_Buffer_Locality_read = 0.933205
Row_Buffer_Locality_write = 0.449425
Bank_Level_Parallism = 1.650995
Bank_Level_Parallism_Col = 0.674195
Bank_Level_Parallism_Ready = 1.155687
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046016 
total_CMD = 631172 
util_bw = 29044 
Wasted_Col = 19684 
Wasted_Row = 11328 
Idle = 571116 

BW Util Bottlenecks: 
RCDc_limit = 8957 
RCDWRc_limit = 2540 
WTRc_limit = 1626 
RTWc_limit = 8048 
CCDLc_limit = 6114 
rwq = 0 
CCDLc_limit_alone = 4645 
WTRc_limit_alone = 1541 
RTWc_limit_alone = 6664 

Commands details: 
total_CMD = 631172 
n_nop = 613983 
Read = 13010 
Write = 0 
L2_Alloc = 0 
L2_WB = 1512 
n_act = 1356 
n_pre = 1340 
n_ref = 94629129199184 
n_req = 13880 
total_req = 14522 

Dual Bus Interface Util: 
issued_total_row = 2696 
issued_total_col = 14522 
Row_Bus_Util =  0.004271 
CoL_Bus_Util = 0.023008 
Either_Row_CoL_Bus_Util = 0.027233 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.001687 
queue_avg = 0.297841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=631172 n_nop=614212 n_act=1388 n_pre=1372 n_ref_event=4560869750798743682 n_req=13609 n_rd=12744 n_rd_L2_A=0 n_write=0 n_wr_bk=1492 bw_util=0.04511
n_activity=85652 dram_eff=0.3324
bk0: 905a 625835i bk1: 893a 625944i bk2: 900a 626638i bk3: 945a 625777i bk4: 948a 625280i bk5: 941a 625249i bk6: 856a 623754i bk7: 913a 622677i bk8: 736a 628305i bk9: 612a 629044i bk10: 644a 629336i bk11: 688a 629307i bk12: 700a 627862i bk13: 684a 628577i bk14: 649a 626490i bk15: 730a 626156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898450
Row_Buffer_Locality_read = 0.931419
Row_Buffer_Locality_write = 0.412717
Bank_Level_Parallism = 1.527577
Bank_Level_Parallism_Col = 1.518611
Bank_Level_Parallism_Ready = 1.137866
write_to_read_ratio_blp_rw_average = 0.303851
GrpLevelPara = 1.307779 

BW Util details:
bwutil = 0.045110 
total_CMD = 631172 
util_bw = 28472 
Wasted_Col = 19991 
Wasted_Row = 11749 
Idle = 570960 

BW Util Bottlenecks: 
RCDc_limit = 8860 
RCDWRc_limit = 2836 
WTRc_limit = 1601 
RTWc_limit = 7319 
CCDLc_limit = 6121 
rwq = 0 
CCDLc_limit_alone = 4708 
WTRc_limit_alone = 1507 
RTWc_limit_alone = 6000 

Commands details: 
total_CMD = 631172 
n_nop = 614212 
Read = 12744 
Write = 0 
L2_Alloc = 0 
L2_WB = 1492 
n_act = 1388 
n_pre = 1372 
n_ref = 4560869750798743682 
n_req = 13609 
total_req = 14236 

Dual Bus Interface Util: 
issued_total_row = 2760 
issued_total_col = 14236 
Row_Bus_Util =  0.004373 
CoL_Bus_Util = 0.022555 
Either_Row_CoL_Bus_Util = 0.026871 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.002123 
queue_avg = 0.260088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.260088
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=631172 n_nop=613620 n_act=1428 n_pre=1412 n_ref_event=0 n_req=14119 n_rd=13196 n_rd_L2_A=0 n_write=0 n_wr_bk=1565 bw_util=0.04677
n_activity=87135 dram_eff=0.3388
bk0: 932a 625105i bk1: 948a 624443i bk2: 897a 626075i bk3: 948a 625390i bk4: 960a 625125i bk5: 1004a 624536i bk6: 928a 622345i bk7: 928a 621549i bk8: 648a 627827i bk9: 720a 628598i bk10: 680a 629183i bk11: 676a 629137i bk12: 716a 628244i bk13: 716a 627819i bk14: 752a 626341i bk15: 743a 625593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899143
Row_Buffer_Locality_read = 0.931873
Row_Buffer_Locality_write = 0.431203
Bank_Level_Parallism = 1.667809
Bank_Level_Parallism_Col = 1.682279
Bank_Level_Parallism_Ready = 1.161554
write_to_read_ratio_blp_rw_average = 0.314930
GrpLevelPara = 1.355233 

BW Util details:
bwutil = 0.046773 
total_CMD = 631172 
util_bw = 29522 
Wasted_Col = 20124 
Wasted_Row = 11672 
Idle = 569854 

BW Util Bottlenecks: 
RCDc_limit = 9094 
RCDWRc_limit = 2750 
WTRc_limit = 1494 
RTWc_limit = 8857 
CCDLc_limit = 6256 
rwq = 0 
CCDLc_limit_alone = 4626 
WTRc_limit_alone = 1409 
RTWc_limit_alone = 7312 

Commands details: 
total_CMD = 631172 
n_nop = 613620 
Read = 13196 
Write = 0 
L2_Alloc = 0 
L2_WB = 1565 
n_act = 1428 
n_pre = 1412 
n_ref = 0 
n_req = 14119 
total_req = 14761 

Dual Bus Interface Util: 
issued_total_row = 2840 
issued_total_col = 14761 
Row_Bus_Util =  0.004500 
CoL_Bus_Util = 0.023387 
Either_Row_CoL_Bus_Util = 0.027809 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.002792 
queue_avg = 0.291971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.291971
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=631172 n_nop=613942 n_act=1428 n_pre=1412 n_ref_event=13984 n_req=13801 n_rd=12937 n_rd_L2_A=0 n_write=0 n_wr_bk=1484 bw_util=0.0457
n_activity=86642 dram_eff=0.3329
bk0: 845a 626409i bk1: 985a 625232i bk2: 828a 626881i bk3: 928a 626014i bk4: 892a 625766i bk5: 996a 625428i bk6: 905a 623148i bk7: 904a 622043i bk8: 688a 628204i bk9: 696a 628394i bk10: 676a 628850i bk11: 688a 629150i bk12: 692a 628450i bk13: 736a 627904i bk14: 757a 625854i bk15: 721a 625067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896892
Row_Buffer_Locality_read = 0.929659
Row_Buffer_Locality_write = 0.406250
Bank_Level_Parallism = 1.580369
Bank_Level_Parallism_Col = 1.585589
Bank_Level_Parallism_Ready = 1.143981
write_to_read_ratio_blp_rw_average = 0.298084
GrpLevelPara = 1.330721 

BW Util details:
bwutil = 0.045696 
total_CMD = 631172 
util_bw = 28842 
Wasted_Col = 20066 
Wasted_Row = 11886 
Idle = 570378 

BW Util Bottlenecks: 
RCDc_limit = 9296 
RCDWRc_limit = 2764 
WTRc_limit = 1664 
RTWc_limit = 7723 
CCDLc_limit = 6092 
rwq = 0 
CCDLc_limit_alone = 4695 
WTRc_limit_alone = 1586 
RTWc_limit_alone = 6404 

Commands details: 
total_CMD = 631172 
n_nop = 613942 
Read = 12937 
Write = 0 
L2_Alloc = 0 
L2_WB = 1484 
n_act = 1428 
n_pre = 1412 
n_ref = 13984 
n_req = 13801 
total_req = 14421 

Dual Bus Interface Util: 
issued_total_row = 2840 
issued_total_col = 14421 
Row_Bus_Util =  0.004500 
CoL_Bus_Util = 0.022848 
Either_Row_CoL_Bus_Util = 0.027298 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.001799 
queue_avg = 0.255639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.255639
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=631172 n_nop=614309 n_act=1323 n_pre=1307 n_ref_event=0 n_req=13636 n_rd=12783 n_rd_L2_A=0 n_write=0 n_wr_bk=1484 bw_util=0.04521
n_activity=83469 dram_eff=0.3419
bk0: 964a 625021i bk1: 864a 627021i bk2: 932a 625764i bk3: 877a 625031i bk4: 880a 625658i bk5: 917a 623986i bk6: 988a 622246i bk7: 880a 623613i bk8: 708a 628351i bk9: 660a 628931i bk10: 708a 629414i bk11: 576a 629600i bk12: 708a 628143i bk13: 716a 628222i bk14: 793a 626240i bk15: 612a 626832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903417
Row_Buffer_Locality_read = 0.934366
Row_Buffer_Locality_write = 0.439625
Bank_Level_Parallism = 1.608540
Bank_Level_Parallism_Col = 1.625950
Bank_Level_Parallism_Ready = 1.155831
write_to_read_ratio_blp_rw_average = 0.311953
GrpLevelPara = 1.356104 

BW Util details:
bwutil = 0.045208 
total_CMD = 631172 
util_bw = 28534 
Wasted_Col = 19105 
Wasted_Row = 11252 
Idle = 572281 

BW Util Bottlenecks: 
RCDc_limit = 8500 
RCDWRc_limit = 2537 
WTRc_limit = 1403 
RTWc_limit = 7845 
CCDLc_limit = 5949 
rwq = 0 
CCDLc_limit_alone = 4519 
WTRc_limit_alone = 1332 
RTWc_limit_alone = 6486 

Commands details: 
total_CMD = 631172 
n_nop = 614309 
Read = 12783 
Write = 0 
L2_Alloc = 0 
L2_WB = 1484 
n_act = 1323 
n_pre = 1307 
n_ref = 0 
n_req = 13636 
total_req = 14267 

Dual Bus Interface Util: 
issued_total_row = 2630 
issued_total_col = 14267 
Row_Bus_Util =  0.004167 
CoL_Bus_Util = 0.022604 
Either_Row_CoL_Bus_Util = 0.026717 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.002016 
queue_avg = 0.299416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.299416
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=631172 n_nop=614152 n_act=1356 n_pre=1340 n_ref_event=94629131790352 n_req=13728 n_rd=12877 n_rd_L2_A=0 n_write=0 n_wr_bk=1478 bw_util=0.04549
n_activity=84442 dram_eff=0.34
bk0: 903a 625735i bk1: 916a 626314i bk2: 974a 625621i bk3: 900a 626350i bk4: 897a 625860i bk5: 872a 624572i bk6: 948a 623386i bk7: 861a 623096i bk8: 736a 628110i bk9: 788a 628198i bk10: 628a 629313i bk11: 676a 628892i bk12: 624a 628535i bk13: 680a 628061i bk14: 784a 625918i bk15: 690a 626686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901807
Row_Buffer_Locality_read = 0.932748
Row_Buffer_Locality_write = 0.433608
Bank_Level_Parallism = 1.583000
Bank_Level_Parallism_Col = 1.590005
Bank_Level_Parallism_Ready = 1.146017
write_to_read_ratio_blp_rw_average = 0.304311
GrpLevelPara = 1.324013 

BW Util details:
bwutil = 0.045487 
total_CMD = 631172 
util_bw = 28710 
Wasted_Col = 19290 
Wasted_Row = 11362 
Idle = 571810 

BW Util Bottlenecks: 
RCDc_limit = 8762 
RCDWRc_limit = 2596 
WTRc_limit = 1563 
RTWc_limit = 7378 
CCDLc_limit = 6076 
rwq = 0 
CCDLc_limit_alone = 4582 
WTRc_limit_alone = 1463 
RTWc_limit_alone = 5984 

Commands details: 
total_CMD = 631172 
n_nop = 614152 
Read = 12877 
Write = 0 
L2_Alloc = 0 
L2_WB = 1478 
n_act = 1356 
n_pre = 1340 
n_ref = 94629131790352 
n_req = 13728 
total_req = 14355 

Dual Bus Interface Util: 
issued_total_row = 2696 
issued_total_col = 14355 
Row_Bus_Util =  0.004271 
CoL_Bus_Util = 0.022743 
Either_Row_CoL_Bus_Util = 0.026966 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.001821 
queue_avg = 0.254717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.254717

========= L2 cache stats =========
L2_cache_bank[0]: Access = 75944, Miss = 13054, Miss_rate = 0.172, Pending_hits = 36, Reservation_fails = 290
L2_cache_bank[1]: Access = 72635, Miss = 9122, Miss_rate = 0.126, Pending_hits = 10, Reservation_fails = 13
L2_cache_bank[2]: Access = 71117, Miss = 8823, Miss_rate = 0.124, Pending_hits = 18, Reservation_fails = 92
L2_cache_bank[3]: Access = 72131, Miss = 8929, Miss_rate = 0.124, Pending_hits = 6, Reservation_fails = 15
L2_cache_bank[4]: Access = 71315, Miss = 9563, Miss_rate = 0.134, Pending_hits = 25, Reservation_fails = 190
L2_cache_bank[5]: Access = 71014, Miss = 9266, Miss_rate = 0.130, Pending_hits = 7, Reservation_fails = 22
L2_cache_bank[6]: Access = 70110, Miss = 8503, Miss_rate = 0.121, Pending_hits = 7, Reservation_fails = 9
L2_cache_bank[7]: Access = 70507, Miss = 9372, Miss_rate = 0.133, Pending_hits = 10, Reservation_fails = 5
L2_cache_bank[8]: Access = 71162, Miss = 9615, Miss_rate = 0.135, Pending_hits = 2, Reservation_fails = 15
L2_cache_bank[9]: Access = 69185, Miss = 7898, Miss_rate = 0.114, Pending_hits = 2, Reservation_fails = 6
L2_cache_bank[10]: Access = 71073, Miss = 9087, Miss_rate = 0.128, Pending_hits = 7, Reservation_fails = 12
L2_cache_bank[11]: Access = 70654, Miss = 8784, Miss_rate = 0.124, Pending_hits = 11, Reservation_fails = 6
L2_total_cache_accesses = 856847
L2_total_cache_misses = 112016
L2_total_cache_miss_rate = 0.1307
L2_total_cache_pending_hits = 141
L2_total_cache_reservation_fails = 675
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 631663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 59403
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 112729
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4259
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30210
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 709224
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147233
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 128
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 454
L2_cache_data_port_util = 0.304
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=856847
icnt_total_pkts_simt_to_mem=324644
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.7492
	minimum = 5
	maximum = 394
Network latency average = 52.0393
	minimum = 5
	maximum = 380
Slowest packet = 1164764
Flit latency average = 52.0393
	minimum = 5
	maximum = 380
Slowest flit = 1165279
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.205155
	minimum = 0.159064 (at node 0)
	maximum = 0.8 (at node 15)
Accepted packet rate average = 0.205155
	minimum = 0.161988 (at node 16)
	maximum = 0.761404 (at node 15)
Injected flit rate average = 0.205155
	minimum = 0.159064 (at node 0)
	maximum = 0.8 (at node 15)
Accepted flit rate average= 0.205155
	minimum = 0.161988 (at node 16)
	maximum = 0.761404 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7671 (12 samples)
	minimum = 5 (12 samples)
	maximum = 144.333 (12 samples)
Network latency average = 20.8537 (12 samples)
	minimum = 5 (12 samples)
	maximum = 141.583 (12 samples)
Flit latency average = 20.8535 (12 samples)
	minimum = 5 (12 samples)
	maximum = 141.583 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.11189 (12 samples)
	minimum = 0.0633163 (12 samples)
	maximum = 0.311699 (12 samples)
Accepted packet rate average = 0.11189 (12 samples)
	minimum = 0.073254 (12 samples)
	maximum = 0.279645 (12 samples)
Injected flit rate average = 0.111891 (12 samples)
	minimum = 0.0633185 (12 samples)
	maximum = 0.311699 (12 samples)
Accepted flit rate average = 0.111891 (12 samples)
	minimum = 0.0732583 (12 samples)
	maximum = 0.279645 (12 samples)
Injected packet size average = 1.00001 (12 samples)
Accepted packet size average = 1.00001 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 0 sec (60 sec)
gpgpu_simulation_rate = 270612 (inst/sec)
gpgpu_simulation_rate = 3415 (cycle/sec)
gpgpu_silicon_slowdown = 87847x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266178..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266170..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266168..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266160..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266158..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266150..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc28266200..

GPGPU-Sim PTX: cudaLaunch for 0x0x56108e225dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 214864
gpu_sim_insn = 4557217
gpu_ipc =      21.2098
gpu_tot_sim_cycle = 419800
gpu_tot_sim_insn = 20793960
gpu_tot_ipc =      49.5330
gpu_tot_issued_cta = 1664
gpu_occupancy = 54.1572% 
gpu_tot_occupancy = 50.7029% 
max_total_param_size = 0
gpu_stall_dramfull = 646711
gpu_stall_icnt2sh    = 1123707
partiton_level_parallism =       2.1066
partiton_level_parallism_total  =       1.8514
partiton_level_parallism_util =       2.3979
partiton_level_parallism_util_total  =       2.3551
L2_BW  =      63.4749 GB/Sec
L2_BW_total  =      52.0824 GB/Sec
gpu_total_sim_rate=167693

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 918222
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5629
L1D_cache:
	L1D_cache_core[0]: Access = 64929, Miss = 52094, Miss_rate = 0.802, Pending_hits = 5882, Reservation_fails = 184820
	L1D_cache_core[1]: Access = 61524, Miss = 49298, Miss_rate = 0.801, Pending_hits = 5641, Reservation_fails = 177837
	L1D_cache_core[2]: Access = 67648, Miss = 54213, Miss_rate = 0.801, Pending_hits = 6075, Reservation_fails = 181168
	L1D_cache_core[3]: Access = 65971, Miss = 53258, Miss_rate = 0.807, Pending_hits = 6207, Reservation_fails = 176386
	L1D_cache_core[4]: Access = 65128, Miss = 52493, Miss_rate = 0.806, Pending_hits = 5911, Reservation_fails = 188718
	L1D_cache_core[5]: Access = 66196, Miss = 53194, Miss_rate = 0.804, Pending_hits = 6094, Reservation_fails = 176650
	L1D_cache_core[6]: Access = 65133, Miss = 52362, Miss_rate = 0.804, Pending_hits = 5984, Reservation_fails = 180603
	L1D_cache_core[7]: Access = 60743, Miss = 48203, Miss_rate = 0.794, Pending_hits = 5652, Reservation_fails = 174699
	L1D_cache_core[8]: Access = 63563, Miss = 51183, Miss_rate = 0.805, Pending_hits = 5764, Reservation_fails = 182472
	L1D_cache_core[9]: Access = 64701, Miss = 52652, Miss_rate = 0.814, Pending_hits = 5957, Reservation_fails = 194527
	L1D_cache_core[10]: Access = 65686, Miss = 53170, Miss_rate = 0.809, Pending_hits = 5915, Reservation_fails = 186350
	L1D_cache_core[11]: Access = 62185, Miss = 49322, Miss_rate = 0.793, Pending_hits = 5588, Reservation_fails = 165967
	L1D_cache_core[12]: Access = 60674, Miss = 48343, Miss_rate = 0.797, Pending_hits = 5545, Reservation_fails = 168053
	L1D_cache_core[13]: Access = 62058, Miss = 49732, Miss_rate = 0.801, Pending_hits = 5619, Reservation_fails = 180134
	L1D_cache_core[14]: Access = 66680, Miss = 53422, Miss_rate = 0.801, Pending_hits = 6113, Reservation_fails = 170790
	L1D_total_cache_accesses = 962819
	L1D_total_cache_misses = 772939
	L1D_total_cache_miss_rate = 0.8028
	L1D_total_cache_pending_hits = 87947
	L1D_total_cache_reservation_fails = 2689174
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 87746
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 499958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2687626
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 161312
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 272981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1548
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 915806
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5629
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 918222

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2330138
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 717
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 356771
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1548
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5629
ctas_completed 1664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3640, 3829, 4161, 3912, 3883, 3369, 3920, 3283, 3834, 3862, 3672, 3525, 3431, 3326, 3492, 3600, 2991, 3560, 3257, 2946, 3186, 3069, 3262, 3264, 2829, 3483, 2896, 3385, 3542, 3268, 3448, 3251, 325, 325, 325, 336, 358, 347, 336, 347, 336, 336, 347, 325, 336, 347, 314, 325, 
gpgpu_n_tot_thrd_icount = 55585056
gpgpu_n_tot_w_icount = 1737033
gpgpu_n_stall_shd_mem = 2601490
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 499958
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2042998
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 555389
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3577835	W0_Idle:289497	W0_Scoreboard:6072849	W1:392777	W2:190586	W3:134712	W4:108893	W5:83480	W6:55612	W7:38435	W8:23365	W9:17078	W10:13950	W11:14836	W12:16631	W13:20632	W14:20844	W15:24064	W16:21898	W17:18393	W18:13859	W19:8132	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
single_issue_nums: WS0:866660	WS1:870373	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3999664 {8:499958,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 79993280 {40:1999832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2218384 {8:277298,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1621 
max_icnt2mem_latency = 1318 
maxmrqlatency = 282 
max_icnt2sh_latency = 337 
averagemflatency = 383 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 104 
mrq_lat_table:116810 	6085 	37903 	13178 	9145 	3092 	1251 	321 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	620724 	1156275 	495499 	4662 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	53 	43 	9 	312756 	93271 	178658 	167514 	24869 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	109701 	102248 	91715 	137038 	1094230 	741348 	880 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	242 	599 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       116       105       128        73        84        67        56       128       128       160       128       128        89        75        83 
dram[1]:       128        92        84       113       100       124        45        55       128       128       128       132        88       140        68        60 
dram[2]:       128       128       112       121        88       119        49        84       112       128       152       136       128       115        64        92 
dram[3]:       128       128       105       128        79        84        45        60       120       128       136       148       100       100        57        65 
dram[4]:       112       128        88       128       100        80        60        72       124       124       132       140       117        96       116        65 
dram[5]:       128       116       120       116        84        80        67       128       132       128       133       140       123       116        72        79 
maximum service time to same row:
dram[0]:     37136     33418     20973     29589     24809     18168     16272     10830     28178     31248     57023     26086     23291     21384     21157     19502 
dram[1]:     33092     18206     24123     26472     24932     26405     15244      9518     20424     17787     23451     28352     18055     28012     30325     16403 
dram[2]:     23051     24072     30627     20512     42455     18054     11477      9808     22184     29386     34701     32254     23938     26444     30234     34429 
dram[3]:     28005     22863     21192     28583     24465     41206     14733     13029     25149     31012     25712     57071     21333     14819     16140     34975 
dram[4]:     23154     22703     20700     30225     27583     40477     12173     17824     27606     25106     36614     35714     16308     25255     29838     24819 
dram[5]:     34433     19894     34148     29273     33370     22423      9084     20109     36064     36977     25083     36464     24011     22024     34859     30723 
average row accesses per activate:
dram[0]:  9.711934  8.331058  9.906542  8.805861  8.634241  9.147058  7.049020  6.000000 16.258064 13.253968 28.980000 26.528301 14.785047 11.589041  7.745902  8.343348 
dram[1]:  8.479854  8.768657  8.942149  8.976377  8.875969  8.531136  6.005650  6.101928 16.391752 15.459184 30.000000 23.606558 12.037594 15.349056  7.981900  7.983402 
dram[2]:  8.475837  8.189655  8.587787  8.723881  8.817491  9.057471  6.517341  6.203342 13.794393 20.506666 27.879999 34.048782 12.728683 14.625000  9.052381  8.071428 
dram[3]:  8.671699  8.584775  9.321888 10.316742  8.764045  9.392713  6.133880  6.244253 15.333333 15.727273 21.484848 36.000000 12.142858 11.353333  7.486692  7.699588 
dram[4]:  8.288195  8.988095  9.244000  9.236514  8.686792  7.783333  6.286096  6.851133 16.316326 18.195402 26.444445 45.892857 11.266666 11.437500  8.200837  7.895735 
dram[5]:  8.764493  8.665442  8.892307 10.122066  8.633699  8.411321  6.652941  6.756329 15.461538 15.915094 34.049999 30.863636 11.248322 11.595890  8.209205  8.615024 
average row locality = 187792/19741 = 9.512791
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       197       227       214       238       259       295       493       520        58        84        24        28        65        79       222       237 
dram[1]:       212       216       218       223       253       288       477       518        51        65        28        32        83        64       236       231 
dram[2]:       198       214       235       223       250       281       522       479        71        58        28        16        69        85       234       229 
dram[3]:       210       234       227       226       270       267       492       485        53        64        28        16        65        92       220       210 
dram[4]:       231       194       259       220       257       295       513       460        74        58        24        10        70        79       225       216 
dram[5]:       229       199       223       215       284       289       497       492        66        62        19        12        72        90       223       229 
total dram writes = 19172
bank skew: 522/10 = 52.20
chip skew: 3240/3159 = 1.03
average mf latency per bank:
dram[0]:      28542     27884     25101     25755     19003     20235     10153     11676    147909     93521    735460    818464    272444    278083     21725     23397
dram[1]:      23918     32016     22825     29762     19322     22327     10182     12552    132717    132642    608889    777682    208974    372525     18084     26983
dram[2]:      28186     24051     23421     23457     20271     17921      9929     10476     94182    116206    641235   1133168    261567    195039     20366     19991
dram[3]:      24837     21443     22649     21619     19167     18096     10289      9782    128610    103866    635486   1117057    278145    171121     20243     21268
dram[4]:      28737     23597     25690     20701     24505     14870     11975      9259    115569    101063   1024264   1610722    341291    184373     27569     17720
dram[5]:      29121     25989     28467     22797     21678     17145     12181      9935    127385    112179   1198191   1535904    314406    185450     25986     19624
maximum mf latency per bank:
dram[0]:       1452      1291      1356      1341      1526      1365      1385      1270      1480      1466      1568      1483      1259      1286      1453      1390
dram[1]:       1206      1422      1151      1340      1192      1363      1159      1340      1355      1461      1218      1523      1122      1255      1260      1547
dram[2]:       1293      1246      1496      1234      1341      1243      1409      1299      1499      1257      1384      1161      1149      1193      1397      1197
dram[3]:       1225      1231      1214      1126      1267      1254      1210      1233      1353      1223      1314      1250      1198      1055      1222      1115
dram[4]:       1315      1242      1352      1096      1358      1107      1349      1103      1475      1146      1440      1090      1438      1084      1332      1242
dram[5]:       1557      1319      1528      1443      1505      1341      1621      1407      1606      1306      1603      1198      1513      1341      1471      1311
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1292951 n_nop=1253091 n_act=3308 n_pre=3292 n_ref_event=94629129199184 n_req=31674 n_rd=29188 n_rd_L2_A=0 n_write=0 n_wr_bk=4144 bw_util=0.05156
n_activity=207211 dram_eff=0.3217
bk0: 2194a 1280007i bk1: 2241a 1277592i bk2: 1949a 1279914i bk3: 2189a 1277906i bk4: 2009a 1278144i bk5: 2237a 1276135i bk6: 1824a 1276452i bk7: 1973a 1272272i bk8: 1480a 1287082i bk9: 1624a 1285626i bk10: 1436a 1288785i bk11: 1392a 1288915i bk12: 1536a 1286879i bk13: 1636a 1285744i bk14: 1712a 1280403i bk15: 1756a 1281194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895814
Row_Buffer_Locality_read = 0.930999
Row_Buffer_Locality_write = 0.482703
Bank_Level_Parallism = 1.576105
Bank_Level_Parallism_Col = 0.674195
Bank_Level_Parallism_Ready = 1.159515
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.051560 
total_CMD = 1292951 
util_bw = 66664 
Wasted_Col = 49913 
Wasted_Row = 29603 
Idle = 1146771 

BW Util Bottlenecks: 
RCDc_limit = 21236 
RCDWRc_limit = 7134 
WTRc_limit = 4233 
RTWc_limit = 20616 
CCDLc_limit = 15410 
rwq = 0 
CCDLc_limit_alone = 11291 
WTRc_limit_alone = 3935 
RTWc_limit_alone = 16795 

Commands details: 
total_CMD = 1292951 
n_nop = 1253091 
Read = 29188 
Write = 0 
L2_Alloc = 0 
L2_WB = 4144 
n_act = 3308 
n_pre = 3292 
n_ref = 94629129199184 
n_req = 31674 
total_req = 33332 

Dual Bus Interface Util: 
issued_total_row = 6600 
issued_total_col = 33332 
Row_Bus_Util =  0.005105 
CoL_Bus_Util = 0.025780 
Either_Row_CoL_Bus_Util = 0.030829 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.001806 
queue_avg = 0.365929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.365929
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1292951 n_nop=1253928 n_act=3293 n_pre=3277 n_ref_event=4560869750798743682 n_req=30880 n_rd=28451 n_rd_L2_A=0 n_write=0 n_wr_bk=4074 bw_util=0.05031
n_activity=203642 dram_eff=0.3194
bk0: 2121a 1278232i bk1: 2158a 1277393i bk2: 1988a 1280291i bk3: 2090a 1278491i bk4: 2084a 1277937i bk5: 2097a 1276744i bk6: 1805a 1275892i bk7: 1865a 1273685i bk8: 1564a 1286812i bk9: 1480a 1286647i bk10: 1336a 1289046i bk11: 1424a 1288647i bk12: 1540a 1285198i bk13: 1576a 1287636i bk14: 1593a 1281990i bk15: 1730a 1281384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893556
Row_Buffer_Locality_read = 0.930055
Row_Buffer_Locality_write = 0.466035
Bank_Level_Parallism = 1.575736
Bank_Level_Parallism_Col = 1.604601
Bank_Level_Parallism_Ready = 1.165656
write_to_read_ratio_blp_rw_average = 0.336067
GrpLevelPara = 1.295449 

BW Util details:
bwutil = 0.050311 
total_CMD = 1292951 
util_bw = 65050 
Wasted_Col = 48855 
Wasted_Row = 29657 
Idle = 1149389 

BW Util Bottlenecks: 
RCDc_limit = 20689 
RCDWRc_limit = 7219 
WTRc_limit = 3872 
RTWc_limit = 20238 
CCDLc_limit = 15223 
rwq = 0 
CCDLc_limit_alone = 11102 
WTRc_limit_alone = 3610 
RTWc_limit_alone = 16379 

Commands details: 
total_CMD = 1292951 
n_nop = 1253928 
Read = 28451 
Write = 0 
L2_Alloc = 0 
L2_WB = 4074 
n_act = 3293 
n_pre = 3277 
n_ref = 4560869750798743682 
n_req = 30880 
total_req = 32525 

Dual Bus Interface Util: 
issued_total_row = 6570 
issued_total_col = 32525 
Row_Bus_Util =  0.005081 
CoL_Bus_Util = 0.025156 
Either_Row_CoL_Bus_Util = 0.030181 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.001845 
queue_avg = 0.352485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.352485
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1292951 n_nop=1253576 n_act=3284 n_pre=3268 n_ref_event=0 n_req=31314 n_rd=28835 n_rd_L2_A=0 n_write=0 n_wr_bk=4084 bw_util=0.05092
n_activity=202894 dram_eff=0.3245
bk0: 2104a 1278094i bk1: 2180a 1276382i bk2: 2061a 1278424i bk3: 2144a 1277112i bk4: 2085a 1277538i bk5: 2132a 1276356i bk6: 1901a 1274089i bk7: 1892a 1273704i bk8: 1440a 1286300i bk9: 1508a 1287387i bk10: 1380a 1288923i bk11: 1388a 1289319i bk12: 1593a 1286831i bk13: 1576a 1285976i bk14: 1716a 1281196i bk15: 1735a 1281040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895254
Row_Buffer_Locality_read = 0.931542
Row_Buffer_Locality_write = 0.473175
Bank_Level_Parallism = 1.634964
Bank_Level_Parallism_Col = 1.666252
Bank_Level_Parallism_Ready = 1.170468
write_to_read_ratio_blp_rw_average = 0.346346
GrpLevelPara = 1.321768 

BW Util details:
bwutil = 0.050921 
total_CMD = 1292951 
util_bw = 65838 
Wasted_Col = 48903 
Wasted_Row = 28716 
Idle = 1149494 

BW Util Bottlenecks: 
RCDc_limit = 20612 
RCDWRc_limit = 7119 
WTRc_limit = 3799 
RTWc_limit = 22066 
CCDLc_limit = 15244 
rwq = 0 
CCDLc_limit_alone = 10869 
WTRc_limit_alone = 3570 
RTWc_limit_alone = 17920 

Commands details: 
total_CMD = 1292951 
n_nop = 1253576 
Read = 28835 
Write = 0 
L2_Alloc = 0 
L2_WB = 4084 
n_act = 3284 
n_pre = 3268 
n_ref = 0 
n_req = 31314 
total_req = 32919 

Dual Bus Interface Util: 
issued_total_row = 6552 
issued_total_col = 32919 
Row_Bus_Util =  0.005067 
CoL_Bus_Util = 0.025460 
Either_Row_CoL_Bus_Util = 0.030454 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.002438 
queue_avg = 0.355906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355906
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1292951 n_nop=1253385 n_act=3333 n_pre=3317 n_ref_event=13984 n_req=31364 n_rd=28886 n_rd_L2_A=0 n_write=0 n_wr_bk=4105 bw_util=0.05103
n_activity=205459 dram_eff=0.3211
bk0: 2113a 1279472i bk1: 2279a 1277568i bk2: 1984a 1279584i bk3: 2100a 1280416i bk4: 2120a 1277994i bk5: 2086a 1278271i bk6: 1898a 1275156i bk7: 1828a 1273641i bk8: 1488a 1286537i bk9: 1524a 1286620i bk10: 1404a 1288708i bk11: 1396a 1289514i bk12: 1564a 1286502i bk13: 1628a 1284321i bk14: 1781a 1280100i bk15: 1693a 1280364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893891
Row_Buffer_Locality_read = 0.930070
Row_Buffer_Locality_write = 0.472155
Bank_Level_Parallism = 1.575475
Bank_Level_Parallism_Col = 1.600276
Bank_Level_Parallism_Ready = 1.156657
write_to_read_ratio_blp_rw_average = 0.335851
GrpLevelPara = 1.307145 

BW Util details:
bwutil = 0.051032 
total_CMD = 1292951 
util_bw = 65982 
Wasted_Col = 49176 
Wasted_Row = 29714 
Idle = 1148079 

BW Util Bottlenecks: 
RCDc_limit = 21114 
RCDWRc_limit = 7270 
WTRc_limit = 4062 
RTWc_limit = 20592 
CCDLc_limit = 15189 
rwq = 0 
CCDLc_limit_alone = 11109 
WTRc_limit_alone = 3805 
RTWc_limit_alone = 16769 

Commands details: 
total_CMD = 1292951 
n_nop = 1253385 
Read = 28886 
Write = 0 
L2_Alloc = 0 
L2_WB = 4105 
n_act = 3333 
n_pre = 3317 
n_ref = 13984 
n_req = 31364 
total_req = 32991 

Dual Bus Interface Util: 
issued_total_row = 6650 
issued_total_col = 32991 
Row_Bus_Util =  0.005143 
CoL_Bus_Util = 0.025516 
Either_Row_CoL_Bus_Util = 0.030601 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.001896 
queue_avg = 0.329419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.329419
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1292951 n_nop=1253658 n_act=3296 n_pre=3280 n_ref_event=0 n_req=31152 n_rd=28717 n_rd_L2_A=0 n_write=0 n_wr_bk=4078 bw_util=0.05073
n_activity=204943 dram_eff=0.32
bk0: 2197a 1278054i bk1: 2092a 1280221i bk2: 2093a 1278342i bk3: 2043a 1278255i bk4: 2100a 1278291i bk5: 2100a 1275340i bk6: 1986a 1273355i bk7: 1808a 1276089i bk8: 1560a 1286446i bk9: 1552a 1287372i bk10: 1416a 1288990i bk11: 1280a 1289719i bk12: 1632a 1285835i bk13: 1588a 1286571i bk14: 1769a 1281011i bk15: 1501a 1281976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894389
Row_Buffer_Locality_read = 0.930912
Row_Buffer_Locality_write = 0.463655
Bank_Level_Parallism = 1.571000
Bank_Level_Parallism_Col = 1.600880
Bank_Level_Parallism_Ready = 1.170068
write_to_read_ratio_blp_rw_average = 0.335219
GrpLevelPara = 1.304721 

BW Util details:
bwutil = 0.050729 
total_CMD = 1292951 
util_bw = 65590 
Wasted_Col = 48914 
Wasted_Row = 29999 
Idle = 1148448 

BW Util Bottlenecks: 
RCDc_limit = 20780 
RCDWRc_limit = 7279 
WTRc_limit = 3779 
RTWc_limit = 20116 
CCDLc_limit = 14994 
rwq = 0 
CCDLc_limit_alone = 11050 
WTRc_limit_alone = 3525 
RTWc_limit_alone = 16426 

Commands details: 
total_CMD = 1292951 
n_nop = 1253658 
Read = 28717 
Write = 0 
L2_Alloc = 0 
L2_WB = 4078 
n_act = 3296 
n_pre = 3280 
n_ref = 0 
n_req = 31152 
total_req = 32795 

Dual Bus Interface Util: 
issued_total_row = 6576 
issued_total_col = 32795 
Row_Bus_Util =  0.005086 
CoL_Bus_Util = 0.025364 
Either_Row_CoL_Bus_Util = 0.030390 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.001985 
queue_avg = 0.359011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359011
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1292951 n_nop=1253470 n_act=3264 n_pre=3248 n_ref_event=94629131790352 n_req=31408 n_rd=28944 n_rd_L2_A=0 n_write=0 n_wr_bk=4098 bw_util=0.05111
n_activity=204771 dram_eff=0.3227
bk0: 2228a 1277956i bk1: 2188a 1278226i bk2: 2119a 1278390i bk3: 1981a 1279467i bk4: 2122a 1277167i bk5: 1997a 1276944i bk6: 1924a 1274940i bk7: 1805a 1275786i bk8: 1572a 1286323i bk9: 1652a 1286973i bk10: 1352a 1289645i bk11: 1352a 1289088i bk12: 1612a 1284218i bk13: 1621a 1285202i bk14: 1773a 1281296i bk15: 1646a 1281424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896332
Row_Buffer_Locality_read = 0.931799
Row_Buffer_Locality_write = 0.479708
Bank_Level_Parallism = 1.598303
Bank_Level_Parallism_Col = 1.627174
Bank_Level_Parallism_Ready = 1.154257
write_to_read_ratio_blp_rw_average = 0.345191
GrpLevelPara = 1.301262 

BW Util details:
bwutil = 0.051111 
total_CMD = 1292951 
util_bw = 66084 
Wasted_Col = 49227 
Wasted_Row = 28753 
Idle = 1148887 

BW Util Bottlenecks: 
RCDc_limit = 20665 
RCDWRc_limit = 7086 
WTRc_limit = 3897 
RTWc_limit = 21099 
CCDLc_limit = 15293 
rwq = 0 
CCDLc_limit_alone = 10920 
WTRc_limit_alone = 3637 
RTWc_limit_alone = 16986 

Commands details: 
total_CMD = 1292951 
n_nop = 1253470 
Read = 28944 
Write = 0 
L2_Alloc = 0 
L2_WB = 4098 
n_act = 3264 
n_pre = 3248 
n_ref = 94629131790352 
n_req = 31408 
total_req = 33042 

Dual Bus Interface Util: 
issued_total_row = 6512 
issued_total_col = 33042 
Row_Bus_Util =  0.005037 
CoL_Bus_Util = 0.025555 
Either_Row_CoL_Bus_Util = 0.030536 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.001849 
queue_avg = 0.340573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.340573

========= L2 cache stats =========
L2_cache_bank[0]: Access = 193711, Miss = 26203, Miss_rate = 0.135, Pending_hits = 36, Reservation_fails = 305
L2_cache_bank[1]: Access = 193029, Miss = 23382, Miss_rate = 0.121, Pending_hits = 12, Reservation_fails = 30
L2_cache_bank[2]: Access = 187973, Miss = 21738, Miss_rate = 0.116, Pending_hits = 19, Reservation_fails = 114
L2_cache_bank[3]: Access = 192543, Miss = 22508, Miss_rate = 0.117, Pending_hits = 8, Reservation_fails = 32
L2_cache_bank[4]: Access = 188553, Miss = 22801, Miss_rate = 0.121, Pending_hits = 28, Reservation_fails = 205
L2_cache_bank[5]: Access = 188869, Miss = 22575, Miss_rate = 0.120, Pending_hits = 11, Reservation_fails = 45
L2_cache_bank[6]: Access = 187844, Miss = 22056, Miss_rate = 0.117, Pending_hits = 8, Reservation_fails = 37
L2_cache_bank[7]: Access = 187599, Miss = 22492, Miss_rate = 0.120, Pending_hits = 15, Reservation_fails = 28
L2_cache_bank[8]: Access = 191485, Miss = 23091, Miss_rate = 0.121, Pending_hits = 10, Reservation_fails = 33
L2_cache_bank[9]: Access = 186611, Miss = 21333, Miss_rate = 0.114, Pending_hits = 8, Reservation_fails = 16
L2_cache_bank[10]: Access = 190892, Miss = 22916, Miss_rate = 0.120, Pending_hits = 16, Reservation_fails = 27
L2_cache_bank[11]: Access = 188411, Miss = 21927, Miss_rate = 0.116, Pending_hits = 14, Reservation_fails = 22
L2_total_cache_accesses = 2277520
L2_total_cache_misses = 273022
L2_total_cache_miss_rate = 0.1199
L2_total_cache_pending_hits = 185
L2_total_cache_reservation_fails = 894
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1826785
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40333
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 132662
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 177230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12209
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 87792
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1999832
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277298
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 347
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 454
L2_cache_data_port_util = 0.400
L2_cache_fill_port_util = 0.034

icnt_total_pkts_mem_to_simt=2277520
icnt_total_pkts_simt_to_mem=777361
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 90.7242
	minimum = 5
	maximum = 587
Network latency average = 82.1852
	minimum = 5
	maximum = 587
Slowest packet = 1757674
Flit latency average = 82.1824
	minimum = 5
	maximum = 587
Slowest flit = 1757758
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.322911
	minimum = 0.125912 (at node 11)
	maximum = 0.56041 (at node 18)
Accepted packet rate average = 0.322911
	minimum = 0.173291 (at node 22)
	maximum = 0.476292 (at node 10)
Injected flit rate average = 0.322924
	minimum = 0.125935 (at node 11)
	maximum = 0.56041 (at node 18)
Accepted flit rate average= 0.322924
	minimum = 0.17331 (at node 22)
	maximum = 0.476292 (at node 10)
Injected packet length average = 1.00004
Accepted packet length average = 1.00004
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.0715 (13 samples)
	minimum = 5 (13 samples)
	maximum = 178.385 (13 samples)
Network latency average = 25.5715 (13 samples)
	minimum = 5 (13 samples)
	maximum = 175.846 (13 samples)
Flit latency average = 25.5711 (13 samples)
	minimum = 5 (13 samples)
	maximum = 175.846 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.128122 (13 samples)
	minimum = 0.0681314 (13 samples)
	maximum = 0.330831 (13 samples)
Accepted packet rate average = 0.128122 (13 samples)
	minimum = 0.0809492 (13 samples)
	maximum = 0.294771 (13 samples)
Injected flit rate average = 0.128125 (13 samples)
	minimum = 0.0681352 (13 samples)
	maximum = 0.330831 (13 samples)
Accepted flit rate average = 0.128125 (13 samples)
	minimum = 0.0809546 (13 samples)
	maximum = 0.294771 (13 samples)
Injected packet size average = 1.00002 (13 samples)
Accepted packet size average = 1.00002 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 4 sec (124 sec)
gpgpu_simulation_rate = 167693 (inst/sec)
gpgpu_simulation_rate = 3385 (cycle/sec)
gpgpu_silicon_slowdown = 88626x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc282661a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc282661a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266198..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266190..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2826618c..

GPGPU-Sim PTX: cudaLaunch for 0x0x56108e225fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 3435
gpu_sim_insn = 1323702
gpu_ipc =     385.3572
gpu_tot_sim_cycle = 423235
gpu_tot_sim_insn = 22117662
gpu_tot_ipc =      52.2586
gpu_tot_issued_cta = 1792
gpu_occupancy = 79.6678% 
gpu_tot_occupancy = 50.9508% 
max_total_param_size = 0
gpu_stall_dramfull = 646711
gpu_stall_icnt2sh    = 1123707
partiton_level_parallism =       2.5342
partiton_level_parallism_total  =       1.8570
partiton_level_parallism_util =       3.0038
partiton_level_parallism_util_total  =       2.3608
L2_BW  =      28.6295 GB/Sec
L2_BW_total  =      51.8921 GB/Sec
gpu_total_sim_rate=174154

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 948942
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5629
L1D_cache:
	L1D_cache_core[0]: Access = 65569, Miss = 52606, Miss_rate = 0.802, Pending_hits = 5975, Reservation_fails = 185089
	L1D_cache_core[1]: Access = 62324, Miss = 49938, Miss_rate = 0.801, Pending_hits = 5761, Reservation_fails = 177837
	L1D_cache_core[2]: Access = 68288, Miss = 54725, Miss_rate = 0.801, Pending_hits = 6168, Reservation_fails = 181362
	L1D_cache_core[3]: Access = 66611, Miss = 53770, Miss_rate = 0.807, Pending_hits = 6303, Reservation_fails = 176386
	L1D_cache_core[4]: Access = 65768, Miss = 53005, Miss_rate = 0.806, Pending_hits = 6007, Reservation_fails = 188718
	L1D_cache_core[5]: Access = 66916, Miss = 53770, Miss_rate = 0.804, Pending_hits = 6202, Reservation_fails = 176814
	L1D_cache_core[6]: Access = 65853, Miss = 52938, Miss_rate = 0.804, Pending_hits = 6091, Reservation_fails = 180842
	L1D_cache_core[7]: Access = 61383, Miss = 48715, Miss_rate = 0.794, Pending_hits = 5747, Reservation_fails = 174860
	L1D_cache_core[8]: Access = 64203, Miss = 51695, Miss_rate = 0.805, Pending_hits = 5860, Reservation_fails = 182556
	L1D_cache_core[9]: Access = 65341, Miss = 53164, Miss_rate = 0.814, Pending_hits = 6051, Reservation_fails = 194764
	L1D_cache_core[10]: Access = 66406, Miss = 53746, Miss_rate = 0.809, Pending_hits = 6021, Reservation_fails = 186396
	L1D_cache_core[11]: Access = 62825, Miss = 49834, Miss_rate = 0.793, Pending_hits = 5684, Reservation_fails = 166162
	L1D_cache_core[12]: Access = 61394, Miss = 48919, Miss_rate = 0.797, Pending_hits = 5653, Reservation_fails = 168053
	L1D_cache_core[13]: Access = 62778, Miss = 50308, Miss_rate = 0.801, Pending_hits = 5726, Reservation_fails = 180164
	L1D_cache_core[14]: Access = 67400, Miss = 53998, Miss_rate = 0.801, Pending_hits = 6220, Reservation_fails = 170936
	L1D_total_cache_accesses = 973059
	L1D_total_cache_misses = 781131
	L1D_total_cache_miss_rate = 0.8028
	L1D_total_cache_pending_hits = 89469
	L1D_total_cache_reservation_fails = 2690939
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.085
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97957
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 500471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2687732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 171552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 280660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 946526
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5629
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 948942

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2330138
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 823
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 356771
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3207
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5629
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3727, 3916, 4248, 3999, 3970, 3456, 4007, 3370, 3921, 3949, 3759, 3612, 3518, 3413, 3579, 3687, 3078, 3647, 3344, 3033, 3273, 3156, 3349, 3351, 2916, 3570, 2983, 3472, 3629, 3355, 3535, 3338, 383, 383, 383, 394, 416, 405, 394, 405, 394, 394, 405, 383, 394, 405, 372, 383, 
gpgpu_n_tot_thrd_icount = 57485600
gpgpu_n_tot_w_icount = 1796425
gpgpu_n_stall_shd_mem = 2601937
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500471
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2043445
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 555389
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3584184	W0_Idle:299715	W0_Scoreboard:6097724	W1:392777	W2:190608	W3:134723	W4:109058	W5:84019	W6:56624	W7:40107	W8:25994	W9:20103	W10:17217	W11:17927	W12:19348	W13:22458	W14:22054	W15:24801	W16:22228	W17:18569	W18:13936	W19:8154	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
single_issue_nums: WS0:896356	WS1:900069	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4003768 {8:500471,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 80075360 {40:2001884,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2283920 {8:285490,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1621 
max_icnt2mem_latency = 1318 
maxmrqlatency = 282 
max_icnt2sh_latency = 337 
averagemflatency = 383 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 104 
mrq_lat_table:117788 	6093 	37969 	13204 	9145 	3092 	1251 	321 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	626845 	1159664 	496233 	4662 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	53 	43 	9 	315897 	95193 	180702 	169067 	24914 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	114801 	104766 	92224 	138736 	1094649 	741348 	880 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	246 	602 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       116       111       128        73        84        67        56       128       128       160       128       128        89        75        83 
dram[1]:       128        92        84       113       100       124        45        55       128       128       128       132        88       140        68        60 
dram[2]:       128       128       112       121        88       119        49        84       112       128       152       136       128       115        64        92 
dram[3]:       128       128       105       128        79        84        45        60       120       128       136       148       100       100        57        65 
dram[4]:       112       128        88       128       100        80        60        72       124       124       132       140       117        96       116        65 
dram[5]:       128       116       120       116        84        80        67       128       132       128       144       140       123       116        72        79 
maximum service time to same row:
dram[0]:     37136     33418     20973     29589     24809     18168     16272     10830     28178     31248     57023     26086     23291     21384     21157     19502 
dram[1]:     33092     18206     24123     26472     24932     26405     15244      9518     20424     17787     23451     28352     18055     28012     30325     16403 
dram[2]:     23051     24072     30627     20512     42455     18054     11477      9808     22184     29386     34701     32254     23938     26444     30234     34429 
dram[3]:     28005     22863     21192     28583     24465     41206     14733     13029     25149     31012     25712     57071     21333     14819     16140     34975 
dram[4]:     23154     22703     20700     30225     27583     40477     12173     17824     27606     25106     36614     35714     16308     25255     29838     24819 
dram[5]:     34433     19894     34148     29273     33370     22423      9084     20109     36064     36977     25083     36464     24011     22024     34859     30723 
average row accesses per activate:
dram[0]:  9.711934  8.331058  9.865116  8.788321  8.634241  9.147058  7.049020  6.000000 16.946236 13.811024 28.725491 26.481482 14.785047 11.589041  7.750000  8.316239 
dram[1]:  8.479854  8.768657  8.950413  8.945098  8.879845  8.503650  6.005650  6.101928 16.755102 15.989899 29.869566 23.612904 12.037594 15.349056  7.990950  7.995851 
dram[2]:  8.479554  8.189655  8.595420  8.723881  8.817491  9.057471  6.517341  6.203342 14.296296 21.131578 27.803921 33.619049 12.728683 14.625000  9.057143  8.071428 
dram[3]:  8.671699  8.584775  9.321888 10.274775  8.764045  9.392713  6.133880  6.244253 15.898990 16.333334 21.641790 35.299999 12.142858 11.353333  7.494297  7.711934 
dram[4]:  8.288195  8.988095  9.252000  9.202479  8.686792  7.783333  6.286096  6.851133 16.757576 18.806818 26.400000 45.000000 11.266666 11.437500  8.200837  7.900474 
dram[5]:  8.764493  8.665442  8.892307 10.131455  8.637362  8.411321  6.652941  6.756329 16.192308 16.401869 33.707317 30.444445 11.248322 11.595890  8.209205  8.629108 
average row locality = 188870/19768 = 9.554330
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       197       227       215       240       259       295       493       520        58        84        24        28        65        79       223       239 
dram[1]:       212       216       219       224       255       289       477       518        51        65        28        32        83        64       238       232 
dram[2]:       200       214       236       223       250       281       522       479        71        58        28        16        69        85       235       229 
dram[3]:       210       234       227       227       270       267       492       485        53        64        28        16        65        92       222       212 
dram[4]:       231       194       260       220       257       295       513       460        74        58        24        10        70        79       225       217 
dram[5]:       229       199       223       217       286       289       497       492        66        62        19        12        72        90       223       232 
total dram writes = 19204
bank skew: 522/10 = 52.20
chip skew: 3246/3164 = 1.03
average mf latency per bank:
dram[0]:      28542     27884     24985     25540     19043     20268     10239     11733    161334     94271    737645    819933    272804    278312     21627     23201
dram[1]:      23918     32016     22721     29629     19221     22301     10263     12612    134126    133617    610506    778921    209224    372828     17932     26867
dram[2]:      27904     24051     23322     23457     20314     17966      9983     10546     95043    117338    642750   1136097    261821    195272     20280     19991
dram[3]:      24837     21443     22649     21524     19223     18164     10344      9852    129721    104889    637236   1120025    278436    171354     20061     21068
dram[4]:      28737     23597     25591     20701     24539     14910     12032      9323    116536    102141   1026133   1614705    341570    184579     27569     17638
dram[5]:      29121     25989     28467     22587     21570     17193     12242      9991    128509    113275   1200877   1539404    314705    185642     25986     19370
maximum mf latency per bank:
dram[0]:       1452      1291      1356      1341      1526      1365      1385      1270      1480      1466      1568      1483      1259      1286      1453      1390
dram[1]:       1206      1422      1151      1340      1192      1363      1159      1340      1355      1461      1218      1523      1122      1255      1260      1547
dram[2]:       1293      1246      1496      1234      1341      1243      1409      1299      1499      1257      1384      1161      1149      1193      1397      1197
dram[3]:       1225      1231      1214      1126      1267      1254      1210      1233      1353      1223      1314      1250      1198      1055      1222      1115
dram[4]:       1315      1242      1352      1096      1358      1107      1349      1103      1475      1146      1440      1090      1438      1084      1332      1242
dram[5]:       1557      1319      1528      1443      1505      1341      1621      1407      1606      1306      1603      1198      1513      1341      1471      1311
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1303528 n_nop=1263457 n_act=3314 n_pre=3298 n_ref_event=94629129199184 n_req=31870 n_rd=29376 n_rd_L2_A=0 n_write=0 n_wr_bk=4155 bw_util=0.05145
n_activity=208252 dram_eff=0.322
bk0: 2194a 1290582i bk1: 2241a 1288167i bk2: 1949a 1290470i bk3: 2189a 1288456i bk4: 2009a 1288720i bk5: 2237a 1286713i bk6: 1824a 1287031i bk7: 1973a 1282851i bk8: 1544a 1297618i bk9: 1708a 1296168i bk10: 1452a 1299330i bk11: 1416a 1299459i bk12: 1536a 1297454i bk13: 1636a 1296321i bk14: 1712a 1290980i bk15: 1756a 1291729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896266
Row_Buffer_Locality_read = 0.931338
Row_Buffer_Locality_write = 0.483160
Bank_Level_Parallism = 1.574961
Bank_Level_Parallism_Col = 0.674195
Bank_Level_Parallism_Ready = 1.158572
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.051447 
total_CMD = 1303528 
util_bw = 67062 
Wasted_Col = 49985 
Wasted_Row = 29653 
Idle = 1156828 

BW Util Bottlenecks: 
RCDc_limit = 21264 
RCDWRc_limit = 7154 
WTRc_limit = 4233 
RTWc_limit = 20629 
CCDLc_limit = 15434 
rwq = 0 
CCDLc_limit_alone = 11315 
WTRc_limit_alone = 3935 
RTWc_limit_alone = 16808 

Commands details: 
total_CMD = 1303528 
n_nop = 1263457 
Read = 29376 
Write = 0 
L2_Alloc = 0 
L2_WB = 4155 
n_act = 3314 
n_pre = 3298 
n_ref = 94629129199184 
n_req = 31870 
total_req = 33531 

Dual Bus Interface Util: 
issued_total_row = 6612 
issued_total_col = 33531 
Row_Bus_Util =  0.005072 
CoL_Bus_Util = 0.025723 
Either_Row_CoL_Bus_Util = 0.030740 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.001797 
queue_avg = 0.363131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.363131
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1303528 n_nop=1264310 n_act=3299 n_pre=3283 n_ref_event=4560869750798743682 n_req=31058 n_rd=28619 n_rd_L2_A=0 n_write=0 n_wr_bk=4089 bw_util=0.05018
n_activity=204695 dram_eff=0.3196
bk0: 2121a 1288808i bk1: 2158a 1287969i bk2: 1988a 1290864i bk3: 2090a 1289034i bk4: 2084a 1288513i bk5: 2097a 1287300i bk6: 1805a 1286470i bk7: 1865a 1284263i bk8: 1616a 1297327i bk9: 1548a 1297179i bk10: 1360a 1299591i bk11: 1448a 1299189i bk12: 1540a 1295773i bk13: 1576a 1298211i bk14: 1593a 1292562i bk15: 1730a 1291957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893973
Row_Buffer_Locality_read = 0.930326
Row_Buffer_Locality_write = 0.467405
Bank_Level_Parallism = 1.574530
Bank_Level_Parallism_Col = 1.603091
Bank_Level_Parallism_Ready = 1.164764
write_to_read_ratio_blp_rw_average = 0.335562
GrpLevelPara = 1.294887 

BW Util details:
bwutil = 0.050184 
total_CMD = 1303528 
util_bw = 65416 
Wasted_Col = 48939 
Wasted_Row = 29717 
Idle = 1159456 

BW Util Bottlenecks: 
RCDc_limit = 20733 
RCDWRc_limit = 7230 
WTRc_limit = 3876 
RTWc_limit = 20251 
CCDLc_limit = 15244 
rwq = 0 
CCDLc_limit_alone = 11123 
WTRc_limit_alone = 3614 
RTWc_limit_alone = 16392 

Commands details: 
total_CMD = 1303528 
n_nop = 1264310 
Read = 28619 
Write = 0 
L2_Alloc = 0 
L2_WB = 4089 
n_act = 3299 
n_pre = 3283 
n_ref = 4560869750798743682 
n_req = 31058 
total_req = 32708 

Dual Bus Interface Util: 
issued_total_row = 6582 
issued_total_col = 32708 
Row_Bus_Util =  0.005049 
CoL_Bus_Util = 0.025092 
Either_Row_CoL_Bus_Util = 0.030086 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.001836 
queue_avg = 0.349868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.349868
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1303528 n_nop=1263963 n_act=3288 n_pre=3272 n_ref_event=0 n_req=31494 n_rd=29011 n_rd_L2_A=0 n_write=0 n_wr_bk=4090 bw_util=0.05079
n_activity=203872 dram_eff=0.3247
bk0: 2104a 1288667i bk1: 2180a 1286958i bk2: 2061a 1289001i bk3: 2144a 1287689i bk4: 2085a 1288116i bk5: 2132a 1286934i bk6: 1901a 1284667i bk7: 1892a 1284282i bk8: 1508a 1296832i bk9: 1576a 1297925i bk10: 1404a 1299470i bk11: 1404a 1299864i bk12: 1593a 1297406i bk13: 1576a 1296551i bk14: 1716a 1291768i bk15: 1735a 1291616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895726
Row_Buffer_Locality_read = 0.931819
Row_Buffer_Locality_write = 0.474023
Bank_Level_Parallism = 1.633855
Bank_Level_Parallism_Col = 1.664807
Bank_Level_Parallism_Ready = 1.169534
write_to_read_ratio_blp_rw_average = 0.345565
GrpLevelPara = 1.321200 

BW Util details:
bwutil = 0.050787 
total_CMD = 1303528 
util_bw = 66202 
Wasted_Col = 48953 
Wasted_Row = 28752 
Idle = 1159621 

BW Util Bottlenecks: 
RCDc_limit = 20652 
RCDWRc_limit = 7119 
WTRc_limit = 3799 
RTWc_limit = 22066 
CCDLc_limit = 15258 
rwq = 0 
CCDLc_limit_alone = 10883 
WTRc_limit_alone = 3570 
RTWc_limit_alone = 17920 

Commands details: 
total_CMD = 1303528 
n_nop = 1263963 
Read = 29011 
Write = 0 
L2_Alloc = 0 
L2_WB = 4090 
n_act = 3288 
n_pre = 3272 
n_ref = 0 
n_req = 31494 
total_req = 33101 

Dual Bus Interface Util: 
issued_total_row = 6560 
issued_total_col = 33101 
Row_Bus_Util =  0.005032 
CoL_Bus_Util = 0.025393 
Either_Row_CoL_Bus_Util = 0.030352 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.002426 
queue_avg = 0.353254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.353254
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1303528 n_nop=1263793 n_act=3336 n_pre=3320 n_ref_event=13984 n_req=31526 n_rd=29042 n_rd_L2_A=0 n_write=0 n_wr_bk=4112 bw_util=0.05087
n_activity=206346 dram_eff=0.3213
bk0: 2113a 1290049i bk1: 2279a 1288145i bk2: 1984a 1290161i bk3: 2100a 1290974i bk4: 2120a 1288570i bk5: 2086a 1288848i bk6: 1898a 1285733i bk7: 1828a 1284219i bk8: 1544a 1297089i bk9: 1584a 1297179i bk10: 1436a 1299256i bk11: 1404a 1300052i bk12: 1564a 1297077i bk13: 1628a 1294896i bk14: 1781a 1290675i bk15: 1693a 1290937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894341
Row_Buffer_Locality_read = 0.930377
Row_Buffer_Locality_write = 0.473027
Bank_Level_Parallism = 1.574446
Bank_Level_Parallism_Col = 1.599063
Bank_Level_Parallism_Ready = 1.155891
write_to_read_ratio_blp_rw_average = 0.335199
GrpLevelPara = 1.306632 

BW Util details:
bwutil = 0.050868 
total_CMD = 1303528 
util_bw = 66308 
Wasted_Col = 49221 
Wasted_Row = 29750 
Idle = 1158249 

BW Util Bottlenecks: 
RCDc_limit = 21138 
RCDWRc_limit = 7277 
WTRc_limit = 4062 
RTWc_limit = 20592 
CCDLc_limit = 15203 
rwq = 0 
CCDLc_limit_alone = 11123 
WTRc_limit_alone = 3805 
RTWc_limit_alone = 16769 

Commands details: 
total_CMD = 1303528 
n_nop = 1263793 
Read = 29042 
Write = 0 
L2_Alloc = 0 
L2_WB = 4112 
n_act = 3336 
n_pre = 3320 
n_ref = 13984 
n_req = 31526 
total_req = 33154 

Dual Bus Interface Util: 
issued_total_row = 6656 
issued_total_col = 33154 
Row_Bus_Util =  0.005106 
CoL_Bus_Util = 0.025434 
Either_Row_CoL_Bus_Util = 0.030483 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.001888 
queue_avg = 0.326898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.326898
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1303528 n_nop=1264044 n_act=3301 n_pre=3285 n_ref_event=0 n_req=31332 n_rd=28893 n_rd_L2_A=0 n_write=0 n_wr_bk=4083 bw_util=0.0506
n_activity=205880 dram_eff=0.3203
bk0: 2197a 1288632i bk1: 2092a 1290799i bk2: 2093a 1288917i bk3: 2043a 1288813i bk4: 2100a 1288867i bk5: 2100a 1285917i bk6: 1986a 1283932i bk7: 1808a 1286667i bk8: 1620a 1296935i bk9: 1624a 1297877i bk10: 1440a 1299532i bk11: 1300a 1300260i bk12: 1632a 1296410i bk13: 1588a 1297147i bk14: 1769a 1291587i bk15: 1501a 1292553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894836
Row_Buffer_Locality_read = 0.931194
Row_Buffer_Locality_write = 0.464125
Bank_Level_Parallism = 1.569935
Bank_Level_Parallism_Col = 1.599524
Bank_Level_Parallism_Ready = 1.169138
write_to_read_ratio_blp_rw_average = 0.334296
GrpLevelPara = 1.304297 

BW Util details:
bwutil = 0.050595 
total_CMD = 1303528 
util_bw = 65952 
Wasted_Col = 48987 
Wasted_Row = 30047 
Idle = 1158542 

BW Util Bottlenecks: 
RCDc_limit = 20820 
RCDWRc_limit = 7286 
WTRc_limit = 3779 
RTWc_limit = 20116 
CCDLc_limit = 15024 
rwq = 0 
CCDLc_limit_alone = 11080 
WTRc_limit_alone = 3525 
RTWc_limit_alone = 16426 

Commands details: 
total_CMD = 1303528 
n_nop = 1264044 
Read = 28893 
Write = 0 
L2_Alloc = 0 
L2_WB = 4083 
n_act = 3301 
n_pre = 3285 
n_ref = 0 
n_req = 31332 
total_req = 32976 

Dual Bus Interface Util: 
issued_total_row = 6586 
issued_total_col = 32976 
Row_Bus_Util =  0.005052 
CoL_Bus_Util = 0.025298 
Either_Row_CoL_Bus_Util = 0.030290 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.001975 
queue_avg = 0.356808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356808
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1303528 n_nop=1263856 n_act=3267 n_pre=3251 n_ref_event=94629131790352 n_req=31590 n_rd=29120 n_rd_L2_A=0 n_write=0 n_wr_bk=4107 bw_util=0.05098
n_activity=205732 dram_eff=0.323
bk0: 2228a 1288533i bk1: 2188a 1288803i bk2: 2119a 1288967i bk3: 1981a 1290041i bk4: 2122a 1287741i bk5: 1997a 1287521i bk6: 1924a 1285518i bk7: 1805a 1286364i bk8: 1648a 1296893i bk9: 1720a 1297511i bk10: 1372a 1300182i bk11: 1364a 1299626i bk12: 1612a 1294793i bk13: 1621a 1295777i bk14: 1773a 1291872i bk15: 1646a 1291995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896834
Row_Buffer_Locality_read = 0.932109
Row_Buffer_Locality_write = 0.480972
Bank_Level_Parallism = 1.597147
Bank_Level_Parallism_Col = 1.625735
Bank_Level_Parallism_Ready = 1.153401
write_to_read_ratio_blp_rw_average = 0.344474
GrpLevelPara = 1.300670 

BW Util details:
bwutil = 0.050980 
total_CMD = 1303528 
util_bw = 66454 
Wasted_Col = 49273 
Wasted_Row = 28781 
Idle = 1159020 

BW Util Bottlenecks: 
RCDc_limit = 20694 
RCDWRc_limit = 7086 
WTRc_limit = 3897 
RTWc_limit = 21102 
CCDLc_limit = 15307 
rwq = 0 
CCDLc_limit_alone = 10934 
WTRc_limit_alone = 3637 
RTWc_limit_alone = 16989 

Commands details: 
total_CMD = 1303528 
n_nop = 1263856 
Read = 29120 
Write = 0 
L2_Alloc = 0 
L2_WB = 4107 
n_act = 3267 
n_pre = 3251 
n_ref = 94629131790352 
n_req = 31590 
total_req = 33227 

Dual Bus Interface Util: 
issued_total_row = 6518 
issued_total_col = 33227 
Row_Bus_Util =  0.005000 
CoL_Bus_Util = 0.025490 
Either_Row_CoL_Bus_Util = 0.030434 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.001840 
queue_avg = 0.337963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.337963

========= L2 cache stats =========
L2_cache_bank[0]: Access = 196447, Miss = 28495, Miss_rate = 0.145, Pending_hits = 36, Reservation_fails = 305
L2_cache_bank[1]: Access = 193709, Miss = 23654, Miss_rate = 0.122, Pending_hits = 12, Reservation_fails = 30
L2_cache_bank[2]: Access = 188665, Miss = 21982, Miss_rate = 0.117, Pending_hits = 19, Reservation_fails = 114
L2_cache_bank[3]: Access = 193223, Miss = 22760, Miss_rate = 0.118, Pending_hits = 8, Reservation_fails = 32
L2_cache_bank[4]: Access = 189241, Miss = 23057, Miss_rate = 0.122, Pending_hits = 28, Reservation_fails = 205
L2_cache_bank[5]: Access = 189549, Miss = 22823, Miss_rate = 0.120, Pending_hits = 11, Reservation_fails = 45
L2_cache_bank[6]: Access = 188532, Miss = 22312, Miss_rate = 0.118, Pending_hits = 8, Reservation_fails = 37
L2_cache_bank[7]: Access = 188279, Miss = 22736, Miss_rate = 0.121, Pending_hits = 15, Reservation_fails = 28
L2_cache_bank[8]: Access = 192165, Miss = 23339, Miss_rate = 0.121, Pending_hits = 10, Reservation_fails = 33
L2_cache_bank[9]: Access = 187291, Miss = 21597, Miss_rate = 0.115, Pending_hits = 8, Reservation_fails = 16
L2_cache_bank[10]: Access = 191572, Miss = 23172, Miss_rate = 0.121, Pending_hits = 16, Reservation_fails = 27
L2_cache_bank[11]: Access = 189091, Miss = 22183, Miss_rate = 0.117, Pending_hits = 14, Reservation_fails = 22
L2_total_cache_accesses = 2287764
L2_total_cache_misses = 278110
L2_total_cache_miss_rate = 0.1216
L2_total_cache_pending_hits = 185
L2_total_cache_reservation_fails = 894
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1827797
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40333
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 133702
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 181374
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12710
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 91339
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2001884
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285490
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 347
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 454
L2_cache_data_port_util = 0.398
L2_cache_fill_port_util = 0.034

icnt_total_pkts_mem_to_simt=2287764
icnt_total_pkts_simt_to_mem=786066
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.4155
	minimum = 5
	maximum = 411
Network latency average = 53.7554
	minimum = 5
	maximum = 381
Slowest packet = 3057728
Flit latency average = 53.7554
	minimum = 5
	maximum = 381
Slowest flit = 3058677
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.204313
	minimum = 0.15837 (at node 0)
	maximum = 0.796507 (at node 15)
Accepted packet rate average = 0.204313
	minimum = 0.161281 (at node 16)
	maximum = 0.758079 (at node 15)
Injected flit rate average = 0.204313
	minimum = 0.15837 (at node 0)
	maximum = 0.796507 (at node 15)
Accepted flit rate average= 0.204313
	minimum = 0.161281 (at node 16)
	maximum = 0.758079 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.096 (14 samples)
	minimum = 5 (14 samples)
	maximum = 195 (14 samples)
Network latency average = 27.5847 (14 samples)
	minimum = 5 (14 samples)
	maximum = 190.5 (14 samples)
Flit latency average = 27.5843 (14 samples)
	minimum = 5 (14 samples)
	maximum = 190.5 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.133565 (14 samples)
	minimum = 0.074577 (14 samples)
	maximum = 0.364093 (14 samples)
Accepted packet rate average = 0.133565 (14 samples)
	minimum = 0.0866872 (14 samples)
	maximum = 0.327865 (14 samples)
Injected flit rate average = 0.133567 (14 samples)
	minimum = 0.0745805 (14 samples)
	maximum = 0.364093 (14 samples)
Accepted flit rate average = 0.133567 (14 samples)
	minimum = 0.0866922 (14 samples)
	maximum = 0.327865 (14 samples)
Injected packet size average = 1.00002 (14 samples)
Accepted packet size average = 1.00002 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 7 sec (127 sec)
gpgpu_simulation_rate = 174154 (inst/sec)
gpgpu_simulation_rate = 3332 (cycle/sec)
gpgpu_silicon_slowdown = 90036x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266178..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266170..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266168..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266160..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266158..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266150..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc28266200..

GPGPU-Sim PTX: cudaLaunch for 0x0x56108e225dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 98197
gpu_sim_insn = 2766132
gpu_ipc =      28.1692
gpu_tot_sim_cycle = 521432
gpu_tot_sim_insn = 24883794
gpu_tot_ipc =      47.7220
gpu_tot_issued_cta = 1920
gpu_occupancy = 54.3337% 
gpu_tot_occupancy = 51.6146% 
max_total_param_size = 0
gpu_stall_dramfull = 792007
gpu_stall_icnt2sh    = 1450618
partiton_level_parallism =       1.6576
partiton_level_parallism_total  =       1.8194
partiton_level_parallism_util =       2.0257
partiton_level_parallism_util_total  =       2.2956
L2_BW  =      61.7854 GB/Sec
L2_BW_total  =      53.7552 GB/Sec
gpu_total_sim_rate=158495

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1118208
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5629
L1D_cache:
	L1D_cache_core[0]: Access = 79012, Miss = 63804, Miss_rate = 0.808, Pending_hits = 6740, Reservation_fails = 242182
	L1D_cache_core[1]: Access = 75812, Miss = 61137, Miss_rate = 0.806, Pending_hits = 6462, Reservation_fails = 241888
	L1D_cache_core[2]: Access = 80443, Miss = 64943, Miss_rate = 0.807, Pending_hits = 6773, Reservation_fails = 240511
	L1D_cache_core[3]: Access = 78940, Miss = 64133, Miss_rate = 0.812, Pending_hits = 6969, Reservation_fails = 238845
	L1D_cache_core[4]: Access = 78028, Miss = 63457, Miss_rate = 0.813, Pending_hits = 6600, Reservation_fails = 251329
	L1D_cache_core[5]: Access = 78975, Miss = 63920, Miss_rate = 0.809, Pending_hits = 6840, Reservation_fails = 235045
	L1D_cache_core[6]: Access = 79325, Miss = 64102, Miss_rate = 0.808, Pending_hits = 6766, Reservation_fails = 243736
	L1D_cache_core[7]: Access = 73924, Miss = 59205, Miss_rate = 0.801, Pending_hits = 6419, Reservation_fails = 236377
	L1D_cache_core[8]: Access = 77978, Miss = 63056, Miss_rate = 0.809, Pending_hits = 6624, Reservation_fails = 243172
	L1D_cache_core[9]: Access = 79151, Miss = 64649, Miss_rate = 0.817, Pending_hits = 6785, Reservation_fails = 256774
	L1D_cache_core[10]: Access = 79861, Miss = 64975, Miss_rate = 0.814, Pending_hits = 6701, Reservation_fails = 246372
	L1D_cache_core[11]: Access = 75028, Miss = 60059, Miss_rate = 0.800, Pending_hits = 6288, Reservation_fails = 225539
	L1D_cache_core[12]: Access = 73585, Miss = 59251, Miss_rate = 0.805, Pending_hits = 6274, Reservation_fails = 230034
	L1D_cache_core[13]: Access = 76336, Miss = 61496, Miss_rate = 0.806, Pending_hits = 6435, Reservation_fails = 240338
	L1D_cache_core[14]: Access = 80831, Miss = 65234, Miss_rate = 0.807, Pending_hits = 6889, Reservation_fails = 234932
	L1D_total_cache_accesses = 1167229
	L1D_total_cache_misses = 943421
	L1D_total_cache_miss_rate = 0.8083
	L1D_total_cache_pending_hits = 99565
	L1D_total_cache_reservation_fails = 3607074
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.090
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 119267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 99361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 656880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3603867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 185888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 286541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1115792
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5629
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1118208

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3106380
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 823
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 496664
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3207
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5629
ctas_completed 1920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4358, 4603, 4913, 4673, 4625, 4163, 4670, 4107, 4594, 4613, 4436, 4275, 4243, 4118, 4297, 4515, 3659, 4238, 3884, 3600, 3909, 3705, 3877, 3891, 3450, 4153, 3552, 4032, 4197, 3840, 4116, 3844, 383, 383, 383, 394, 416, 405, 394, 405, 394, 394, 405, 383, 394, 405, 372, 383, 
gpgpu_n_tot_thrd_icount = 66835232
gpgpu_n_tot_w_icount = 2088601
gpgpu_n_stall_shd_mem = 3469156
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 656880
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2769679
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 696374
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4769510	W0_Idle:313011	W0_Scoreboard:7482480	W1:443314	W2:211716	W3:149456	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
single_issue_nums: WS0:1043566	WS1:1045035	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5255040 {8:656880,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105100800 {40:2627520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2334784 {8:291848,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1621 
max_icnt2mem_latency = 1318 
maxmrqlatency = 282 
max_icnt2sh_latency = 337 
averagemflatency = 379 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 105 
mrq_lat_table:162492 	8243 	48671 	17819 	13759 	6010 	2647 	425 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	787569 	1527909 	599073 	4847 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	53 	43 	9 	354950 	111965 	226517 	222821 	32277 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	122498 	121144 	116656 	183871 	1403395 	970917 	917 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	259 	784 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       116       128       128       105        97        67        80       128       128       160       128       128       112        88       100 
dram[1]:       128       116       100       113       100       124        68        55       128       128       128       132       128       140        85        75 
dram[2]:       128       128       112       121        88       119        49        84       116       128       152       136       128       115        69        92 
dram[3]:       128       128       105       128       105        85        60        60       120       128       136       148       128       112        64        65 
dram[4]:       112       128        88       128       120        92        68        80       124       124       132       140       117        96       116        80 
dram[5]:       128       116       120       128       108       101        67       128       132       128       144       140       123       116        72        79 
maximum service time to same row:
dram[0]:     37136     33418     20973     29589     24809     18168     16272     14926     28178     31248     57023     26086     23291     21703     21157     19502 
dram[1]:     33092     18206     24123     26472     24932     26405     15244      9861     20933     19794     23451     28352     19982     28012     30325     16403 
dram[2]:     23051     24072     30627     20512     42455     18054     11652     10558     22184     29386     34701     32254     23938     26444     30234     34429 
dram[3]:     28005     22863     21192     28583     24465     41206     14733     13432     25149     31012     25712     57071     22858     22719     16140     34975 
dram[4]:     23154     22703     20700     30225     27583     40477     14746     17824     27606     25106     36614     35714     16308     25255     29838     24819 
dram[5]:     34433     19894     34148     29273     33370     22423     14002     20109     36064     36977     25083     36464     24011     22024     34859     30723 
average row accesses per activate:
dram[0]: 10.462541  9.800595 11.281369 10.025000  9.678344  9.635839  7.233890  6.466934 16.563910 12.763441 26.947369 24.802469 15.040541 12.865169  8.989655  9.206185 
dram[1]:  9.905363 10.028391 10.043771 10.224422  9.612308  9.430267  6.398721  6.350913 14.980263 14.986395 30.196970 24.235294 12.924418 16.043165  8.629758  8.894558 
dram[2]:  9.795666  9.381231  9.922581  9.643963  9.895570  9.691843  6.734341  6.384458 14.363636 18.170732 26.945946 28.628571 13.417647 14.966887  9.383512  8.428115 
dram[3]: 10.326733  9.826347 10.529616 11.049470  9.570571 10.237013  6.265469  6.396660 15.013699 14.448718 21.765957 36.981480 13.457831 12.922222  8.451410  8.527869 
dram[4]:  9.214286 10.182119 10.688135 10.785965  9.781932  8.564384  6.621181  7.114014 14.148149 17.157894 28.136986 40.673912 13.079096 12.139037  9.092784  8.846442 
dram[5]:  9.941539  9.990566 10.122187 11.220149  9.537538  9.157270  6.875000  6.976852 15.304054 15.554839 33.299999 30.906250 13.022857 12.388298  8.695082  9.446494 
average row locality = 260073/25179 = 10.328964
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       247       276       261       274       323       367       640       667       123       146        49        49        83        97       265       275 
dram[1]:       258       258       262       263       320       354       628       680       113       130        50        50        98        80       282       269 
dram[2]:       243       258       279       267       318       356       672       634       137       124        51        35        83       103       277       271 
dram[3]:       257       278       270       274       339       349       644       646       118       128        50        37        81       107       267       254 
dram[4]:       271       237       294       266       329       377       662       605       137       119        43        24        84        95       269       264 
dram[5]:       279       245       263       256       355       365       647       646       128       132        35        31        86       106       265       265 
total dram writes = 24624
bank skew: 680/24 = 28.33
chip skew: 4142/4076 = 1.02
average mf latency per bank:
dram[0]:      26668     27757     24170     26684     18182     19396      9577     11235     85245     63566    475782    629269    286201    309597     21855     25060
dram[1]:      23400     31994     22627     30432     18220     22033      9590     11960     70511     77905    450179    668065    235315    404943     18627     27987
dram[2]:      26833     22987     22938     22549     18514     16708      9165      9471     56703     62092    448038    666574    280477    206112     20362     19841
dram[3]:      24972     21784     23613     22003     18682     16845     10065      9253     69336     60576    500610    657217    318834    202819     21385     21759
dram[4]:      28285     22986     26049     20587     22162     13927     11032      8898     70934     58946    710537    910444    355048    209046     26614     17832
dram[5]:      28568     25051     29623     23170     20905     16313     11634      9248     76380     61088    889358    783706    358927    209094     26643     20588
maximum mf latency per bank:
dram[0]:       1452      1291      1356      1341      1526      1365      1385      1371      1480      1466      1568      1483      1259      1286      1453      1390
dram[1]:       1206      1422      1151      1340      1192      1363      1159      1340      1355      1461      1218      1523      1122      1255      1260      1547
dram[2]:       1293      1246      1496      1234      1341      1243      1409      1299      1499      1257      1384      1161      1149      1193      1397      1197
dram[3]:       1225      1231      1214      1137      1401      1254      1210      1233      1353      1223      1314      1250      1198      1055      1222      1115
dram[4]:       1315      1242      1352      1096      1358      1107      1349      1103      1475      1146      1440      1090      1438      1084      1332      1242
dram[5]:       1557      1319      1528      1443      1505      1341      1621      1407      1606      1306      1603      1198      1513      1341      1471      1311
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1605972 n_nop=1551825 n_act=4195 n_pre=4179 n_ref_event=94629129199184 n_req=43747 n_rd=40568 n_rd_L2_A=0 n_write=0 n_wr_bk=5307 bw_util=0.05713
n_activity=272239 dram_eff=0.337
bk0: 2998a 1588233i bk1: 3057a 1586569i bk2: 2753a 1588737i bk3: 2949a 1586666i bk4: 2773a 1585637i bk5: 3029a 1583615i bk6: 2608a 1583378i bk7: 2765a 1578580i bk8: 2128a 1596675i bk9: 2280a 1594687i bk10: 2020a 1599620i bk11: 1980a 1599311i bk12: 2168a 1596782i bk13: 2220a 1595898i bk14: 2392a 1589447i bk15: 2448a 1589363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904291
Row_Buffer_Locality_read = 0.937069
Row_Buffer_Locality_write = 0.486002
Bank_Level_Parallism = 1.656842
Bank_Level_Parallism_Col = 0.674195
Bank_Level_Parallism_Ready = 1.194967
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057131 
total_CMD = 1605972 
util_bw = 91750 
Wasted_Col = 63665 
Wasted_Row = 36991 
Idle = 1413566 

BW Util Bottlenecks: 
RCDc_limit = 26593 
RCDWRc_limit = 8877 
WTRc_limit = 5498 
RTWc_limit = 27686 
CCDLc_limit = 20005 
rwq = 0 
CCDLc_limit_alone = 14647 
WTRc_limit_alone = 5128 
RTWc_limit_alone = 22698 

Commands details: 
total_CMD = 1605972 
n_nop = 1551825 
Read = 40568 
Write = 0 
L2_Alloc = 0 
L2_WB = 5307 
n_act = 4195 
n_pre = 4179 
n_ref = 94629129199184 
n_req = 43747 
total_req = 45875 

Dual Bus Interface Util: 
issued_total_row = 8374 
issued_total_col = 45875 
Row_Bus_Util =  0.005214 
CoL_Bus_Util = 0.028565 
Either_Row_CoL_Bus_Util = 0.033716 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.001884 
queue_avg = 0.443853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.443853
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1605972 n_nop=1552651 n_act=4208 n_pre=4192 n_ref_event=4560869750798743682 n_req=42929 n_rd=39787 n_rd_L2_A=0 n_write=0 n_wr_bk=5259 bw_util=0.0561
n_activity=268879 dram_eff=0.3351
bk0: 2905a 1586781i bk1: 2942a 1586492i bk2: 2764a 1588411i bk3: 2862a 1586785i bk4: 2864a 1584880i bk5: 2893a 1584415i bk6: 2581a 1581984i bk7: 2681a 1579445i bk8: 2204a 1595870i bk9: 2124a 1595424i bk10: 1964a 1599340i bk11: 2032a 1599237i bk12: 2148a 1594880i bk13: 2168a 1598401i bk14: 2281a 1591270i bk15: 2374a 1590673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902117
Row_Buffer_Locality_read = 0.935984
Row_Buffer_Locality_write = 0.473265
Bank_Level_Parallism = 1.671231
Bank_Level_Parallism_Col = 1.715715
Bank_Level_Parallism_Ready = 1.219467
write_to_read_ratio_blp_rw_average = 0.329801
GrpLevelPara = 1.348061 

BW Util details:
bwutil = 0.056098 
total_CMD = 1605972 
util_bw = 90092 
Wasted_Col = 62181 
Wasted_Row = 37137 
Idle = 1416562 

BW Util Bottlenecks: 
RCDc_limit = 26137 
RCDWRc_limit = 8954 
WTRc_limit = 5299 
RTWc_limit = 26844 
CCDLc_limit = 19738 
rwq = 0 
CCDLc_limit_alone = 14410 
WTRc_limit_alone = 4955 
RTWc_limit_alone = 21860 

Commands details: 
total_CMD = 1605972 
n_nop = 1552651 
Read = 39787 
Write = 0 
L2_Alloc = 0 
L2_WB = 5259 
n_act = 4208 
n_pre = 4192 
n_ref = 4560869750798743682 
n_req = 42929 
total_req = 45046 

Dual Bus Interface Util: 
issued_total_row = 8400 
issued_total_col = 45046 
Row_Bus_Util =  0.005230 
CoL_Bus_Util = 0.028049 
Either_Row_CoL_Bus_Util = 0.033202 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.002344 
queue_avg = 0.433924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.433924
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1605972 n_nop=1552187 n_act=4234 n_pre=4218 n_ref_event=0 n_req=43371 n_rd=40151 n_rd_L2_A=0 n_write=0 n_wr_bk=5305 bw_util=0.05661
n_activity=268770 dram_eff=0.3383
bk0: 2936a 1586478i bk1: 2964a 1584462i bk2: 2849a 1586902i bk3: 2876a 1585568i bk4: 2833a 1585654i bk5: 2916a 1583287i bk6: 2669a 1579621i bk7: 2684a 1579183i bk8: 2124a 1595110i bk9: 2156a 1596222i bk10: 1964a 1599209i bk11: 1984a 1599889i bk12: 2217a 1596981i bk13: 2180a 1596459i bk14: 2392a 1589906i bk15: 2407a 1589140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902469
Row_Buffer_Locality_read = 0.936291
Row_Buffer_Locality_write = 0.480745
Bank_Level_Parallism = 1.717583
Bank_Level_Parallism_Col = 1.767904
Bank_Level_Parallism_Ready = 1.217129
write_to_read_ratio_blp_rw_average = 0.338768
GrpLevelPara = 1.366252 

BW Util details:
bwutil = 0.056609 
total_CMD = 1605972 
util_bw = 90912 
Wasted_Col = 62615 
Wasted_Row = 37090 
Idle = 1415355 

BW Util Bottlenecks: 
RCDc_limit = 26301 
RCDWRc_limit = 8947 
WTRc_limit = 5008 
RTWc_limit = 28886 
CCDLc_limit = 19860 
rwq = 0 
CCDLc_limit_alone = 14204 
WTRc_limit_alone = 4693 
RTWc_limit_alone = 23545 

Commands details: 
total_CMD = 1605972 
n_nop = 1552187 
Read = 40151 
Write = 0 
L2_Alloc = 0 
L2_WB = 5305 
n_act = 4234 
n_pre = 4218 
n_ref = 0 
n_req = 43371 
total_req = 45456 

Dual Bus Interface Util: 
issued_total_row = 8452 
issued_total_col = 45456 
Row_Bus_Util =  0.005263 
CoL_Bus_Util = 0.028304 
Either_Row_CoL_Bus_Util = 0.033491 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.002287 
queue_avg = 0.438450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.43845
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1605972 n_nop=1552035 n_act=4253 n_pre=4237 n_ref_event=13984 n_req=43449 n_rd=40266 n_rd_L2_A=0 n_write=0 n_wr_bk=5296 bw_util=0.05674
n_activity=270517 dram_eff=0.3369
bk0: 2905a 1588395i bk1: 3043a 1585944i bk2: 2792a 1588066i bk3: 2900a 1589184i bk4: 2920a 1585787i bk5: 2862a 1585539i bk6: 2694a 1580909i bk7: 2624a 1579645i bk8: 2116a 1595358i bk9: 2172a 1595401i bk10: 2016a 1598905i bk11: 1976a 1600305i bk12: 2172a 1596654i bk13: 2236a 1594261i bk14: 2465a 1589297i bk15: 2373a 1588605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902230
Row_Buffer_Locality_read = 0.935852
Row_Buffer_Locality_write = 0.476909
Bank_Level_Parallism = 1.673420
Bank_Level_Parallism_Col = 1.713508
Bank_Level_Parallism_Ready = 1.205479
write_to_read_ratio_blp_rw_average = 0.329751
GrpLevelPara = 1.355030 

BW Util details:
bwutil = 0.056741 
total_CMD = 1605972 
util_bw = 91124 
Wasted_Col = 62519 
Wasted_Row = 37293 
Idle = 1415036 

BW Util Bottlenecks: 
RCDc_limit = 26513 
RCDWRc_limit = 8917 
WTRc_limit = 5367 
RTWc_limit = 27326 
CCDLc_limit = 19671 
rwq = 0 
CCDLc_limit_alone = 14441 
WTRc_limit_alone = 5049 
RTWc_limit_alone = 22414 

Commands details: 
total_CMD = 1605972 
n_nop = 1552035 
Read = 40266 
Write = 0 
L2_Alloc = 0 
L2_WB = 5296 
n_act = 4253 
n_pre = 4237 
n_ref = 13984 
n_req = 43449 
total_req = 45562 

Dual Bus Interface Util: 
issued_total_row = 8490 
issued_total_col = 45562 
Row_Bus_Util =  0.005287 
CoL_Bus_Util = 0.028370 
Either_Row_CoL_Bus_Util = 0.033585 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.002132 
queue_avg = 0.419144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.419144
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1605972 n_nop=1552526 n_act=4172 n_pre=4156 n_ref_event=0 n_req=43131 n_rd=40005 n_rd_L2_A=0 n_write=0 n_wr_bk=5241 bw_util=0.05635
n_activity=268139 dram_eff=0.3375
bk0: 2989a 1585934i bk1: 2860a 1587578i bk2: 2893a 1587360i bk3: 2851a 1587103i bk4: 2888a 1585534i bk5: 2836a 1582432i bk6: 2794a 1579520i bk7: 2596a 1582779i bk8: 2200a 1594715i bk9: 2208a 1596649i bk10: 2032a 1600332i bk11: 1856a 1600798i bk12: 2244a 1595964i bk13: 2196a 1596330i bk14: 2409a 1589379i bk15: 2153a 1591133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903411
Row_Buffer_Locality_read = 0.936983
Row_Buffer_Locality_write = 0.473768
Bank_Level_Parallism = 1.675734
Bank_Level_Parallism_Col = 1.719267
Bank_Level_Parallism_Ready = 1.204957
write_to_read_ratio_blp_rw_average = 0.334820
GrpLevelPara = 1.363108 

BW Util details:
bwutil = 0.056347 
total_CMD = 1605972 
util_bw = 90492 
Wasted_Col = 62099 
Wasted_Row = 37100 
Idle = 1416281 

BW Util Bottlenecks: 
RCDc_limit = 25984 
RCDWRc_limit = 8842 
WTRc_limit = 4932 
RTWc_limit = 28038 
CCDLc_limit = 19668 
rwq = 0 
CCDLc_limit_alone = 14290 
WTRc_limit_alone = 4627 
RTWc_limit_alone = 22965 

Commands details: 
total_CMD = 1605972 
n_nop = 1552526 
Read = 40005 
Write = 0 
L2_Alloc = 0 
L2_WB = 5241 
n_act = 4172 
n_pre = 4156 
n_ref = 0 
n_req = 43131 
total_req = 45246 

Dual Bus Interface Util: 
issued_total_row = 8328 
issued_total_col = 45246 
Row_Bus_Util =  0.005186 
CoL_Bus_Util = 0.028174 
Either_Row_CoL_Bus_Util = 0.033280 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.002395 
queue_avg = 0.464481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.464481
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1605972 n_nop=1552242 n_act=4154 n_pre=4138 n_ref_event=94629131790352 n_req=43446 n_rd=40280 n_rd_L2_A=0 n_write=0 n_wr_bk=5258 bw_util=0.05671
n_activity=269418 dram_eff=0.338
bk0: 2992a 1586594i bk1: 2964a 1587511i bk2: 2919a 1587789i bk3: 2789a 1589095i bk4: 2882a 1584366i bk5: 2801a 1584283i bk6: 2700a 1581253i bk7: 2589a 1581668i bk8: 2184a 1595922i bk9: 2324a 1595715i bk10: 1976a 1600131i bk11: 1960a 1599916i bk12: 2204a 1594371i bk13: 2241a 1595525i bk14: 2425a 1590044i bk15: 2330a 1590570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904571
Row_Buffer_Locality_read = 0.937562
Row_Buffer_Locality_write = 0.484839
Bank_Level_Parallism = 1.674598
Bank_Level_Parallism_Col = 1.712132
Bank_Level_Parallism_Ready = 1.191439
write_to_read_ratio_blp_rw_average = 0.337605
GrpLevelPara = 1.337861 

BW Util details:
bwutil = 0.056711 
total_CMD = 1605972 
util_bw = 91076 
Wasted_Col = 62430 
Wasted_Row = 35926 
Idle = 1416540 

BW Util Bottlenecks: 
RCDc_limit = 25969 
RCDWRc_limit = 8758 
WTRc_limit = 5183 
RTWc_limit = 27785 
CCDLc_limit = 19836 
rwq = 0 
CCDLc_limit_alone = 14179 
WTRc_limit_alone = 4820 
RTWc_limit_alone = 22491 

Commands details: 
total_CMD = 1605972 
n_nop = 1552242 
Read = 40280 
Write = 0 
L2_Alloc = 0 
L2_WB = 5258 
n_act = 4154 
n_pre = 4138 
n_ref = 94629131790352 
n_req = 43446 
total_req = 45538 

Dual Bus Interface Util: 
issued_total_row = 8292 
issued_total_col = 45538 
Row_Bus_Util =  0.005163 
CoL_Bus_Util = 0.028355 
Either_Row_CoL_Bus_Util = 0.033456 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.001861 
queue_avg = 0.431502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.431502

========= L2 cache stats =========
L2_cache_bank[0]: Access = 248813, Miss = 34349, Miss_rate = 0.138, Pending_hits = 36, Reservation_fails = 337
L2_cache_bank[1]: Access = 246962, Miss = 29466, Miss_rate = 0.119, Pending_hits = 20, Reservation_fails = 51
L2_cache_bank[2]: Access = 240729, Miss = 27818, Miss_rate = 0.116, Pending_hits = 19, Reservation_fails = 137
L2_cache_bank[3]: Access = 247019, Miss = 28584, Miss_rate = 0.116, Pending_hits = 12, Reservation_fails = 42
L2_cache_bank[4]: Access = 240924, Miss = 28956, Miss_rate = 0.120, Pending_hits = 28, Reservation_fails = 237
L2_cache_bank[5]: Access = 241204, Miss = 28628, Miss_rate = 0.119, Pending_hits = 11, Reservation_fails = 70
L2_cache_bank[6]: Access = 241848, Miss = 28168, Miss_rate = 0.116, Pending_hits = 12, Reservation_fails = 58
L2_cache_bank[7]: Access = 240910, Miss = 28569, Miss_rate = 0.119, Pending_hits = 15, Reservation_fails = 56
L2_cache_bank[8]: Access = 245061, Miss = 29202, Miss_rate = 0.119, Pending_hits = 12, Reservation_fails = 51
L2_cache_bank[9]: Access = 238726, Miss = 27303, Miss_rate = 0.114, Pending_hits = 8, Reservation_fails = 42
L2_cache_bank[10]: Access = 245676, Miss = 28926, Miss_rate = 0.118, Pending_hits = 16, Reservation_fails = 63
L2_cache_bank[11]: Access = 241886, Miss = 28097, Miss_rate = 0.116, Pending_hits = 22, Reservation_fails = 41
L2_total_cache_accesses = 2919758
L2_total_cache_misses = 348066
L2_total_cache_miss_rate = 0.1192
L2_total_cache_pending_hits = 211
L2_total_cache_reservation_fails = 1185
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2386411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 638
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 184387
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 184772
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 92747
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2627520
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291848
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 638
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 454
L2_cache_data_port_util = 0.413
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2919758
icnt_total_pkts_simt_to_mem=948833
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 89.1197
	minimum = 5
	maximum = 517
Network latency average = 80.7981
	minimum = 5
	maximum = 517
Slowest packet = 3626031
Flit latency average = 80.7981
	minimum = 5
	maximum = 517
Slowest flit = 3626158
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.299761
	minimum = 0.103669 (at node 5)
	maximum = 0.550974 (at node 25)
Accepted packet rate average = 0.299761
	minimum = 0.134882 (at node 24)
	maximum = 0.456063 (at node 9)
Injected flit rate average = 0.299761
	minimum = 0.103669 (at node 5)
	maximum = 0.550974 (at node 25)
Accepted flit rate average= 0.299761
	minimum = 0.134882 (at node 24)
	maximum = 0.456063 (at node 9)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.0976 (15 samples)
	minimum = 5 (15 samples)
	maximum = 216.467 (15 samples)
Network latency average = 31.1322 (15 samples)
	minimum = 5 (15 samples)
	maximum = 212.267 (15 samples)
Flit latency average = 31.1319 (15 samples)
	minimum = 5 (15 samples)
	maximum = 212.267 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.144644 (15 samples)
	minimum = 0.0765165 (15 samples)
	maximum = 0.376552 (15 samples)
Accepted packet rate average = 0.144644 (15 samples)
	minimum = 0.0899001 (15 samples)
	maximum = 0.336411 (15 samples)
Injected flit rate average = 0.144646 (15 samples)
	minimum = 0.0765197 (15 samples)
	maximum = 0.376552 (15 samples)
Accepted flit rate average = 0.144646 (15 samples)
	minimum = 0.0899048 (15 samples)
	maximum = 0.336411 (15 samples)
Injected packet size average = 1.00001 (15 samples)
Accepted packet size average = 1.00001 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 37 sec (157 sec)
gpgpu_simulation_rate = 158495 (inst/sec)
gpgpu_simulation_rate = 3321 (cycle/sec)
gpgpu_silicon_slowdown = 90334x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc282661a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc282661a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266198..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266190..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2826618c..

GPGPU-Sim PTX: cudaLaunch for 0x0x56108e225fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2505
gpu_sim_insn = 1122762
gpu_ipc =     448.2084
gpu_tot_sim_cycle = 523937
gpu_tot_sim_insn = 26006556
gpu_tot_ipc =      49.6368
gpu_tot_issued_cta = 2048
gpu_occupancy = 68.8851% 
gpu_tot_occupancy = 51.6989% 
max_total_param_size = 0
gpu_stall_dramfull = 792007
gpu_stall_icnt2sh    = 1450618
partiton_level_parallism =       1.3365
partiton_level_parallism_total  =       1.8171
partiton_level_parallism_util =       2.1983
partiton_level_parallism_util_total  =       2.2953
L2_BW  =      18.7171 GB/Sec
L2_BW_total  =      53.5877 GB/Sec
gpu_total_sim_rate=163563

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1142233
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5629
L1D_cache:
	L1D_cache_core[0]: Access = 79336, Miss = 63991, Miss_rate = 0.807, Pending_hits = 6848, Reservation_fails = 242182
	L1D_cache_core[1]: Access = 76148, Miss = 61338, Miss_rate = 0.806, Pending_hits = 6570, Reservation_fails = 241888
	L1D_cache_core[2]: Access = 80735, Miss = 65115, Miss_rate = 0.807, Pending_hits = 6869, Reservation_fails = 240511
	L1D_cache_core[3]: Access = 79284, Miss = 64340, Miss_rate = 0.812, Pending_hits = 7077, Reservation_fails = 238845
	L1D_cache_core[4]: Access = 78372, Miss = 63659, Miss_rate = 0.812, Pending_hits = 6708, Reservation_fails = 251329
	L1D_cache_core[5]: Access = 79311, Miss = 64119, Miss_rate = 0.808, Pending_hits = 6948, Reservation_fails = 235045
	L1D_cache_core[6]: Access = 79637, Miss = 64293, Miss_rate = 0.807, Pending_hits = 6862, Reservation_fails = 243736
	L1D_cache_core[7]: Access = 74312, Miss = 59450, Miss_rate = 0.800, Pending_hits = 6527, Reservation_fails = 236377
	L1D_cache_core[8]: Access = 78302, Miss = 63256, Miss_rate = 0.808, Pending_hits = 6720, Reservation_fails = 243172
	L1D_cache_core[9]: Access = 79499, Miss = 64862, Miss_rate = 0.816, Pending_hits = 6893, Reservation_fails = 256774
	L1D_cache_core[10]: Access = 80189, Miss = 65166, Miss_rate = 0.813, Pending_hits = 6809, Reservation_fails = 246372
	L1D_cache_core[11]: Access = 75352, Miss = 60260, Miss_rate = 0.800, Pending_hits = 6384, Reservation_fails = 225539
	L1D_cache_core[12]: Access = 73881, Miss = 59426, Miss_rate = 0.804, Pending_hits = 6370, Reservation_fails = 230034
	L1D_cache_core[13]: Access = 76644, Miss = 61679, Miss_rate = 0.805, Pending_hits = 6531, Reservation_fails = 240338
	L1D_cache_core[14]: Access = 81111, Miss = 65390, Miss_rate = 0.806, Pending_hits = 6985, Reservation_fails = 234932
	L1D_total_cache_accesses = 1172113
	L1D_total_cache_misses = 946344
	L1D_total_cache_miss_rate = 0.8074
	L1D_total_cache_pending_hits = 101101
	L1D_total_cache_reservation_fails = 3607074
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.089
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 119267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 100897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 657392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3603867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 196128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5401
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 288952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1139817
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5629
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1142233

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3106380
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 823
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 496664
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3207
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5629
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4423, 4668, 4978, 4760, 4679, 4239, 4746, 4161, 4681, 4678, 4490, 4340, 4308, 4172, 4351, 4569, 3735, 4292, 3938, 3654, 3974, 3759, 3953, 3967, 3515, 4218, 3628, 4097, 4251, 3894, 4181, 3920, 437, 448, 437, 459, 481, 470, 459, 481, 459, 459, 470, 437, 459, 459, 437, 459, 
gpgpu_n_tot_thrd_icount = 68264448
gpgpu_n_tot_w_icount = 2133264
gpgpu_n_stall_shd_mem = 3469156
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 657392
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2769679
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 696374
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4774268	W0_Idle:318679	W0_Scoreboard:7499285	W1:449584	W2:213058	W3:149643	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
single_issue_nums: WS0:1066046	WS1:1067218	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5259136 {8:657392,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105182720 {40:2629568,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2357472 {8:294684,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1621 
max_icnt2mem_latency = 1318 
maxmrqlatency = 282 
max_icnt2sh_latency = 337 
averagemflatency = 379 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 105 
mrq_lat_table:164367 	8335 	48684 	17824 	13759 	6010 	2647 	425 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	792439 	1527923 	599073 	4847 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	53 	43 	9 	358101 	112162 	226517 	222821 	32277 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	126165 	121965 	117052 	183871 	1403395 	970917 	917 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	265 	784 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       116       128       128       105        97        67        80       128       128       160       128       128       112        88       100 
dram[1]:       128       116       100       113       100       124        68        55       128       128       128       132       128       140        85        75 
dram[2]:       128       128       112       121        88       119        49        84       116       128       152       136       128       115        69        92 
dram[3]:       128       128       105       128       105        85        60        60       120       128       136       148       128       112        64        65 
dram[4]:       112       128       116       128       120        92        68        80       124       124       132       140       117        96       116        80 
dram[5]:       128       116       120       128       108       101        67       128       132       128       144       140       123       116        72        79 
maximum service time to same row:
dram[0]:     37136     33418     20973     29589     24809     18168     16272     14926     28178     31248     57023     26086     23291     21703     21157     19502 
dram[1]:     33092     18206     24123     26472     24932     26405     15244      9861     20933     19794     23451     28352     19982     28012     30325     16403 
dram[2]:     23051     24072     30627     20512     42455     18054     11652     10558     22184     29386     34701     32254     23938     26444     30234     34429 
dram[3]:     28005     22863     21192     28583     24465     41206     14733     13432     25149     31012     25712     57071     22858     22719     16140     34975 
dram[4]:     23154     22703     20700     30225     27583     40477     14746     17824     27606     25106     36614     35714     16308     25255     29838     24819 
dram[5]:     34433     19894     34148     29273     33370     22423     14002     20109     36064     36977     25083     36464     24011     22024     34859     30723 
average row accesses per activate:
dram[0]: 10.469055  9.800595 11.246212 10.025000  9.650794  9.635839  7.236277  6.468938 17.496241 13.408602 27.233767 25.296297 15.040541 12.870787  8.965635  9.206185 
dram[1]:  9.905363 10.028391 10.043771 10.227723  9.612308  9.430267  6.398721  6.350913 15.776316 15.857142 30.402985 24.383720 12.924418 16.043165  8.629758  8.894558 
dram[2]:  9.795666  9.381231  9.922581  9.643963  9.895570  9.691843  6.734341  6.386503 15.175324 19.211382 27.608109 28.732395 13.417647 14.966887  9.353572  8.428115 
dram[3]: 10.326733  9.826347 10.496528 11.014085  9.570571 10.207120  6.265469  6.396660 15.863013 15.275641 22.000000 37.722221 13.457831 12.922222  8.451410  8.527869 
dram[4]:  9.214286 10.151815 10.655405 10.785965  9.754659  8.543715  6.621181  7.114014 14.913580 18.060150 28.243244 41.282608 13.079096 12.139037  9.099656  8.846442 
dram[5]:  9.944615  9.962382 10.122187 11.220149  9.511976  9.157270  6.875000  6.976852 16.094595 16.387096 33.278690 31.468750 13.022857 12.388298  8.695082  9.446494 
average row locality = 262058/25199 = 10.399540
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       247       276       261       274       323       367       640       667       123       146        49        49        83        97       265       275 
dram[1]:       258       258       262       263       320       354       628       680       113       130        50        51        98        80       282       269 
dram[2]:       243       258       279       267       318       356       672       634       137       124        53        35        83       103       277       271 
dram[3]:       257       278       270       274       339       349       644       646       118       130        50        37        81       107       267       254 
dram[4]:       271       237       294       266       329       377       662       605       137       119        43        24        84        95       269       264 
dram[5]:       280       245       263       256       355       365       647       646       128       133        35        31        86       106       265       265 
total dram writes = 24631
bank skew: 680/24 = 28.33
chip skew: 4142/4076 = 1.02
average mf latency per bank:
dram[0]:      26668     27757     24170     26684     18189     19402      9590     11248     86642     63838    476177    629624    286269    309649     21855     25060
dram[1]:      23400     31994     22627     30432     18229     22040      9603     11971     70846     78189    450537    655290    235373    405016     18627     27987
dram[2]:      26833     22987     22938     22549     18524     16717      9178      9480     56988     62399    431487    667070    280548    206156     20362     19841
dram[3]:      24972     21784     23613     22003     18685     16854     10078      9264     69652     59937    501006    657697    318890    202871     21385     21759
dram[4]:      28285     22986     26049     20587     22167     13935     11045      8911     71216     59264    710907    911179    355100    209097     26614     17832
dram[5]:      28466     25051     29623     23170     20912     16319     11646      9260     76671     60919    889862    784183    358987    209149     26643     20588
maximum mf latency per bank:
dram[0]:       1452      1291      1356      1341      1526      1365      1385      1371      1480      1466      1568      1483      1259      1286      1453      1390
dram[1]:       1206      1422      1151      1340      1192      1363      1159      1340      1355      1461      1218      1523      1122      1255      1260      1547
dram[2]:       1293      1246      1496      1234      1341      1243      1409      1299      1499      1257      1384      1161      1149      1193      1397      1197
dram[3]:       1225      1231      1214      1137      1401      1254      1210      1233      1353      1223      1314      1250      1198      1055      1222      1115
dram[4]:       1315      1242      1352      1096      1358      1107      1349      1103      1475      1146      1440      1090      1438      1084      1332      1242
dram[5]:       1557      1319      1528      1443      1505      1341      1621      1407      1606      1306      1603      1198      1513      1341      1471      1311
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1613685 n_nop=1559187 n_act=4199 n_pre=4183 n_ref_event=94629129199184 n_req=44090 n_rd=40900 n_rd_L2_A=0 n_write=0 n_wr_bk=5318 bw_util=0.05728
n_activity=273679 dram_eff=0.3378
bk0: 2998a 1595919i bk1: 3057a 1594285i bk2: 2753a 1596433i bk3: 2949a 1594380i bk4: 2773a 1593285i bk5: 3029a 1591325i bk6: 2608a 1591089i bk7: 2765a 1586291i bk8: 2252a 1604224i bk9: 2400a 1602271i bk10: 2068a 1607265i bk11: 2020a 1606978i bk12: 2168a 1604494i bk13: 2220a 1603612i bk14: 2392a 1597112i bk15: 2448a 1597076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904944
Row_Buffer_Locality_read = 0.937579
Row_Buffer_Locality_write = 0.486520
Bank_Level_Parallism = 1.655707
Bank_Level_Parallism_Col = 0.674195
Bank_Level_Parallism_Ready = 1.193582
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057283 
total_CMD = 1613685 
util_bw = 92436 
Wasted_Col = 63782 
Wasted_Row = 37027 
Idle = 1420440 

BW Util Bottlenecks: 
RCDc_limit = 26593 
RCDWRc_limit = 8899 
WTRc_limit = 5512 
RTWc_limit = 27734 
CCDLc_limit = 20051 
rwq = 0 
CCDLc_limit_alone = 14687 
WTRc_limit_alone = 5142 
RTWc_limit_alone = 22740 

Commands details: 
total_CMD = 1613685 
n_nop = 1559187 
Read = 40900 
Write = 0 
L2_Alloc = 0 
L2_WB = 5318 
n_act = 4199 
n_pre = 4183 
n_ref = 94629129199184 
n_req = 44090 
total_req = 46218 

Dual Bus Interface Util: 
issued_total_row = 8382 
issued_total_col = 46218 
Row_Bus_Util =  0.005194 
CoL_Bus_Util = 0.028641 
Either_Row_CoL_Bus_Util = 0.033772 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.001872 
queue_avg = 0.441936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.441936
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1613685 n_nop=1560028 n_act=4210 n_pre=4194 n_ref_event=4560869750798743682 n_req=43260 n_rd=40115 n_rd_L2_A=0 n_write=0 n_wr_bk=5263 bw_util=0.05624
n_activity=270319 dram_eff=0.3357
bk0: 2905a 1594494i bk1: 2942a 1594205i bk2: 2764a 1596124i bk3: 2862a 1594498i bk4: 2864a 1592593i bk5: 2893a 1592128i bk6: 2581a 1589697i bk7: 2681a 1587158i bk8: 2324a 1603486i bk9: 2252a 1603025i bk10: 2008a 1607020i bk11: 2068a 1606926i bk12: 2148a 1602592i bk13: 2168a 1606114i bk14: 2281a 1598983i bk15: 2374a 1598386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902820
Row_Buffer_Locality_read = 0.936483
Row_Buffer_Locality_write = 0.473450
Bank_Level_Parallism = 1.669760
Bank_Level_Parallism_Col = 1.713738
Bank_Level_Parallism_Ready = 1.217868
write_to_read_ratio_blp_rw_average = 0.328676
GrpLevelPara = 1.347441 

BW Util details:
bwutil = 0.056241 
total_CMD = 1613685 
util_bw = 90756 
Wasted_Col = 62233 
Wasted_Row = 37161 
Idle = 1423535 

BW Util Bottlenecks: 
RCDc_limit = 26149 
RCDWRc_limit = 8961 
WTRc_limit = 5299 
RTWc_limit = 26844 
CCDLc_limit = 19771 
rwq = 0 
CCDLc_limit_alone = 14443 
WTRc_limit_alone = 4955 
RTWc_limit_alone = 21860 

Commands details: 
total_CMD = 1613685 
n_nop = 1560028 
Read = 40115 
Write = 0 
L2_Alloc = 0 
L2_WB = 5263 
n_act = 4210 
n_pre = 4194 
n_ref = 4560869750798743682 
n_req = 43260 
total_req = 45378 

Dual Bus Interface Util: 
issued_total_row = 8404 
issued_total_col = 45378 
Row_Bus_Util =  0.005208 
CoL_Bus_Util = 0.028121 
Either_Row_CoL_Bus_Util = 0.033251 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.002330 
queue_avg = 0.431976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.431976
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1613685 n_nop=1559555 n_act=4236 n_pre=4220 n_ref_event=0 n_req=43711 n_rd=40487 n_rd_L2_A=0 n_write=0 n_wr_bk=5310 bw_util=0.05676
n_activity=270112 dram_eff=0.3391
bk0: 2936a 1594189i bk1: 2964a 1592173i bk2: 2849a 1594613i bk3: 2876a 1593280i bk4: 2833a 1593367i bk5: 2916a 1591001i bk6: 2669a 1587335i bk7: 2684a 1586897i bk8: 2248a 1602673i bk9: 2284a 1603795i bk10: 2012a 1606892i bk11: 2020a 1607533i bk12: 2217a 1604694i bk13: 2180a 1604172i bk14: 2392a 1597599i bk15: 2407a 1596851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903182
Row_Buffer_Locality_read = 0.936795
Row_Buffer_Locality_write = 0.481079
Bank_Level_Parallism = 1.716098
Bank_Level_Parallism_Col = 1.765875
Bank_Level_Parallism_Ready = 1.215520
write_to_read_ratio_blp_rw_average = 0.337430
GrpLevelPara = 1.365924 

BW Util details:
bwutil = 0.056761 
total_CMD = 1613685 
util_bw = 91594 
Wasted_Col = 62672 
Wasted_Row = 37114 
Idle = 1422305 

BW Util Bottlenecks: 
RCDc_limit = 26313 
RCDWRc_limit = 8954 
WTRc_limit = 5008 
RTWc_limit = 28886 
CCDLc_limit = 19898 
rwq = 0 
CCDLc_limit_alone = 14242 
WTRc_limit_alone = 4693 
RTWc_limit_alone = 23545 

Commands details: 
total_CMD = 1613685 
n_nop = 1559555 
Read = 40487 
Write = 0 
L2_Alloc = 0 
L2_WB = 5310 
n_act = 4236 
n_pre = 4220 
n_ref = 0 
n_req = 43711 
total_req = 45797 

Dual Bus Interface Util: 
issued_total_row = 8456 
issued_total_col = 45797 
Row_Bus_Util =  0.005240 
CoL_Bus_Util = 0.028380 
Either_Row_CoL_Bus_Util = 0.033544 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.002272 
queue_avg = 0.436575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.436575
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1613685 n_nop=1559399 n_act=4257 n_pre=4241 n_ref_event=13984 n_req=43789 n_rd=40602 n_rd_L2_A=0 n_write=0 n_wr_bk=5301 bw_util=0.05689
n_activity=272020 dram_eff=0.3375
bk0: 2905a 1596109i bk1: 3043a 1593658i bk2: 2792a 1595760i bk3: 2900a 1596879i bk4: 2920a 1593500i bk5: 2862a 1593230i bk6: 2694a 1588620i bk7: 2624a 1587356i bk8: 2240a 1602921i bk9: 2300a 1602986i bk10: 2060a 1606578i bk11: 2016a 1608010i bk12: 2172a 1604365i bk13: 2236a 1601973i bk14: 2465a 1597010i bk15: 2373a 1596318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902898
Row_Buffer_Locality_read = 0.936358
Row_Buffer_Locality_write = 0.476624
Bank_Level_Parallism = 1.672050
Bank_Level_Parallism_Col = 1.711731
Bank_Level_Parallism_Ready = 1.203959
write_to_read_ratio_blp_rw_average = 0.328638
GrpLevelPara = 1.354684 

BW Util details:
bwutil = 0.056892 
total_CMD = 1613685 
util_bw = 91806 
Wasted_Col = 62578 
Wasted_Row = 37331 
Idle = 1421970 

BW Util Bottlenecks: 
RCDc_limit = 26522 
RCDWRc_limit = 8938 
WTRc_limit = 5367 
RTWc_limit = 27335 
CCDLc_limit = 19698 
rwq = 0 
CCDLc_limit_alone = 14468 
WTRc_limit_alone = 5049 
RTWc_limit_alone = 22423 

Commands details: 
total_CMD = 1613685 
n_nop = 1559399 
Read = 40602 
Write = 0 
L2_Alloc = 0 
L2_WB = 5301 
n_act = 4257 
n_pre = 4241 
n_ref = 13984 
n_req = 43789 
total_req = 45903 

Dual Bus Interface Util: 
issued_total_row = 8498 
issued_total_col = 45903 
Row_Bus_Util =  0.005266 
CoL_Bus_Util = 0.028446 
Either_Row_CoL_Bus_Util = 0.033641 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.002118 
queue_avg = 0.417278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.417278
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1613685 n_nop=1559915 n_act=4177 n_pre=4161 n_ref_event=0 n_req=43445 n_rd=40313 n_rd_L2_A=0 n_write=0 n_wr_bk=5247 bw_util=0.05647
n_activity=269468 dram_eff=0.3381
bk0: 2989a 1593652i bk1: 2860a 1595270i bk2: 2893a 1595053i bk3: 2851a 1594816i bk4: 2888a 1593229i bk5: 2836a 1590091i bk6: 2794a 1587230i bk7: 2596a 1590489i bk8: 2324a 1602315i bk9: 2328a 1604278i bk10: 2068a 1607998i bk11: 1884a 1608497i bk12: 2244a 1603676i bk13: 2196a 1604042i bk14: 2409a 1597092i bk15: 2153a 1598848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903994
Row_Buffer_Locality_read = 0.937440
Row_Buffer_Locality_write = 0.473499
Bank_Level_Parallism = 1.674606
Bank_Level_Parallism_Col = 1.717537
Bank_Level_Parallism_Ready = 1.203550
write_to_read_ratio_blp_rw_average = 0.333941
GrpLevelPara = 1.362659 

BW Util details:
bwutil = 0.056467 
total_CMD = 1613685 
util_bw = 91120 
Wasted_Col = 62164 
Wasted_Row = 37130 
Idle = 1423271 

BW Util Bottlenecks: 
RCDc_limit = 25996 
RCDWRc_limit = 8861 
WTRc_limit = 4932 
RTWc_limit = 28063 
CCDLc_limit = 19691 
rwq = 0 
CCDLc_limit_alone = 14313 
WTRc_limit_alone = 4627 
RTWc_limit_alone = 22990 

Commands details: 
total_CMD = 1613685 
n_nop = 1559915 
Read = 40313 
Write = 0 
L2_Alloc = 0 
L2_WB = 5247 
n_act = 4177 
n_pre = 4161 
n_ref = 0 
n_req = 43445 
total_req = 45560 

Dual Bus Interface Util: 
issued_total_row = 8338 
issued_total_col = 45560 
Row_Bus_Util =  0.005167 
CoL_Bus_Util = 0.028234 
Either_Row_CoL_Bus_Util = 0.033321 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.002381 
queue_avg = 0.462399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.462399
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1613685 n_nop=1559632 n_act=4157 n_pre=4141 n_ref_event=94629131790352 n_req=43763 n_rd=40592 n_rd_L2_A=0 n_write=0 n_wr_bk=5263 bw_util=0.05683
n_activity=270849 dram_eff=0.3386
bk0: 2992a 1594258i bk1: 2964a 1595205i bk2: 2919a 1595502i bk3: 2789a 1596808i bk4: 2882a 1592031i bk5: 2801a 1591993i bk6: 2700a 1588963i bk7: 2589a 1589378i bk8: 2300a 1603572i bk9: 2452a 1603347i bk10: 2008a 1607797i bk11: 1996a 1607616i bk12: 2204a 1602085i bk13: 2241a 1603239i bk14: 2425a 1597759i bk15: 2330a 1598286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905194
Row_Buffer_Locality_read = 0.938017
Row_Buffer_Locality_write = 0.485020
Bank_Level_Parallism = 1.673065
Bank_Level_Parallism_Col = 1.710096
Bank_Level_Parallism_Ready = 1.190120
write_to_read_ratio_blp_rw_average = 0.336982
GrpLevelPara = 1.337169 

BW Util details:
bwutil = 0.056833 
total_CMD = 1613685 
util_bw = 91710 
Wasted_Col = 62517 
Wasted_Row = 35950 
Idle = 1423508 

BW Util Bottlenecks: 
RCDc_limit = 25977 
RCDWRc_limit = 8767 
WTRc_limit = 5184 
RTWc_limit = 27842 
CCDLc_limit = 19868 
rwq = 0 
CCDLc_limit_alone = 14200 
WTRc_limit_alone = 4821 
RTWc_limit_alone = 22537 

Commands details: 
total_CMD = 1613685 
n_nop = 1559632 
Read = 40592 
Write = 0 
L2_Alloc = 0 
L2_WB = 5263 
n_act = 4157 
n_pre = 4141 
n_ref = 94629131790352 
n_req = 43763 
total_req = 45855 

Dual Bus Interface Util: 
issued_total_row = 8298 
issued_total_col = 45855 
Row_Bus_Util =  0.005142 
CoL_Bus_Util = 0.028416 
Either_Row_CoL_Bus_Util = 0.033497 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.001850 
queue_avg = 0.429508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.429508

========= L2 cache stats =========
L2_cache_bank[0]: Access = 249865, Miss = 35280, Miss_rate = 0.141, Pending_hits = 36, Reservation_fails = 337
L2_cache_bank[1]: Access = 247320, Miss = 29677, Miss_rate = 0.120, Pending_hits = 20, Reservation_fails = 51
L2_cache_bank[2]: Access = 241086, Miss = 28029, Miss_rate = 0.116, Pending_hits = 19, Reservation_fails = 137
L2_cache_bank[3]: Access = 247358, Miss = 28795, Miss_rate = 0.116, Pending_hits = 12, Reservation_fails = 42
L2_cache_bank[4]: Access = 241290, Miss = 29186, Miss_rate = 0.121, Pending_hits = 28, Reservation_fails = 237
L2_cache_bank[5]: Access = 241539, Miss = 28838, Miss_rate = 0.119, Pending_hits = 11, Reservation_fails = 70
L2_cache_bank[6]: Access = 242195, Miss = 28379, Miss_rate = 0.117, Pending_hits = 12, Reservation_fails = 58
L2_cache_bank[7]: Access = 241259, Miss = 28786, Miss_rate = 0.119, Pending_hits = 15, Reservation_fails = 56
L2_cache_bank[8]: Access = 245396, Miss = 29407, Miss_rate = 0.120, Pending_hits = 12, Reservation_fails = 51
L2_cache_bank[9]: Access = 239084, Miss = 27505, Miss_rate = 0.115, Pending_hits = 8, Reservation_fails = 42
L2_cache_bank[10]: Access = 246025, Miss = 29118, Miss_rate = 0.118, Pending_hits = 16, Reservation_fails = 63
L2_cache_bank[11]: Access = 242225, Miss = 28309, Miss_rate = 0.117, Pending_hits = 22, Reservation_fails = 41
L2_total_cache_accesses = 2924642
L2_total_cache_misses = 351309
L2_total_cache_miss_rate = 0.1201
L2_total_cache_pending_hits = 211
L2_total_cache_reservation_fails = 1185
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2386507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56843
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 638
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 186140
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186317
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14620
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93680
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2629568
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294684
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 638
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 454
L2_cache_data_port_util = 0.411
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2924642
icnt_total_pkts_simt_to_mem=952181
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.37075
	minimum = 5
	maximum = 67
Network latency average = 7.37075
	minimum = 5
	maximum = 67
Slowest packet = 3869371
Flit latency average = 7.37075
	minimum = 5
	maximum = 67
Slowest flit = 3869498
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.121712
	minimum = 0.0734531 (at node 14)
	maximum = 0.41996 (at node 15)
Accepted packet rate average = 0.121712
	minimum = 0.0834331 (at node 20)
	maximum = 0.367265 (at node 15)
Injected flit rate average = 0.121712
	minimum = 0.0734531 (at node 14)
	maximum = 0.41996 (at node 15)
Accepted flit rate average= 0.121712
	minimum = 0.0834331 (at node 20)
	maximum = 0.367265 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.4897 (16 samples)
	minimum = 5 (16 samples)
	maximum = 207.125 (16 samples)
Network latency average = 29.6471 (16 samples)
	minimum = 5 (16 samples)
	maximum = 203.188 (16 samples)
Flit latency average = 29.6468 (16 samples)
	minimum = 5 (16 samples)
	maximum = 203.188 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.143211 (16 samples)
	minimum = 0.076325 (16 samples)
	maximum = 0.379265 (16 samples)
Accepted packet rate average = 0.143211 (16 samples)
	minimum = 0.089496 (16 samples)
	maximum = 0.33834 (16 samples)
Injected flit rate average = 0.143213 (16 samples)
	minimum = 0.0763281 (16 samples)
	maximum = 0.379265 (16 samples)
Accepted flit rate average = 0.143213 (16 samples)
	minimum = 0.0895003 (16 samples)
	maximum = 0.33834 (16 samples)
Injected packet size average = 1.00001 (16 samples)
Accepted packet size average = 1.00001 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 39 sec (159 sec)
gpgpu_simulation_rate = 163563 (inst/sec)
gpgpu_simulation_rate = 3295 (cycle/sec)
gpgpu_silicon_slowdown = 91047x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266178..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266170..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266168..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266160..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266158..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266150..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc28266200..

GPGPU-Sim PTX: cudaLaunch for 0x0x56108e225dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 11293
gpu_sim_insn = 1283661
gpu_ipc =     113.6687
gpu_tot_sim_cycle = 535230
gpu_tot_sim_insn = 27290217
gpu_tot_ipc =      50.9878
gpu_tot_issued_cta = 2176
gpu_occupancy = 26.1019% 
gpu_tot_occupancy = 51.1789% 
max_total_param_size = 0
gpu_stall_dramfull = 792007
gpu_stall_icnt2sh    = 1450618
partiton_level_parallism =       0.4389
partiton_level_parallism_total  =       1.7880
partiton_level_parallism_util =       1.3090
partiton_level_parallism_util_total  =       2.2863
L2_BW  =      15.0082 GB/Sec
L2_BW_total  =      52.7737 GB/Sec
gpu_total_sim_rate=168458

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1184013
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5629
L1D_cache:
	L1D_cache_core[0]: Access = 79866, Miss = 64255, Miss_rate = 0.805, Pending_hits = 6958, Reservation_fails = 242182
	L1D_cache_core[1]: Access = 76765, Miss = 61656, Miss_rate = 0.803, Pending_hits = 6669, Reservation_fails = 241888
	L1D_cache_core[2]: Access = 81355, Miss = 65438, Miss_rate = 0.804, Pending_hits = 6966, Reservation_fails = 240511
	L1D_cache_core[3]: Access = 79998, Miss = 64714, Miss_rate = 0.809, Pending_hits = 7198, Reservation_fails = 238845
	L1D_cache_core[4]: Access = 78965, Miss = 63967, Miss_rate = 0.810, Pending_hits = 6806, Reservation_fails = 251329
	L1D_cache_core[5]: Access = 80034, Miss = 64491, Miss_rate = 0.806, Pending_hits = 7069, Reservation_fails = 235045
	L1D_cache_core[6]: Access = 80179, Miss = 64574, Miss_rate = 0.805, Pending_hits = 6958, Reservation_fails = 243736
	L1D_cache_core[7]: Access = 74807, Miss = 59703, Miss_rate = 0.798, Pending_hits = 6624, Reservation_fails = 236377
	L1D_cache_core[8]: Access = 78864, Miss = 63549, Miss_rate = 0.806, Pending_hits = 6830, Reservation_fails = 243172
	L1D_cache_core[9]: Access = 79995, Miss = 65113, Miss_rate = 0.814, Pending_hits = 6989, Reservation_fails = 256774
	L1D_cache_core[10]: Access = 80755, Miss = 65453, Miss_rate = 0.811, Pending_hits = 6917, Reservation_fails = 246372
	L1D_cache_core[11]: Access = 75936, Miss = 60570, Miss_rate = 0.798, Pending_hits = 6481, Reservation_fails = 225539
	L1D_cache_core[12]: Access = 74469, Miss = 59733, Miss_rate = 0.802, Pending_hits = 6478, Reservation_fails = 230034
	L1D_cache_core[13]: Access = 77225, Miss = 61978, Miss_rate = 0.803, Pending_hits = 6628, Reservation_fails = 240338
	L1D_cache_core[14]: Access = 81671, Miss = 65681, Miss_rate = 0.804, Pending_hits = 7083, Reservation_fails = 234932
	L1D_total_cache_accesses = 1180884
	L1D_total_cache_misses = 950875
	L1D_total_cache_miss_rate = 0.8052
	L1D_total_cache_pending_hits = 102654
	L1D_total_cache_reservation_fails = 3607074
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.088
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 121529
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 661625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3603867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1181597
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5629
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1184013

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3106380
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 823
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 496664
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3207
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5629
ctas_completed 2176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4605, 4883, 5078, 5005, 4872, 4369, 4846, 4261, 4978, 4912, 4705, 4440, 4460, 4272, 4451, 4792, 3815, 4372, 4070, 3734, 4136, 3932, 4137, 4140, 3710, 4394, 3790, 4240, 4361, 3974, 4261, 4063, 437, 448, 437, 459, 481, 470, 459, 481, 459, 459, 470, 437, 459, 459, 437, 459, 
gpgpu_n_tot_thrd_icount = 70689952
gpgpu_n_tot_w_icount = 2209061
gpgpu_n_stall_shd_mem = 3469845
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 661625
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2769679
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4781490	W0_Idle:330169	W0_Scoreboard:7710156	W1:478788	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
single_issue_nums: WS0:1104439	WS1:1104622	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5293000 {8:661625,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105860000 {40:2646500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363256 {8:295407,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1621 
max_icnt2mem_latency = 1318 
maxmrqlatency = 282 
max_icnt2sh_latency = 337 
averagemflatency = 378 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 104 
mrq_lat_table:169150 	8550 	50478 	18357 	13862 	6012 	2647 	425 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	809777 	1528240 	599073 	4847 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	53 	43 	9 	363057 	112162 	226517 	222821 	32277 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	137754 	127565 	117501 	183888 	1403395 	970917 	917 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	288 	784 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       116       128       128       105        97        67        80       129       128       160       128       128       112        88       100 
dram[1]:       128       116       100       113       100       124        68        55       128       132       128       132       128       140        85        75 
dram[2]:       128       128       112       121        88       119        49        84       133       132       152       136       128       115        69        92 
dram[3]:       128       128       105       128       105        85        60        60       125       130       136       148       128       112        64        65 
dram[4]:       112       128       116       128       120        92        68        80       130       124       132       140       117        96       116        80 
dram[5]:       128       116       120       128       108       101        67       128       132       137       144       140       123       116        72       128 
maximum service time to same row:
dram[0]:     37136     33418     20973     29589     24809     18168     16272     14926     28178     31248     57023     26086     23291     21703     21157     19502 
dram[1]:     33092     18206     24123     26472     24932     26405     15244      9861     20933     19794     23451     28352     19982     28012     30325     16403 
dram[2]:     23051     24072     30627     20512     42455     18054     11652     10558     22184     29386     34701     32254     23938     26444     30234     34429 
dram[3]:     28005     22863     21192     28583     24465     41206     14733     13432     25149     31012     25712     57071     22858     22719     16140     34975 
dram[4]:     23154     22703     20700     30225     27583     40477     14746     17824     27606     25106     36614     35714     16308     25255     29838     24819 
dram[5]:     34433     19894     34148     29273     33370     22423     14002     20109     36064     36977     25083     36464     24011     22024     34859     30723 
average row accesses per activate:
dram[0]: 10.498413  9.786550 11.225092 10.069909  9.675926  9.696630  7.363218  6.691406 17.335766 13.191710 26.451220 24.569767 14.967320 12.721312  8.959731  9.202021 
dram[1]:  9.864615 10.048929 10.029801 10.070513  9.617910  9.365714  6.503093  6.459883 15.554140 15.781457 29.557142 23.833334 12.836158 15.847222  8.555184  8.927393 
dram[2]:  9.743976  9.330484  9.867925  9.648485  9.886503  9.745614  6.831250  6.513834 14.838510 18.906977 27.103895 27.578947 13.215909 14.568750  9.268292  8.424528 
dram[3]: 10.227564  9.846376 10.472973 11.006897  9.680473 10.115625  6.375486  6.482897 15.733334 14.871951 22.000000 35.542374 13.502958 12.923913  8.424616  8.613636 
dram[4]:  9.211699 10.060898 10.539216 10.773196  9.804217  8.628343  6.706693  7.197248 14.456141 18.014706 27.410257 38.333332 13.033149 12.062176  9.107744  8.740876 
dram[5]:  9.883582  9.873112  9.996875 11.123188  9.587021  9.167147  6.921941  7.026490 16.092714 16.123457 30.750000 30.382353 12.817679 12.279793  8.680511  9.469534 
average row locality = 269488/25977 = 10.374100
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       247       278       261       275       323       367       646       671       123       146        49        49        83        97       266       277 
dram[1]:       258       259       263       264       321       354       628       680       113       130        50        51        98        80       282       269 
dram[2]:       243       258       280       267       318       356       672       636       137       124        53        35        83       103       277       271 
dram[3]:       257       278       271       274       339       349       644       648       118       130        50        37        81       107       268       254 
dram[4]:       271       237       294       266       329       377       662       607       137       119        43        24        84        95       270       264 
dram[5]:       280       245       265       256       355       365       649       646       128       133        37        31        86       106       266       266 
total dram writes = 24669
bank skew: 680/24 = 28.33
chip skew: 4158/4079 = 1.02
average mf latency per bank:
dram[0]:      26763     27610     24259     26691     18278     19503      9580     11271     86742     63933    477465    631042    286940    310205     21834     24927
dram[1]:      23469     31976     22588     30361     18272     22125      9686     12050     70946     78287    451424    656473    235919    405760     18685     28068
dram[2]:      26910     23061     22920     22615     18616     16813      9255      9532     57085     62550    432545    669063    281216    206707     20399     19877
dram[3]:      25038     21888     23598     22070     18760     16929     10149      9310     69745     60054    501967    659506    319601    203414     21345     21810
dram[4]:      28364     23068     26116     20652     22265     14017     11123      8959     71330     59366    712287    913550    355845    209684     26568     17871
dram[5]:      28537     25143     29456     23241     20975     16390     11683      9342     76772     61053    843651    786090    359688    209628     26604     20584
maximum mf latency per bank:
dram[0]:       1452      1291      1356      1341      1526      1365      1385      1371      1480      1466      1568      1483      1259      1286      1453      1390
dram[1]:       1206      1422      1151      1340      1192      1363      1159      1340      1355      1461      1218      1523      1122      1255      1260      1547
dram[2]:       1293      1246      1496      1234      1341      1243      1409      1299      1499      1257      1384      1161      1149      1193      1397      1197
dram[3]:       1225      1231      1214      1137      1401      1254      1210      1233      1353      1223      1314      1250      1198      1055      1222      1115
dram[4]:       1315      1242      1352      1096      1358      1107      1349      1103      1475      1146      1440      1090      1438      1084      1332      1242
dram[5]:       1557      1319      1528      1443      1505      1341      1621      1407      1606      1306      1603      1198      1513      1341      1471      1311
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1648465 n_nop=1592358 n_act=4321 n_pre=4305 n_ref_event=94629129199184 n_req=45449 n_rd=42240 n_rd_L2_A=0 n_write=0 n_wr_bk=5344 bw_util=0.05773
n_activity=281645 dram_eff=0.3379
bk0: 3090a 1630424i bk1: 3109a 1628781i bk2: 2825a 1630953i bk3: 3053a 1628825i bk4: 2865a 1627656i bk5: 3145a 1625629i bk6: 2776a 1625296i bk7: 2961a 1620441i bk8: 2300a 1638808i bk9: 2452a 1636778i bk10: 2140a 1641770i bk11: 2084a 1641574i bk12: 2232a 1639060i bk13: 2256a 1638228i bk14: 2452a 1631659i bk15: 2500a 1631628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905102
Row_Buffer_Locality_read = 0.937003
Row_Buffer_Locality_write = 0.485198
Bank_Level_Parallism = 1.646029
Bank_Level_Parallism_Col = 0.674195
Bank_Level_Parallism_Ready = 1.189383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057731 
total_CMD = 1648465 
util_bw = 95168 
Wasted_Col = 65431 
Wasted_Row = 38052 
Idle = 1449814 

BW Util Bottlenecks: 
RCDc_limit = 27666 
RCDWRc_limit = 8979 
WTRc_limit = 5548 
RTWc_limit = 27958 
CCDLc_limit = 20536 
rwq = 0 
CCDLc_limit_alone = 15123 
WTRc_limit_alone = 5177 
RTWc_limit_alone = 22916 

Commands details: 
total_CMD = 1648465 
n_nop = 1592358 
Read = 42240 
Write = 0 
L2_Alloc = 0 
L2_WB = 5344 
n_act = 4321 
n_pre = 4305 
n_ref = 94629129199184 
n_req = 45449 
total_req = 47584 

Dual Bus Interface Util: 
issued_total_row = 8626 
issued_total_col = 47584 
Row_Bus_Util =  0.005233 
CoL_Bus_Util = 0.028866 
Either_Row_CoL_Bus_Util = 0.034036 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.001836 
queue_avg = 0.438867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.438867
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1648465 n_nop=1593329 n_act=4344 n_pre=4328 n_ref_event=4560869750798743682 n_req=44474 n_rd=41303 n_rd_L2_A=0 n_write=0 n_wr_bk=5289 bw_util=0.05653
n_activity=278156 dram_eff=0.335
bk0: 2969a 1628933i bk1: 3046a 1628606i bk2: 2808a 1630665i bk3: 2902a 1628958i bk4: 2960a 1626954i bk5: 2989a 1626378i bk6: 2733a 1623892i bk7: 2849a 1621264i bk8: 2368a 1638048i bk9: 2304a 1637621i bk10: 2040a 1641673i bk11: 2116a 1641574i bk12: 2196a 1637207i bk13: 2220a 1640746i bk14: 2341a 1633372i bk15: 2462a 1632845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902460
Row_Buffer_Locality_read = 0.935671
Row_Buffer_Locality_write = 0.469883
Bank_Level_Parallism = 1.659472
Bank_Level_Parallism_Col = 1.701525
Bank_Level_Parallism_Ready = 1.212941
write_to_read_ratio_blp_rw_average = 0.323278
GrpLevelPara = 1.343053 

BW Util details:
bwutil = 0.056528 
total_CMD = 1648465 
util_bw = 93184 
Wasted_Col = 63912 
Wasted_Row = 38376 
Idle = 1452993 

BW Util Bottlenecks: 
RCDc_limit = 27265 
RCDWRc_limit = 9091 
WTRc_limit = 5304 
RTWc_limit = 27148 
CCDLc_limit = 20208 
rwq = 0 
CCDLc_limit_alone = 14832 
WTRc_limit_alone = 4960 
RTWc_limit_alone = 22116 

Commands details: 
total_CMD = 1648465 
n_nop = 1593329 
Read = 41303 
Write = 0 
L2_Alloc = 0 
L2_WB = 5289 
n_act = 4344 
n_pre = 4328 
n_ref = 4560869750798743682 
n_req = 44474 
total_req = 46592 

Dual Bus Interface Util: 
issued_total_row = 8672 
issued_total_col = 46592 
Row_Bus_Util =  0.005261 
CoL_Bus_Util = 0.028264 
Either_Row_CoL_Bus_Util = 0.033447 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.002322 
queue_avg = 0.429287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.429287
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1648465 n_nop=1592802 n_act=4373 n_pre=4357 n_ref_event=0 n_req=44970 n_rd=41719 n_rd_L2_A=0 n_write=0 n_wr_bk=5338 bw_util=0.05709
n_activity=277915 dram_eff=0.3386
bk0: 3004a 1628640i bk1: 3036a 1626585i bk2: 2909a 1629050i bk3: 2944a 1627795i bk4: 2925a 1627637i bk5: 3036a 1625147i bk6: 2829a 1621473i bk7: 2856a 1621016i bk8: 2300a 1637158i bk9: 2360a 1638257i bk10: 2056a 1641517i bk11: 2076a 1642123i bk12: 2261a 1639267i bk13: 2248a 1638649i bk14: 2432a 1632097i bk15: 2447a 1631486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902846
Row_Buffer_Locality_read = 0.935952
Row_Buffer_Locality_write = 0.478007
Bank_Level_Parallism = 1.707136
Bank_Level_Parallism_Col = 1.754497
Bank_Level_Parallism_Ready = 1.211699
write_to_read_ratio_blp_rw_average = 0.331984
GrpLevelPara = 1.363267 

BW Util details:
bwutil = 0.057092 
total_CMD = 1648465 
util_bw = 94114 
Wasted_Col = 64404 
Wasted_Row = 38228 
Idle = 1451719 

BW Util Bottlenecks: 
RCDc_limit = 27491 
RCDWRc_limit = 9081 
WTRc_limit = 5082 
RTWc_limit = 29233 
CCDLc_limit = 20326 
rwq = 0 
CCDLc_limit_alone = 14620 
WTRc_limit_alone = 4766 
RTWc_limit_alone = 23843 

Commands details: 
total_CMD = 1648465 
n_nop = 1592802 
Read = 41719 
Write = 0 
L2_Alloc = 0 
L2_WB = 5338 
n_act = 4373 
n_pre = 4357 
n_ref = 0 
n_req = 44970 
total_req = 47057 

Dual Bus Interface Util: 
issued_total_row = 8730 
issued_total_col = 47057 
Row_Bus_Util =  0.005296 
CoL_Bus_Util = 0.028546 
Either_Row_CoL_Bus_Util = 0.033767 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.002228 
queue_avg = 0.433577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.433577
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1648465 n_nop=1592767 n_act=4373 n_pre=4357 n_ref_event=13984 n_req=44969 n_rd=41762 n_rd_L2_A=0 n_write=0 n_wr_bk=5322 bw_util=0.05712
n_activity=279592 dram_eff=0.3368
bk0: 2965a 1630598i bk1: 3155a 1628016i bk2: 2864a 1630186i bk3: 2964a 1631405i bk4: 3004a 1628020i bk5: 2942a 1627500i bk6: 2830a 1622929i bk7: 2780a 1621474i bk8: 2284a 1637523i bk9: 2356a 1637462i bk10: 2104a 1641239i bk11: 2076a 1642573i bk12: 2220a 1639034i bk13: 2288a 1636620i bk14: 2505a 1631600i bk15: 2425a 1630998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902866
Row_Buffer_Locality_read = 0.935707
Row_Buffer_Locality_write = 0.475210
Bank_Level_Parallism = 1.660418
Bank_Level_Parallism_Col = 1.699253
Bank_Level_Parallism_Ready = 1.200123
write_to_read_ratio_blp_rw_average = 0.322412
GrpLevelPara = 1.350264 

BW Util details:
bwutil = 0.057125 
total_CMD = 1648465 
util_bw = 94168 
Wasted_Col = 64160 
Wasted_Row = 38475 
Idle = 1451662 

BW Util Bottlenecks: 
RCDc_limit = 27596 
RCDWRc_limit = 9028 
WTRc_limit = 5425 
RTWc_limit = 27507 
CCDLc_limit = 20096 
rwq = 0 
CCDLc_limit_alone = 14846 
WTRc_limit_alone = 5105 
RTWc_limit_alone = 22577 

Commands details: 
total_CMD = 1648465 
n_nop = 1592767 
Read = 41762 
Write = 0 
L2_Alloc = 0 
L2_WB = 5322 
n_act = 4373 
n_pre = 4357 
n_ref = 13984 
n_req = 44969 
total_req = 47084 

Dual Bus Interface Util: 
issued_total_row = 8730 
issued_total_col = 47084 
Row_Bus_Util =  0.005296 
CoL_Bus_Util = 0.028562 
Either_Row_CoL_Bus_Util = 0.033788 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.002083 
queue_avg = 0.414599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.414599
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1648465 n_nop=1593250 n_act=4305 n_pre=4289 n_ref_event=0 n_req=44635 n_rd=41485 n_rd_L2_A=0 n_write=0 n_wr_bk=5266 bw_util=0.05672
n_activity=277076 dram_eff=0.3375
bk0: 3069a 1628120i bk1: 2920a 1629739i bk2: 2961a 1629445i bk3: 2911a 1629374i bk4: 3000a 1627552i bk5: 2936a 1624476i bk6: 2950a 1621428i bk7: 2736a 1624724i bk8: 2380a 1636747i bk9: 2376a 1638914i bk10: 2116a 1642614i bk11: 1940a 1643106i bk12: 2288a 1638319i bk13: 2252a 1638578i bk14: 2465a 1631655i bk15: 2185a 1633411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903685
Row_Buffer_Locality_read = 0.936531
Row_Buffer_Locality_write = 0.471111
Bank_Level_Parallism = 1.663386
Bank_Level_Parallism_Col = 1.704257
Bank_Level_Parallism_Ready = 1.198888
write_to_read_ratio_blp_rw_average = 0.327819
GrpLevelPara = 1.357134 

BW Util details:
bwutil = 0.056721 
total_CMD = 1648465 
util_bw = 93502 
Wasted_Col = 63840 
Wasted_Row = 38307 
Idle = 1452816 

BW Util Bottlenecks: 
RCDc_limit = 27154 
RCDWRc_limit = 8950 
WTRc_limit = 4941 
RTWc_limit = 28280 
CCDLc_limit = 20128 
rwq = 0 
CCDLc_limit_alone = 14706 
WTRc_limit_alone = 4635 
RTWc_limit_alone = 23164 

Commands details: 
total_CMD = 1648465 
n_nop = 1593250 
Read = 41485 
Write = 0 
L2_Alloc = 0 
L2_WB = 5266 
n_act = 4305 
n_pre = 4289 
n_ref = 0 
n_req = 44635 
total_req = 46751 

Dual Bus Interface Util: 
issued_total_row = 8594 
issued_total_col = 46751 
Row_Bus_Util =  0.005213 
CoL_Bus_Util = 0.028360 
Either_Row_CoL_Bus_Util = 0.033495 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.002354 
queue_avg = 0.458755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.458755
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1648465 n_nop=1592900 n_act=4298 n_pre=4282 n_ref_event=94629131790352 n_req=44991 n_rd=41796 n_rd_L2_A=0 n_write=0 n_wr_bk=5291 bw_util=0.05713
n_activity=278693 dram_eff=0.3379
bk0: 3068a 1628616i bk1: 3052a 1629554i bk2: 2967a 1629869i bk3: 2849a 1631282i bk4: 2954a 1626538i bk5: 2893a 1626281i bk6: 2844a 1623107i bk7: 2757a 1623459i bk8: 2348a 1638197i bk9: 2524a 1637852i bk10: 2068a 1642274i bk11: 2048a 1642208i bk12: 2244a 1636653i bk13: 2281a 1637852i bk14: 2489a 1632244i bk15: 2410a 1632749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904648
Row_Buffer_Locality_read = 0.936956
Row_Buffer_Locality_write = 0.482003
Bank_Level_Parallism = 1.664408
Bank_Level_Parallism_Col = 1.699641
Bank_Level_Parallism_Ready = 1.186983
write_to_read_ratio_blp_rw_average = 0.331203
GrpLevelPara = 1.334564 

BW Util details:
bwutil = 0.057128 
total_CMD = 1648465 
util_bw = 94174 
Wasted_Col = 64227 
Wasted_Row = 37172 
Idle = 1452892 

BW Util Bottlenecks: 
RCDc_limit = 27140 
RCDWRc_limit = 8881 
WTRc_limit = 5206 
RTWc_limit = 28122 
CCDLc_limit = 20323 
rwq = 0 
CCDLc_limit_alone = 14614 
WTRc_limit_alone = 4843 
RTWc_limit_alone = 22776 

Commands details: 
total_CMD = 1648465 
n_nop = 1592900 
Read = 41796 
Write = 0 
L2_Alloc = 0 
L2_WB = 5291 
n_act = 4298 
n_pre = 4282 
n_ref = 94629131790352 
n_req = 44991 
total_req = 47087 

Dual Bus Interface Util: 
issued_total_row = 8580 
issued_total_col = 47087 
Row_Bus_Util =  0.005205 
CoL_Bus_Util = 0.028564 
Either_Row_CoL_Bus_Util = 0.033707 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.001836 
queue_avg = 0.427085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.427085

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251357, Miss = 35948, Miss_rate = 0.143, Pending_hits = 36, Reservation_fails = 337
L2_cache_bank[1]: Access = 248931, Miss = 30350, Miss_rate = 0.122, Pending_hits = 20, Reservation_fails = 51
L2_cache_bank[2]: Access = 242419, Miss = 28569, Miss_rate = 0.118, Pending_hits = 19, Reservation_fails = 137
L2_cache_bank[3]: Access = 248885, Miss = 29443, Miss_rate = 0.118, Pending_hits = 12, Reservation_fails = 42
L2_cache_bank[4]: Access = 242712, Miss = 29746, Miss_rate = 0.123, Pending_hits = 28, Reservation_fails = 237
L2_cache_bank[5]: Access = 243060, Miss = 29510, Miss_rate = 0.121, Pending_hits = 11, Reservation_fails = 70
L2_cache_bank[6]: Access = 243514, Miss = 28907, Miss_rate = 0.119, Pending_hits = 12, Reservation_fails = 58
L2_cache_bank[7]: Access = 242790, Miss = 29418, Miss_rate = 0.121, Pending_hits = 15, Reservation_fails = 56
L2_cache_bank[8]: Access = 246945, Miss = 30028, Miss_rate = 0.122, Pending_hits = 12, Reservation_fails = 51
L2_cache_bank[9]: Access = 240489, Miss = 28058, Miss_rate = 0.117, Pending_hits = 8, Reservation_fails = 42
L2_cache_bank[10]: Access = 247529, Miss = 29670, Miss_rate = 0.120, Pending_hits = 16, Reservation_fails = 63
L2_cache_bank[11]: Access = 243666, Miss = 28961, Miss_rate = 0.119, Pending_hits = 22, Reservation_fails = 41
L2_total_cache_accesses = 2942297
L2_total_cache_misses = 358608
L2_total_cache_miss_rate = 0.1219
L2_total_cache_pending_hits = 211
L2_total_cache_reservation_fails = 1185
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2396143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 638
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 191970
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 187037
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14623
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93680
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2646500
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295407
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 638
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 454
L2_cache_data_port_util = 0.404
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2942297
icnt_total_pkts_simt_to_mem=957137
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.96909
	minimum = 5
	maximum = 30
Network latency average = 5.96909
	minimum = 5
	maximum = 30
Slowest packet = 3884498
Flit latency average = 5.96909
	minimum = 5
	maximum = 30
Slowest flit = 3884625
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0741561
	minimum = 0.0244399 (at node 9)
	maximum = 0.142655 (at node 16)
Accepted packet rate average = 0.0741561
	minimum = 0.0328522 (at node 21)
	maximum = 0.127336 (at node 5)
Injected flit rate average = 0.0741561
	minimum = 0.0244399 (at node 9)
	maximum = 0.142655 (at node 16)
Accepted flit rate average= 0.0741561
	minimum = 0.0328522 (at node 21)
	maximum = 0.127336 (at node 5)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.9885 (17 samples)
	minimum = 5 (17 samples)
	maximum = 196.706 (17 samples)
Network latency average = 28.2543 (17 samples)
	minimum = 5 (17 samples)
	maximum = 193 (17 samples)
Flit latency average = 28.254 (17 samples)
	minimum = 5 (17 samples)
	maximum = 193 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.139149 (17 samples)
	minimum = 0.073273 (17 samples)
	maximum = 0.365347 (17 samples)
Accepted packet rate average = 0.139149 (17 samples)
	minimum = 0.086164 (17 samples)
	maximum = 0.325928 (17 samples)
Injected flit rate average = 0.139151 (17 samples)
	minimum = 0.0732758 (17 samples)
	maximum = 0.365347 (17 samples)
Accepted flit rate average = 0.139151 (17 samples)
	minimum = 0.0861681 (17 samples)
	maximum = 0.325928 (17 samples)
Injected packet size average = 1.00001 (17 samples)
Accepted packet size average = 1.00001 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 42 sec (162 sec)
gpgpu_simulation_rate = 168458 (inst/sec)
gpgpu_simulation_rate = 3303 (cycle/sec)
gpgpu_silicon_slowdown = 90826x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc282661a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc282661a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266198..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266190..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2826618c..

GPGPU-Sim PTX: cudaLaunch for 0x0x56108e225fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1664
gpu_sim_insn = 1114172
gpu_ipc =     669.5745
gpu_tot_sim_cycle = 536894
gpu_tot_sim_insn = 28404389
gpu_tot_ipc =      52.9050
gpu_tot_issued_cta = 2304
gpu_occupancy = 81.5891% 
gpu_tot_occupancy = 51.2742% 
max_total_param_size = 0
gpu_stall_dramfull = 792007
gpu_stall_icnt2sh    = 1450618
partiton_level_parallism =       0.3221
partiton_level_parallism_total  =       1.7835
partiton_level_parallism_util =       1.3235
partiton_level_parallism_util_total  =       2.2854
L2_BW  =      11.9538 GB/Sec
L2_BW_total  =      52.6472 GB/Sec
gpu_total_sim_rate=173197

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1204523
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5629
L1D_cache:
	L1D_cache_core[0]: Access = 79994, Miss = 64287, Miss_rate = 0.804, Pending_hits = 7054, Reservation_fails = 242182
	L1D_cache_core[1]: Access = 76909, Miss = 61692, Miss_rate = 0.802, Pending_hits = 6777, Reservation_fails = 241888
	L1D_cache_core[2]: Access = 81483, Miss = 65470, Miss_rate = 0.803, Pending_hits = 7062, Reservation_fails = 240511
	L1D_cache_core[3]: Access = 80142, Miss = 64750, Miss_rate = 0.808, Pending_hits = 7306, Reservation_fails = 238845
	L1D_cache_core[4]: Access = 79101, Miss = 64005, Miss_rate = 0.809, Pending_hits = 6902, Reservation_fails = 251329
	L1D_cache_core[5]: Access = 80162, Miss = 64523, Miss_rate = 0.805, Pending_hits = 7165, Reservation_fails = 235045
	L1D_cache_core[6]: Access = 80323, Miss = 64610, Miss_rate = 0.804, Pending_hits = 7066, Reservation_fails = 243736
	L1D_cache_core[7]: Access = 74955, Miss = 59742, Miss_rate = 0.797, Pending_hits = 6732, Reservation_fails = 236377
	L1D_cache_core[8]: Access = 79008, Miss = 63585, Miss_rate = 0.805, Pending_hits = 6938, Reservation_fails = 243172
	L1D_cache_core[9]: Access = 80123, Miss = 65145, Miss_rate = 0.813, Pending_hits = 7085, Reservation_fails = 256774
	L1D_cache_core[10]: Access = 80899, Miss = 65489, Miss_rate = 0.810, Pending_hits = 7025, Reservation_fails = 246372
	L1D_cache_core[11]: Access = 76064, Miss = 60602, Miss_rate = 0.797, Pending_hits = 6577, Reservation_fails = 225539
	L1D_cache_core[12]: Access = 74613, Miss = 59769, Miss_rate = 0.801, Pending_hits = 6586, Reservation_fails = 230034
	L1D_cache_core[13]: Access = 77373, Miss = 62017, Miss_rate = 0.802, Pending_hits = 6736, Reservation_fails = 240338
	L1D_cache_core[14]: Access = 81807, Miss = 65719, Miss_rate = 0.803, Pending_hits = 7179, Reservation_fails = 234932
	L1D_total_cache_accesses = 1182956
	L1D_total_cache_misses = 951405
	L1D_total_cache_miss_rate = 0.8043
	L1D_total_cache_pending_hits = 104190
	L1D_total_cache_reservation_fails = 3607074
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.088
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0022
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 121529
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 103986
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 662137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3603867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 220704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1202107
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5629
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1204523

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3106380
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 823
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 496664
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3207
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5629
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4659, 4937, 5132, 5059, 4926, 4423, 4900, 4315, 5032, 4966, 4759, 4494, 4514, 4326, 4505, 4846, 3869, 4426, 4124, 3788, 4190, 3986, 4191, 4194, 3764, 4448, 3844, 4294, 4415, 4028, 4315, 4117, 473, 484, 473, 495, 517, 506, 495, 517, 495, 495, 506, 473, 495, 495, 473, 495, 
gpgpu_n_tot_thrd_icount = 71871712
gpgpu_n_tot_w_icount = 2245991
gpgpu_n_stall_shd_mem = 3469845
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 662137
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2769679
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4785810	W0_Idle:330914	W0_Scoreboard:7715429	W1:478854	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
single_issue_nums: WS0:1122893	WS1:1123098	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5297096 {8:662137,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105941920 {40:2648548,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363448 {8:295431,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1621 
max_icnt2mem_latency = 1318 
maxmrqlatency = 282 
max_icnt2sh_latency = 337 
averagemflatency = 378 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 104 
mrq_lat_table:169150 	8550 	50478 	18357 	13862 	6012 	2647 	425 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	811849 	1528240 	599073 	4847 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	53 	43 	9 	363593 	112162 	226517 	222821 	32277 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	139739 	127652 	117501 	183888 	1403395 	970917 	917 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	292 	784 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       116       128       128       105        97        67        80       129       128       160       128       128       112        88       100 
dram[1]:       128       116       100       113       100       124        68        55       128       132       128       132       128       140        85        75 
dram[2]:       128       128       112       121        88       119        49        84       133       132       152       136       128       115        69        92 
dram[3]:       128       128       105       128       105        85        60        60       125       130       136       148       128       112        64        65 
dram[4]:       112       128       116       128       120        92        68        80       130       124       132       140       117        96       116        80 
dram[5]:       128       116       120       128       108       101        67       128       132       137       144       140       123       116        72       128 
maximum service time to same row:
dram[0]:     37136     33418     20973     29589     24809     18168     16272     14926     28178     31248     57023     26086     23291     21703     21157     19502 
dram[1]:     33092     18206     24123     26472     24932     26405     15244      9861     20933     19794     23451     28352     19982     28012     30325     16403 
dram[2]:     23051     24072     30627     20512     42455     18054     11652     10558     22184     29386     34701     32254     23938     26444     30234     34429 
dram[3]:     28005     22863     21192     28583     24465     41206     14733     13432     25149     31012     25712     57071     22858     22719     16140     34975 
dram[4]:     23154     22703     20700     30225     27583     40477     14746     17824     27606     25106     36614     35714     16308     25255     29838     24819 
dram[5]:     34433     19894     34148     29273     33370     22423     14002     20109     36064     36977     25083     36464     24011     22024     34859     30723 
average row accesses per activate:
dram[0]: 10.498413  9.786550 11.225092 10.069909  9.675926  9.696630  7.363218  6.691406 17.335766 13.191710 26.451220 24.569767 14.967320 12.721312  8.959731  9.202021 
dram[1]:  9.864615 10.048929 10.029801 10.070513  9.617910  9.365714  6.503093  6.459883 15.554140 15.781457 29.557142 23.833334 12.836158 15.847222  8.555184  8.927393 
dram[2]:  9.743976  9.330484  9.867925  9.648485  9.886503  9.745614  6.831250  6.513834 14.838510 18.906977 27.103895 27.578947 13.215909 14.568750  9.268292  8.424528 
dram[3]: 10.227564  9.846376 10.472973 11.006897  9.680473 10.115625  6.375486  6.482897 15.733334 14.871951 22.000000 35.542374 13.502958 12.923913  8.424616  8.613636 
dram[4]:  9.211699 10.060898 10.539216 10.773196  9.804217  8.628343  6.706693  7.197248 14.456141 18.014706 27.410257 38.333332 13.033149 12.062176  9.107744  8.740876 
dram[5]:  9.883582  9.873112  9.996875 11.123188  9.587021  9.167147  6.921941  7.026490 16.092714 16.123457 30.750000 30.382353 12.817679 12.279793  8.680511  9.469534 
average row locality = 269488/25977 = 10.374100
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       247       278       261       275       323       367       646       671       123       146        49        49        83        97       266       277 
dram[1]:       258       259       263       264       321       354       628       680       113       130        50        51        98        80       282       269 
dram[2]:       243       258       280       267       318       356       672       636       137       124        53        35        83       103       277       271 
dram[3]:       257       278       271       274       339       349       644       648       118       130        50        37        81       107       268       254 
dram[4]:       271       237       294       266       329       377       662       607       137       119        43        24        84        95       270       264 
dram[5]:       280       245       265       256       355       365       649       646       128       133        37        31        86       106       266       266 
total dram writes = 24669
bank skew: 680/24 = 28.33
chip skew: 4158/4079 = 1.02
average mf latency per bank:
dram[0]:      26763     27610     24259     26691     18278     19503      9580     11272     86889     64048    477593    631149    286940    310205     21834     24927
dram[1]:      23469     31976     22588     30361     18272     22125      9687     12050     71095     78416    451550    656579    235919    405760     18685     28068
dram[2]:      26910     23061     22920     22615     18616     16813      9255      9532     57209     62686    432664    669214    281218    206707     20399     19877
dram[3]:      25038     21888     23598     22070     18760     16929     10149      9310     69889     60184    502093    659656    319605    203414     21345     21810
dram[4]:      28364     23068     26116     20652     22265     14017     11123      8959     71453     59507    712408    913775    355845    209684     26568     17871
dram[5]:      28537     25143     29456     23241     20975     16390     11683      9342     76906     61179    843792    786269    359688    209628     26604     20584
maximum mf latency per bank:
dram[0]:       1452      1291      1356      1341      1526      1365      1385      1371      1480      1466      1568      1483      1259      1286      1453      1390
dram[1]:       1206      1422      1151      1340      1192      1363      1159      1340      1355      1461      1218      1523      1122      1255      1260      1547
dram[2]:       1293      1246      1496      1234      1341      1243      1409      1299      1499      1257      1384      1161      1149      1193      1397      1197
dram[3]:       1225      1231      1214      1137      1401      1254      1210      1233      1353      1223      1314      1250      1198      1055      1222      1115
dram[4]:       1315      1242      1352      1096      1358      1107      1349      1103      1475      1146      1440      1090      1438      1084      1332      1242
dram[5]:       1557      1319      1528      1443      1505      1341      1621      1407      1606      1306      1603      1198      1513      1341      1471      1311
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653588 n_nop=1597481 n_act=4321 n_pre=4305 n_ref_event=94629129199184 n_req=45449 n_rd=42240 n_rd_L2_A=0 n_write=0 n_wr_bk=5344 bw_util=0.05755
n_activity=281645 dram_eff=0.3379
bk0: 3090a 1635547i bk1: 3109a 1633904i bk2: 2825a 1636076i bk3: 3053a 1633948i bk4: 2865a 1632779i bk5: 3145a 1630752i bk6: 2776a 1630419i bk7: 2961a 1625564i bk8: 2300a 1643931i bk9: 2452a 1641901i bk10: 2140a 1646893i bk11: 2084a 1646697i bk12: 2232a 1644183i bk13: 2256a 1643351i bk14: 2452a 1636782i bk15: 2500a 1636751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905102
Row_Buffer_Locality_read = 0.937003
Row_Buffer_Locality_write = 0.485198
Bank_Level_Parallism = 1.646029
Bank_Level_Parallism_Col = 0.674195
Bank_Level_Parallism_Ready = 1.189383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057552 
total_CMD = 1653588 
util_bw = 95168 
Wasted_Col = 65431 
Wasted_Row = 38052 
Idle = 1454937 

BW Util Bottlenecks: 
RCDc_limit = 27666 
RCDWRc_limit = 8979 
WTRc_limit = 5548 
RTWc_limit = 27958 
CCDLc_limit = 20536 
rwq = 0 
CCDLc_limit_alone = 15123 
WTRc_limit_alone = 5177 
RTWc_limit_alone = 22916 

Commands details: 
total_CMD = 1653588 
n_nop = 1597481 
Read = 42240 
Write = 0 
L2_Alloc = 0 
L2_WB = 5344 
n_act = 4321 
n_pre = 4305 
n_ref = 94629129199184 
n_req = 45449 
total_req = 47584 

Dual Bus Interface Util: 
issued_total_row = 8626 
issued_total_col = 47584 
Row_Bus_Util =  0.005217 
CoL_Bus_Util = 0.028776 
Either_Row_CoL_Bus_Util = 0.033930 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.001836 
queue_avg = 0.437507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.437507
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653588 n_nop=1598452 n_act=4344 n_pre=4328 n_ref_event=4560869750798743682 n_req=44474 n_rd=41303 n_rd_L2_A=0 n_write=0 n_wr_bk=5289 bw_util=0.05635
n_activity=278156 dram_eff=0.335
bk0: 2969a 1634056i bk1: 3046a 1633729i bk2: 2808a 1635788i bk3: 2902a 1634081i bk4: 2960a 1632077i bk5: 2989a 1631501i bk6: 2733a 1629015i bk7: 2849a 1626387i bk8: 2368a 1643171i bk9: 2304a 1642744i bk10: 2040a 1646796i bk11: 2116a 1646697i bk12: 2196a 1642330i bk13: 2220a 1645869i bk14: 2341a 1638495i bk15: 2462a 1637968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902460
Row_Buffer_Locality_read = 0.935671
Row_Buffer_Locality_write = 0.469883
Bank_Level_Parallism = 1.659472
Bank_Level_Parallism_Col = 1.701525
Bank_Level_Parallism_Ready = 1.212941
write_to_read_ratio_blp_rw_average = 0.323278
GrpLevelPara = 1.343053 

BW Util details:
bwutil = 0.056353 
total_CMD = 1653588 
util_bw = 93184 
Wasted_Col = 63912 
Wasted_Row = 38376 
Idle = 1458116 

BW Util Bottlenecks: 
RCDc_limit = 27265 
RCDWRc_limit = 9091 
WTRc_limit = 5304 
RTWc_limit = 27148 
CCDLc_limit = 20208 
rwq = 0 
CCDLc_limit_alone = 14832 
WTRc_limit_alone = 4960 
RTWc_limit_alone = 22116 

Commands details: 
total_CMD = 1653588 
n_nop = 1598452 
Read = 41303 
Write = 0 
L2_Alloc = 0 
L2_WB = 5289 
n_act = 4344 
n_pre = 4328 
n_ref = 4560869750798743682 
n_req = 44474 
total_req = 46592 

Dual Bus Interface Util: 
issued_total_row = 8672 
issued_total_col = 46592 
Row_Bus_Util =  0.005244 
CoL_Bus_Util = 0.028176 
Either_Row_CoL_Bus_Util = 0.033343 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.002322 
queue_avg = 0.427957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.427957
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653588 n_nop=1597925 n_act=4373 n_pre=4357 n_ref_event=0 n_req=44970 n_rd=41719 n_rd_L2_A=0 n_write=0 n_wr_bk=5338 bw_util=0.05692
n_activity=277915 dram_eff=0.3386
bk0: 3004a 1633763i bk1: 3036a 1631708i bk2: 2909a 1634173i bk3: 2944a 1632918i bk4: 2925a 1632760i bk5: 3036a 1630270i bk6: 2829a 1626596i bk7: 2856a 1626139i bk8: 2300a 1642281i bk9: 2360a 1643380i bk10: 2056a 1646640i bk11: 2076a 1647246i bk12: 2261a 1644390i bk13: 2248a 1643772i bk14: 2432a 1637220i bk15: 2447a 1636609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902846
Row_Buffer_Locality_read = 0.935952
Row_Buffer_Locality_write = 0.478007
Bank_Level_Parallism = 1.707136
Bank_Level_Parallism_Col = 1.754497
Bank_Level_Parallism_Ready = 1.211699
write_to_read_ratio_blp_rw_average = 0.331984
GrpLevelPara = 1.363267 

BW Util details:
bwutil = 0.056915 
total_CMD = 1653588 
util_bw = 94114 
Wasted_Col = 64404 
Wasted_Row = 38228 
Idle = 1456842 

BW Util Bottlenecks: 
RCDc_limit = 27491 
RCDWRc_limit = 9081 
WTRc_limit = 5082 
RTWc_limit = 29233 
CCDLc_limit = 20326 
rwq = 0 
CCDLc_limit_alone = 14620 
WTRc_limit_alone = 4766 
RTWc_limit_alone = 23843 

Commands details: 
total_CMD = 1653588 
n_nop = 1597925 
Read = 41719 
Write = 0 
L2_Alloc = 0 
L2_WB = 5338 
n_act = 4373 
n_pre = 4357 
n_ref = 0 
n_req = 44970 
total_req = 47057 

Dual Bus Interface Util: 
issued_total_row = 8730 
issued_total_col = 47057 
Row_Bus_Util =  0.005279 
CoL_Bus_Util = 0.028458 
Either_Row_CoL_Bus_Util = 0.033662 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.002228 
queue_avg = 0.432233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.432233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653588 n_nop=1597890 n_act=4373 n_pre=4357 n_ref_event=13984 n_req=44969 n_rd=41762 n_rd_L2_A=0 n_write=0 n_wr_bk=5322 bw_util=0.05695
n_activity=279592 dram_eff=0.3368
bk0: 2965a 1635721i bk1: 3155a 1633139i bk2: 2864a 1635309i bk3: 2964a 1636528i bk4: 3004a 1633143i bk5: 2942a 1632623i bk6: 2830a 1628052i bk7: 2780a 1626597i bk8: 2284a 1642646i bk9: 2356a 1642585i bk10: 2104a 1646362i bk11: 2076a 1647696i bk12: 2220a 1644157i bk13: 2288a 1641743i bk14: 2505a 1636723i bk15: 2425a 1636121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902866
Row_Buffer_Locality_read = 0.935707
Row_Buffer_Locality_write = 0.475210
Bank_Level_Parallism = 1.660418
Bank_Level_Parallism_Col = 1.699253
Bank_Level_Parallism_Ready = 1.200123
write_to_read_ratio_blp_rw_average = 0.322412
GrpLevelPara = 1.350264 

BW Util details:
bwutil = 0.056948 
total_CMD = 1653588 
util_bw = 94168 
Wasted_Col = 64160 
Wasted_Row = 38475 
Idle = 1456785 

BW Util Bottlenecks: 
RCDc_limit = 27596 
RCDWRc_limit = 9028 
WTRc_limit = 5425 
RTWc_limit = 27507 
CCDLc_limit = 20096 
rwq = 0 
CCDLc_limit_alone = 14846 
WTRc_limit_alone = 5105 
RTWc_limit_alone = 22577 

Commands details: 
total_CMD = 1653588 
n_nop = 1597890 
Read = 41762 
Write = 0 
L2_Alloc = 0 
L2_WB = 5322 
n_act = 4373 
n_pre = 4357 
n_ref = 13984 
n_req = 44969 
total_req = 47084 

Dual Bus Interface Util: 
issued_total_row = 8730 
issued_total_col = 47084 
Row_Bus_Util =  0.005279 
CoL_Bus_Util = 0.028474 
Either_Row_CoL_Bus_Util = 0.033683 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.002083 
queue_avg = 0.413315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413315
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653588 n_nop=1598373 n_act=4305 n_pre=4289 n_ref_event=0 n_req=44635 n_rd=41485 n_rd_L2_A=0 n_write=0 n_wr_bk=5266 bw_util=0.05654
n_activity=277076 dram_eff=0.3375
bk0: 3069a 1633243i bk1: 2920a 1634862i bk2: 2961a 1634568i bk3: 2911a 1634497i bk4: 3000a 1632675i bk5: 2936a 1629599i bk6: 2950a 1626551i bk7: 2736a 1629847i bk8: 2380a 1641870i bk9: 2376a 1644037i bk10: 2116a 1647737i bk11: 1940a 1648229i bk12: 2288a 1643442i bk13: 2252a 1643701i bk14: 2465a 1636778i bk15: 2185a 1638534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903685
Row_Buffer_Locality_read = 0.936531
Row_Buffer_Locality_write = 0.471111
Bank_Level_Parallism = 1.663386
Bank_Level_Parallism_Col = 1.704257
Bank_Level_Parallism_Ready = 1.198888
write_to_read_ratio_blp_rw_average = 0.327819
GrpLevelPara = 1.357134 

BW Util details:
bwutil = 0.056545 
total_CMD = 1653588 
util_bw = 93502 
Wasted_Col = 63840 
Wasted_Row = 38307 
Idle = 1457939 

BW Util Bottlenecks: 
RCDc_limit = 27154 
RCDWRc_limit = 8950 
WTRc_limit = 4941 
RTWc_limit = 28280 
CCDLc_limit = 20128 
rwq = 0 
CCDLc_limit_alone = 14706 
WTRc_limit_alone = 4635 
RTWc_limit_alone = 23164 

Commands details: 
total_CMD = 1653588 
n_nop = 1598373 
Read = 41485 
Write = 0 
L2_Alloc = 0 
L2_WB = 5266 
n_act = 4305 
n_pre = 4289 
n_ref = 0 
n_req = 44635 
total_req = 46751 

Dual Bus Interface Util: 
issued_total_row = 8594 
issued_total_col = 46751 
Row_Bus_Util =  0.005197 
CoL_Bus_Util = 0.028272 
Either_Row_CoL_Bus_Util = 0.033391 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.002354 
queue_avg = 0.457334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.457334
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653588 n_nop=1598023 n_act=4298 n_pre=4282 n_ref_event=94629131790352 n_req=44991 n_rd=41796 n_rd_L2_A=0 n_write=0 n_wr_bk=5291 bw_util=0.05695
n_activity=278693 dram_eff=0.3379
bk0: 3068a 1633739i bk1: 3052a 1634677i bk2: 2967a 1634992i bk3: 2849a 1636405i bk4: 2954a 1631661i bk5: 2893a 1631404i bk6: 2844a 1628230i bk7: 2757a 1628582i bk8: 2348a 1643320i bk9: 2524a 1642975i bk10: 2068a 1647397i bk11: 2048a 1647331i bk12: 2244a 1641776i bk13: 2281a 1642975i bk14: 2489a 1637367i bk15: 2410a 1637872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904648
Row_Buffer_Locality_read = 0.936956
Row_Buffer_Locality_write = 0.482003
Bank_Level_Parallism = 1.664408
Bank_Level_Parallism_Col = 1.699641
Bank_Level_Parallism_Ready = 1.186983
write_to_read_ratio_blp_rw_average = 0.331203
GrpLevelPara = 1.334564 

BW Util details:
bwutil = 0.056951 
total_CMD = 1653588 
util_bw = 94174 
Wasted_Col = 64227 
Wasted_Row = 37172 
Idle = 1458015 

BW Util Bottlenecks: 
RCDc_limit = 27140 
RCDWRc_limit = 8881 
WTRc_limit = 5206 
RTWc_limit = 28122 
CCDLc_limit = 20323 
rwq = 0 
CCDLc_limit_alone = 14614 
WTRc_limit_alone = 4843 
RTWc_limit_alone = 22776 

Commands details: 
total_CMD = 1653588 
n_nop = 1598023 
Read = 41796 
Write = 0 
L2_Alloc = 0 
L2_WB = 5291 
n_act = 4298 
n_pre = 4282 
n_ref = 94629131790352 
n_req = 44991 
total_req = 47087 

Dual Bus Interface Util: 
issued_total_row = 8580 
issued_total_col = 47087 
Row_Bus_Util =  0.005189 
CoL_Bus_Util = 0.028476 
Either_Row_CoL_Bus_Util = 0.033603 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.001836 
queue_avg = 0.425761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.425761

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251539, Miss = 35948, Miss_rate = 0.143, Pending_hits = 36, Reservation_fails = 337
L2_cache_bank[1]: Access = 249100, Miss = 30350, Miss_rate = 0.122, Pending_hits = 20, Reservation_fails = 51
L2_cache_bank[2]: Access = 242597, Miss = 28569, Miss_rate = 0.118, Pending_hits = 19, Reservation_fails = 137
L2_cache_bank[3]: Access = 249056, Miss = 29443, Miss_rate = 0.118, Pending_hits = 12, Reservation_fails = 42
L2_cache_bank[4]: Access = 242889, Miss = 29746, Miss_rate = 0.122, Pending_hits = 28, Reservation_fails = 237
L2_cache_bank[5]: Access = 243228, Miss = 29510, Miss_rate = 0.121, Pending_hits = 11, Reservation_fails = 70
L2_cache_bank[6]: Access = 243693, Miss = 28907, Miss_rate = 0.119, Pending_hits = 12, Reservation_fails = 58
L2_cache_bank[7]: Access = 242960, Miss = 29418, Miss_rate = 0.121, Pending_hits = 15, Reservation_fails = 56
L2_cache_bank[8]: Access = 247113, Miss = 30028, Miss_rate = 0.122, Pending_hits = 12, Reservation_fails = 51
L2_cache_bank[9]: Access = 240658, Miss = 28058, Miss_rate = 0.117, Pending_hits = 8, Reservation_fails = 42
L2_cache_bank[10]: Access = 247699, Miss = 29670, Miss_rate = 0.120, Pending_hits = 16, Reservation_fails = 63
L2_cache_bank[11]: Access = 243837, Miss = 28961, Miss_rate = 0.119, Pending_hits = 22, Reservation_fails = 41
L2_total_cache_accesses = 2944369
L2_total_cache_misses = 358608
L2_total_cache_miss_rate = 0.1218
L2_total_cache_pending_hits = 211
L2_total_cache_reservation_fails = 1185
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2398191
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 638
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 191970
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 187061
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14623
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93680
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2648548
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295431
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 638
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 454
L2_cache_data_port_util = 0.403
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2944369
icnt_total_pkts_simt_to_mem=957673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.07285
	minimum = 5
	maximum = 8
Network latency average = 5.07285
	minimum = 5
	maximum = 8
Slowest packet = 3899515
Flit latency average = 5.07285
	minimum = 5
	maximum = 8
Slowest flit = 3899642
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0580484
	minimum = 0.0192308 (at node 0)
	maximum = 0.109375 (at node 15)
Accepted packet rate average = 0.0580484
	minimum = 0.0252404 (at node 20)
	maximum = 0.0889423 (at node 7)
Injected flit rate average = 0.0580484
	minimum = 0.0192308 (at node 0)
	maximum = 0.109375 (at node 15)
Accepted flit rate average= 0.0580484
	minimum = 0.0252404 (at node 20)
	maximum = 0.0889423 (at node 7)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.6043 (18 samples)
	minimum = 5 (18 samples)
	maximum = 186.222 (18 samples)
Network latency average = 26.9664 (18 samples)
	minimum = 5 (18 samples)
	maximum = 182.722 (18 samples)
Flit latency average = 26.9662 (18 samples)
	minimum = 5 (18 samples)
	maximum = 182.722 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.134643 (18 samples)
	minimum = 0.0702706 (18 samples)
	maximum = 0.351126 (18 samples)
Accepted packet rate average = 0.134643 (18 samples)
	minimum = 0.0827793 (18 samples)
	maximum = 0.312762 (18 samples)
Injected flit rate average = 0.134645 (18 samples)
	minimum = 0.0702733 (18 samples)
	maximum = 0.351126 (18 samples)
Accepted flit rate average = 0.134645 (18 samples)
	minimum = 0.0827832 (18 samples)
	maximum = 0.312762 (18 samples)
Injected packet size average = 1.00001 (18 samples)
Accepted packet size average = 1.00001 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 44 sec (164 sec)
gpgpu_simulation_rate = 173197 (inst/sec)
gpgpu_simulation_rate = 3273 (cycle/sec)
gpgpu_silicon_slowdown = 91659x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266178..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266170..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266168..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266160..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266158..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266150..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc28266200..

GPGPU-Sim PTX: cudaLaunch for 0x0x56108e225dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2884
gpu_sim_insn = 1245357
gpu_ipc =     431.8159
gpu_tot_sim_cycle = 539778
gpu_tot_sim_insn = 29649746
gpu_tot_ipc =      54.9295
gpu_tot_issued_cta = 2432
gpu_occupancy = 49.3150% 
gpu_tot_occupancy = 51.2658% 
max_total_param_size = 0
gpu_stall_dramfull = 792007
gpu_stall_icnt2sh    = 1450618
partiton_level_parallism =       0.1862
partiton_level_parallism_total  =       1.7750
partiton_level_parallism_util =       1.3805
partiton_level_parallism_util_total  =       2.2846
L2_BW  =       7.0902 GB/Sec
L2_BW_total  =      52.4037 GB/Sec
gpu_total_sim_rate=178612

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1227148
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5629
L1D_cache:
	L1D_cache_core[0]: Access = 80143, Miss = 64326, Miss_rate = 0.803, Pending_hits = 7162, Reservation_fails = 242182
	L1D_cache_core[1]: Access = 77053, Miss = 61728, Miss_rate = 0.801, Pending_hits = 6885, Reservation_fails = 241888
	L1D_cache_core[2]: Access = 81627, Miss = 65506, Miss_rate = 0.803, Pending_hits = 7170, Reservation_fails = 240511
	L1D_cache_core[3]: Access = 80286, Miss = 64786, Miss_rate = 0.807, Pending_hits = 7414, Reservation_fails = 238845
	L1D_cache_core[4]: Access = 79245, Miss = 64041, Miss_rate = 0.808, Pending_hits = 7010, Reservation_fails = 251329
	L1D_cache_core[5]: Access = 80306, Miss = 64559, Miss_rate = 0.804, Pending_hits = 7273, Reservation_fails = 235045
	L1D_cache_core[6]: Access = 80467, Miss = 64646, Miss_rate = 0.803, Pending_hits = 7174, Reservation_fails = 243736
	L1D_cache_core[7]: Access = 75099, Miss = 59778, Miss_rate = 0.796, Pending_hits = 6840, Reservation_fails = 236377
	L1D_cache_core[8]: Access = 79114, Miss = 63615, Miss_rate = 0.804, Pending_hits = 7010, Reservation_fails = 243172
	L1D_cache_core[9]: Access = 80267, Miss = 65181, Miss_rate = 0.812, Pending_hits = 7193, Reservation_fails = 256774
	L1D_cache_core[10]: Access = 81043, Miss = 65525, Miss_rate = 0.809, Pending_hits = 7133, Reservation_fails = 246372
	L1D_cache_core[11]: Access = 76213, Miss = 60641, Miss_rate = 0.796, Pending_hits = 6685, Reservation_fails = 225539
	L1D_cache_core[12]: Access = 74714, Miss = 59796, Miss_rate = 0.800, Pending_hits = 6658, Reservation_fails = 230034
	L1D_cache_core[13]: Access = 77517, Miss = 62053, Miss_rate = 0.801, Pending_hits = 6844, Reservation_fails = 240338
	L1D_cache_core[14]: Access = 81942, Miss = 65755, Miss_rate = 0.802, Pending_hits = 7275, Reservation_fails = 234932
	L1D_total_cache_accesses = 1185036
	L1D_total_cache_misses = 951936
	L1D_total_cache_miss_rate = 0.8033
	L1D_total_cache_pending_hits = 105726
	L1D_total_cache_reservation_fails = 3607074
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.088
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 121536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 105522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 662668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3603867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 235040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1224732
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5629
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1227148

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3106380
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 823
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 496664
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3207
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5629
ctas_completed 2432, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4759, 5037, 5232, 5159, 5026, 4523, 5000, 4415, 5132, 5066, 4859, 4594, 4614, 4426, 4605, 4946, 3949, 4506, 4204, 3868, 4270, 4066, 4271, 4274, 3844, 4528, 3924, 4404, 4495, 4108, 4395, 4197, 473, 484, 473, 495, 517, 506, 495, 517, 495, 495, 506, 473, 495, 495, 473, 495, 
gpgpu_n_tot_thrd_icount = 73188544
gpgpu_n_tot_w_icount = 2287142
gpgpu_n_stall_shd_mem = 3469845
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 662668
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2769679
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4792277	W0_Idle:333497	W0_Scoreboard:7730290	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
single_issue_nums: WS0:1143433	WS1:1143709	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5301344 {8:662668,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106026880 {40:2650672,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363496 {8:295437,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1621 
max_icnt2mem_latency = 1318 
maxmrqlatency = 282 
max_icnt2sh_latency = 337 
averagemflatency = 377 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 104 
mrq_lat_table:169158 	8550 	50502 	18357 	13862 	6012 	2647 	425 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	813979 	1528240 	599073 	4847 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	53 	43 	9 	364130 	112162 	226517 	222821 	32277 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	141864 	127657 	117501 	183888 	1403395 	970917 	917 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	298 	784 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       116       128       128       105        97        67        80       129       128       160       128       128       112        88       100 
dram[1]:       128       116       100       113       100       124        68        55       128       132       128       132       128       140        85        75 
dram[2]:       128       128       112       121        88       119        49        84       133       132       152       136       128       115        69        92 
dram[3]:       128       128       105       128       105        85        60        60       125       130       136       148       128       112        64        65 
dram[4]:       112       128       116       128       120        92        68        80       130       124       132       140       117        96       116        80 
dram[5]:       128       116       120       128       108       101        67       128       132       137       144       140       123       116        72       128 
maximum service time to same row:
dram[0]:     37136     33418     20973     29589     24809     18168     16272     14926     28178     31248     57023     26086     23291     21703     21157     19502 
dram[1]:     33092     18206     24123     26472     24932     26405     15244      9861     20933     19794     23451     28352     19982     28012     30325     16403 
dram[2]:     23051     24072     30627     20512     42455     18054     11652     10558     22184     29386     34701     32254     23938     26444     30234     34429 
dram[3]:     28005     22863     21192     28583     24465     41206     14733     13432     25149     31012     25712     57071     22858     22719     16140     34975 
dram[4]:     23154     22703     20700     30225     27583     40477     14746     17824     27606     25106     36614     35714     16308     25255     29838     24819 
dram[5]:     34433     19894     34148     29273     33370     22423     14002     20109     36064     36977     25083     36464     24011     22024     34859     30723 
average row accesses per activate:
dram[0]: 10.498413  9.786550 11.225092 10.069909  9.675926  9.696630  7.363218  6.691406 17.335766 13.191710 26.451220 24.569767 14.967320 12.721312  8.959731  9.202021 
dram[1]:  9.864615 10.048929 10.029801 10.070513  9.617910  9.365714  6.503093  6.459883 15.481012 15.781457 29.557142 23.833334 12.836158 15.847222  8.555184  8.927393 
dram[2]:  9.743976  9.330484  9.867925  9.648485  9.886503  9.745614  6.831250  6.508876 14.838510 18.792307 27.103895 27.578947 13.215909 14.568750  9.268292  8.424528 
dram[3]: 10.227564  9.846376 10.472973 11.006897  9.680473 10.115625  6.375486  6.482897 15.733334 14.871951 22.000000 35.542374 13.502958 12.923913  8.424616  8.613636 
dram[4]:  9.211699 10.041533 10.539216 10.773196  9.804217  8.628343  6.706693  7.197248 14.456141 18.014706 27.410257 38.333332 13.033149 12.062176  9.107744  8.740876 
dram[5]:  9.883582  9.873112  9.959627 11.123188  9.587021  9.167147  6.915790  7.026490 16.092714 16.123457 30.750000 30.382353 12.817679 12.237113  8.680511  9.469534 
average row locality = 269520/25985 = 10.372138
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       247       278       261       275       323       367       646       671       123       146        49        49        83        97       266       277 
dram[1]:       258       259       263       264       321       354       628       680       113       130        50        51        98        80       282       269 
dram[2]:       243       258       280       267       318       356       672       636       137       124        53        35        83       103       277       271 
dram[3]:       257       278       271       274       339       349       644       648       118       130        50        37        81       107       268       254 
dram[4]:       271       237       294       266       329       377       662       607       137       119        43        24        84        95       270       264 
dram[5]:       280       245       265       256       355       365       649       646       128       133        37        31        86       106       266       266 
total dram writes = 24669
bank skew: 680/24 = 28.33
chip skew: 4158/4079 = 1.02
average mf latency per bank:
dram[0]:      26763     27610     24261     26691     18295     19518      9606     11297     86889     64048    477593    631149    286940    310221     21834     24927
dram[1]:      23469     31978     22588     30361     18288     22139      9714     12075     71104     78416    451550    656579    235919    405766     18685     28068
dram[2]:      26910     23061     22920     22615     18633     16831      9280      9560     57209     62694    432664    669229    281218    206707     20401     19877
dram[3]:      25038     21888     23598     22070     18776     16947     10175      9336     69889     60184    502114    659656    319605    203414     21345     21810
dram[4]:      28364     23072     26116     20652     22281     14034     11148      8986     71453     59507    712408    913775    355845    209684     26568     17871
dram[5]:      28537     25143     29464     23241     20990     16408     11711      9368     76906     61179    843792    786269    359688    209642     26604     20584
maximum mf latency per bank:
dram[0]:       1452      1291      1356      1341      1526      1365      1385      1371      1480      1466      1568      1483      1259      1286      1453      1390
dram[1]:       1206      1422      1151      1340      1192      1363      1159      1340      1355      1461      1218      1523      1122      1255      1260      1547
dram[2]:       1293      1246      1496      1234      1341      1243      1409      1299      1499      1257      1384      1161      1149      1193      1397      1197
dram[3]:       1225      1231      1214      1137      1401      1254      1210      1233      1353      1223      1314      1250      1198      1055      1222      1115
dram[4]:       1315      1242      1352      1096      1358      1107      1349      1103      1475      1146      1440      1090      1438      1084      1332      1242
dram[5]:       1557      1319      1528      1443      1505      1341      1621      1407      1606      1306      1603      1198      1513      1341      1471      1311
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1662468 n_nop=1606361 n_act=4321 n_pre=4305 n_ref_event=94629129199184 n_req=45449 n_rd=42240 n_rd_L2_A=0 n_write=0 n_wr_bk=5344 bw_util=0.05725
n_activity=281645 dram_eff=0.3379
bk0: 3090a 1644427i bk1: 3109a 1642784i bk2: 2825a 1644956i bk3: 3053a 1642828i bk4: 2865a 1641659i bk5: 3145a 1639632i bk6: 2776a 1639299i bk7: 2961a 1634444i bk8: 2300a 1652811i bk9: 2452a 1650781i bk10: 2140a 1655773i bk11: 2084a 1655577i bk12: 2232a 1653063i bk13: 2256a 1652231i bk14: 2452a 1645662i bk15: 2500a 1645631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905102
Row_Buffer_Locality_read = 0.937003
Row_Buffer_Locality_write = 0.485198
Bank_Level_Parallism = 1.646029
Bank_Level_Parallism_Col = 0.674195
Bank_Level_Parallism_Ready = 1.189383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057245 
total_CMD = 1662468 
util_bw = 95168 
Wasted_Col = 65431 
Wasted_Row = 38052 
Idle = 1463817 

BW Util Bottlenecks: 
RCDc_limit = 27666 
RCDWRc_limit = 8979 
WTRc_limit = 5548 
RTWc_limit = 27958 
CCDLc_limit = 20536 
rwq = 0 
CCDLc_limit_alone = 15123 
WTRc_limit_alone = 5177 
RTWc_limit_alone = 22916 

Commands details: 
total_CMD = 1662468 
n_nop = 1606361 
Read = 42240 
Write = 0 
L2_Alloc = 0 
L2_WB = 5344 
n_act = 4321 
n_pre = 4305 
n_ref = 94629129199184 
n_req = 45449 
total_req = 47584 

Dual Bus Interface Util: 
issued_total_row = 8626 
issued_total_col = 47584 
Row_Bus_Util =  0.005189 
CoL_Bus_Util = 0.028623 
Either_Row_CoL_Bus_Util = 0.033749 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.001836 
queue_avg = 0.435170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.43517
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1662468 n_nop=1607326 n_act=4345 n_pre=4329 n_ref_event=4560869750798743682 n_req=44478 n_rd=41307 n_rd_L2_A=0 n_write=0 n_wr_bk=5289 bw_util=0.05606
n_activity=278208 dram_eff=0.335
bk0: 2969a 1642936i bk1: 3046a 1642609i bk2: 2808a 1644668i bk3: 2902a 1642961i bk4: 2960a 1640957i bk5: 2989a 1640382i bk6: 2733a 1637896i bk7: 2849a 1635268i bk8: 2372a 1652021i bk9: 2304a 1651623i bk10: 2040a 1655675i bk11: 2116a 1655576i bk12: 2196a 1651209i bk13: 2220a 1654749i bk14: 2341a 1647375i bk15: 2462a 1646848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902446
Row_Buffer_Locality_read = 0.935653
Row_Buffer_Locality_write = 0.469883
Bank_Level_Parallism = 1.659346
Bank_Level_Parallism_Col = 1.701415
Bank_Level_Parallism_Ready = 1.212923
write_to_read_ratio_blp_rw_average = 0.323227
GrpLevelPara = 1.343000 

BW Util details:
bwutil = 0.056056 
total_CMD = 1662468 
util_bw = 93192 
Wasted_Col = 63927 
Wasted_Row = 38388 
Idle = 1466961 

BW Util Bottlenecks: 
RCDc_limit = 27277 
RCDWRc_limit = 9091 
WTRc_limit = 5304 
RTWc_limit = 27148 
CCDLc_limit = 20211 
rwq = 0 
CCDLc_limit_alone = 14835 
WTRc_limit_alone = 4960 
RTWc_limit_alone = 22116 

Commands details: 
total_CMD = 1662468 
n_nop = 1607326 
Read = 41307 
Write = 0 
L2_Alloc = 0 
L2_WB = 5289 
n_act = 4345 
n_pre = 4329 
n_ref = 4560869750798743682 
n_req = 44478 
total_req = 46596 

Dual Bus Interface Util: 
issued_total_row = 8674 
issued_total_col = 46596 
Row_Bus_Util =  0.005218 
CoL_Bus_Util = 0.028028 
Either_Row_CoL_Bus_Util = 0.033169 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.002321 
queue_avg = 0.425711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.425711
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1662468 n_nop=1606793 n_act=4375 n_pre=4359 n_ref_event=0 n_req=44978 n_rd=41727 n_rd_L2_A=0 n_write=0 n_wr_bk=5338 bw_util=0.05662
n_activity=278019 dram_eff=0.3386
bk0: 3004a 1642643i bk1: 3036a 1640588i bk2: 2909a 1643053i bk3: 2944a 1641798i bk4: 2925a 1641640i bk5: 3036a 1639151i bk6: 2829a 1635477i bk7: 2860a 1634989i bk8: 2300a 1651161i bk9: 2364a 1652229i bk10: 2056a 1655518i bk11: 2076a 1656125i bk12: 2261a 1653270i bk13: 2248a 1652652i bk14: 2432a 1646100i bk15: 2447a 1645489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902819
Row_Buffer_Locality_read = 0.935917
Row_Buffer_Locality_write = 0.478007
Bank_Level_Parallism = 1.706869
Bank_Level_Parallism_Col = 1.754265
Bank_Level_Parallism_Ready = 1.211663
write_to_read_ratio_blp_rw_average = 0.331882
GrpLevelPara = 1.363155 

BW Util details:
bwutil = 0.056621 
total_CMD = 1662468 
util_bw = 94130 
Wasted_Col = 64434 
Wasted_Row = 38252 
Idle = 1465652 

BW Util Bottlenecks: 
RCDc_limit = 27515 
RCDWRc_limit = 9081 
WTRc_limit = 5082 
RTWc_limit = 29233 
CCDLc_limit = 20332 
rwq = 0 
CCDLc_limit_alone = 14626 
WTRc_limit_alone = 4766 
RTWc_limit_alone = 23843 

Commands details: 
total_CMD = 1662468 
n_nop = 1606793 
Read = 41727 
Write = 0 
L2_Alloc = 0 
L2_WB = 5338 
n_act = 4375 
n_pre = 4359 
n_ref = 0 
n_req = 44978 
total_req = 47065 

Dual Bus Interface Util: 
issued_total_row = 8734 
issued_total_col = 47065 
Row_Bus_Util =  0.005254 
CoL_Bus_Util = 0.028310 
Either_Row_CoL_Bus_Util = 0.033489 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.002227 
queue_avg = 0.430004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.430004
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1662468 n_nop=1606770 n_act=4373 n_pre=4357 n_ref_event=13984 n_req=44969 n_rd=41762 n_rd_L2_A=0 n_write=0 n_wr_bk=5322 bw_util=0.05664
n_activity=279592 dram_eff=0.3368
bk0: 2965a 1644601i bk1: 3155a 1642019i bk2: 2864a 1644189i bk3: 2964a 1645408i bk4: 3004a 1642023i bk5: 2942a 1641503i bk6: 2830a 1636932i bk7: 2780a 1635477i bk8: 2284a 1651526i bk9: 2356a 1651465i bk10: 2104a 1655242i bk11: 2076a 1656576i bk12: 2220a 1653037i bk13: 2288a 1650623i bk14: 2505a 1645603i bk15: 2425a 1645001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902866
Row_Buffer_Locality_read = 0.935707
Row_Buffer_Locality_write = 0.475210
Bank_Level_Parallism = 1.660418
Bank_Level_Parallism_Col = 1.699253
Bank_Level_Parallism_Ready = 1.200123
write_to_read_ratio_blp_rw_average = 0.322412
GrpLevelPara = 1.350264 

BW Util details:
bwutil = 0.056643 
total_CMD = 1662468 
util_bw = 94168 
Wasted_Col = 64160 
Wasted_Row = 38475 
Idle = 1465665 

BW Util Bottlenecks: 
RCDc_limit = 27596 
RCDWRc_limit = 9028 
WTRc_limit = 5425 
RTWc_limit = 27507 
CCDLc_limit = 20096 
rwq = 0 
CCDLc_limit_alone = 14846 
WTRc_limit_alone = 5105 
RTWc_limit_alone = 22577 

Commands details: 
total_CMD = 1662468 
n_nop = 1606770 
Read = 41762 
Write = 0 
L2_Alloc = 0 
L2_WB = 5322 
n_act = 4373 
n_pre = 4357 
n_ref = 13984 
n_req = 44969 
total_req = 47084 

Dual Bus Interface Util: 
issued_total_row = 8730 
issued_total_col = 47084 
Row_Bus_Util =  0.005251 
CoL_Bus_Util = 0.028322 
Either_Row_CoL_Bus_Util = 0.033503 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.002083 
queue_avg = 0.411107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411107
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1662468 n_nop=1607247 n_act=4306 n_pre=4290 n_ref_event=0 n_req=44639 n_rd=41489 n_rd_L2_A=0 n_write=0 n_wr_bk=5266 bw_util=0.05625
n_activity=277128 dram_eff=0.3374
bk0: 3069a 1642123i bk1: 2924a 1643712i bk2: 2961a 1643447i bk3: 2911a 1643377i bk4: 3000a 1641555i bk5: 2936a 1638479i bk6: 2950a 1635431i bk7: 2736a 1638727i bk8: 2380a 1650750i bk9: 2376a 1652917i bk10: 2116a 1656617i bk11: 1940a 1657109i bk12: 2288a 1652322i bk13: 2252a 1652581i bk14: 2465a 1645658i bk15: 2185a 1647414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903672
Row_Buffer_Locality_read = 0.936513
Row_Buffer_Locality_write = 0.471111
Bank_Level_Parallism = 1.663260
Bank_Level_Parallism_Col = 1.704147
Bank_Level_Parallism_Ready = 1.198871
write_to_read_ratio_blp_rw_average = 0.327768
GrpLevelPara = 1.357078 

BW Util details:
bwutil = 0.056248 
total_CMD = 1662468 
util_bw = 93510 
Wasted_Col = 63855 
Wasted_Row = 38319 
Idle = 1466784 

BW Util Bottlenecks: 
RCDc_limit = 27166 
RCDWRc_limit = 8950 
WTRc_limit = 4941 
RTWc_limit = 28280 
CCDLc_limit = 20131 
rwq = 0 
CCDLc_limit_alone = 14709 
WTRc_limit_alone = 4635 
RTWc_limit_alone = 23164 

Commands details: 
total_CMD = 1662468 
n_nop = 1607247 
Read = 41489 
Write = 0 
L2_Alloc = 0 
L2_WB = 5266 
n_act = 4306 
n_pre = 4290 
n_ref = 0 
n_req = 44639 
total_req = 46755 

Dual Bus Interface Util: 
issued_total_row = 8596 
issued_total_col = 46755 
Row_Bus_Util =  0.005171 
CoL_Bus_Util = 0.028124 
Either_Row_CoL_Bus_Util = 0.033216 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.002354 
queue_avg = 0.454929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.454929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1662468 n_nop=1606879 n_act=4302 n_pre=4286 n_ref_event=94629131790352 n_req=45007 n_rd=41812 n_rd_L2_A=0 n_write=0 n_wr_bk=5291 bw_util=0.05667
n_activity=278901 dram_eff=0.3378
bk0: 3068a 1642619i bk1: 3052a 1643558i bk2: 2975a 1643812i bk3: 2849a 1645283i bk4: 2954a 1640540i bk5: 2893a 1640283i bk6: 2848a 1637079i bk7: 2757a 1637461i bk8: 2348a 1652199i bk9: 2524a 1651855i bk10: 2068a 1656277i bk11: 2048a 1656212i bk12: 2244a 1650657i bk13: 2285a 1651826i bk14: 2489a 1646247i bk15: 2410a 1646752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904593
Row_Buffer_Locality_read = 0.936884
Row_Buffer_Locality_write = 0.482003
Bank_Level_Parallism = 1.663902
Bank_Level_Parallism_Col = 1.699209
Bank_Level_Parallism_Ready = 1.186920
write_to_read_ratio_blp_rw_average = 0.330999
GrpLevelPara = 1.334357 

BW Util details:
bwutil = 0.056666 
total_CMD = 1662468 
util_bw = 94206 
Wasted_Col = 64287 
Wasted_Row = 37220 
Idle = 1466755 

BW Util Bottlenecks: 
RCDc_limit = 27188 
RCDWRc_limit = 8881 
WTRc_limit = 5206 
RTWc_limit = 28122 
CCDLc_limit = 20335 
rwq = 0 
CCDLc_limit_alone = 14626 
WTRc_limit_alone = 4843 
RTWc_limit_alone = 22776 

Commands details: 
total_CMD = 1662468 
n_nop = 1606879 
Read = 41812 
Write = 0 
L2_Alloc = 0 
L2_WB = 5291 
n_act = 4302 
n_pre = 4286 
n_ref = 94629131790352 
n_req = 45007 
total_req = 47103 

Dual Bus Interface Util: 
issued_total_row = 8588 
issued_total_col = 47103 
Row_Bus_Util =  0.005166 
CoL_Bus_Util = 0.028333 
Either_Row_CoL_Bus_Util = 0.033438 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.001835 
queue_avg = 0.423643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.423643

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251711, Miss = 35948, Miss_rate = 0.143, Pending_hits = 36, Reservation_fails = 337
L2_cache_bank[1]: Access = 249281, Miss = 30350, Miss_rate = 0.122, Pending_hits = 20, Reservation_fails = 51
L2_cache_bank[2]: Access = 242771, Miss = 28573, Miss_rate = 0.118, Pending_hits = 19, Reservation_fails = 137
L2_cache_bank[3]: Access = 249234, Miss = 29443, Miss_rate = 0.118, Pending_hits = 12, Reservation_fails = 42
L2_cache_bank[4]: Access = 243061, Miss = 29746, Miss_rate = 0.122, Pending_hits = 28, Reservation_fails = 237
L2_cache_bank[5]: Access = 243416, Miss = 29518, Miss_rate = 0.121, Pending_hits = 11, Reservation_fails = 70
L2_cache_bank[6]: Access = 243869, Miss = 28907, Miss_rate = 0.119, Pending_hits = 12, Reservation_fails = 58
L2_cache_bank[7]: Access = 243136, Miss = 29418, Miss_rate = 0.121, Pending_hits = 15, Reservation_fails = 56
L2_cache_bank[8]: Access = 247281, Miss = 30028, Miss_rate = 0.121, Pending_hits = 12, Reservation_fails = 51
L2_cache_bank[9]: Access = 240838, Miss = 28062, Miss_rate = 0.117, Pending_hits = 8, Reservation_fails = 42
L2_cache_bank[10]: Access = 247879, Miss = 29682, Miss_rate = 0.120, Pending_hits = 16, Reservation_fails = 63
L2_cache_bank[11]: Access = 244022, Miss = 28965, Miss_rate = 0.119, Pending_hits = 22, Reservation_fails = 41
L2_total_cache_accesses = 2946499
L2_total_cache_misses = 358640
L2_total_cache_miss_rate = 0.1217
L2_total_cache_pending_hits = 211
L2_total_cache_reservation_fails = 1185
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2400283
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58317
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 638
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 191994
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 187067
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14623
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93680
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2650672
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295437
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 638
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 454
L2_cache_data_port_util = 0.401
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2946499
icnt_total_pkts_simt_to_mem=958210
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.02362
	minimum = 5
	maximum = 7
Network latency average = 5.02362
	minimum = 5
	maximum = 7
Slowest packet = 3901915
Flit latency average = 5.02362
	minimum = 5
	maximum = 7
Slowest flit = 3902042
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0342503
	minimum = 0.00970874 (at node 12)
	maximum = 0.0651872 (at node 20)
Accepted packet rate average = 0.0342503
	minimum = 0.0145631 (at node 23)
	maximum = 0.0544383 (at node 0)
Injected flit rate average = 0.0342503
	minimum = 0.00970874 (at node 12)
	maximum = 0.0651872 (at node 20)
Accepted flit rate average= 0.0342503
	minimum = 0.0145631 (at node 23)
	maximum = 0.0544383 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.3632 (19 samples)
	minimum = 5 (19 samples)
	maximum = 176.789 (19 samples)
Network latency average = 25.8116 (19 samples)
	minimum = 5 (19 samples)
	maximum = 173.474 (19 samples)
Flit latency average = 25.8113 (19 samples)
	minimum = 5 (19 samples)
	maximum = 173.474 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.12936 (19 samples)
	minimum = 0.0670831 (19 samples)
	maximum = 0.336077 (19 samples)
Accepted packet rate average = 0.12936 (19 samples)
	minimum = 0.079189 (19 samples)
	maximum = 0.299166 (19 samples)
Injected flit rate average = 0.129361 (19 samples)
	minimum = 0.0670857 (19 samples)
	maximum = 0.336077 (19 samples)
Accepted flit rate average = 0.129361 (19 samples)
	minimum = 0.0791927 (19 samples)
	maximum = 0.299166 (19 samples)
Injected packet size average = 1.00001 (19 samples)
Accepted packet size average = 1.00001 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 46 sec (166 sec)
gpgpu_simulation_rate = 178612 (inst/sec)
gpgpu_simulation_rate = 3251 (cycle/sec)
gpgpu_silicon_slowdown = 92279x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc282661a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc282661a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266198..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc28266190..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2826618c..

GPGPU-Sim PTX: cudaLaunch for 0x0x56108e225fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 1636
gpu_sim_insn = 1114112
gpu_ipc =     680.9976
gpu_tot_sim_cycle = 541414
gpu_tot_sim_insn = 30763858
gpu_tot_ipc =      56.8213
gpu_tot_issued_cta = 2560
gpu_occupancy = 82.8456% 
gpu_tot_occupancy = 51.3625% 
max_total_param_size = 0
gpu_stall_dramfull = 792007
gpu_stall_icnt2sh    = 1450618
partiton_level_parallism =       0.3130
partiton_level_parallism_total  =       1.7705
partiton_level_parallism_util =       1.4262
partiton_level_parallism_util_total  =       2.2838
L2_BW  =      12.0176 GB/Sec
L2_BW_total  =      52.2817 GB/Sec
gpu_total_sim_rate=184214

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1247628
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5629
L1D_cache:
	L1D_cache_core[0]: Access = 80287, Miss = 64362, Miss_rate = 0.802, Pending_hits = 7270, Reservation_fails = 242182
	L1D_cache_core[1]: Access = 77181, Miss = 61760, Miss_rate = 0.800, Pending_hits = 6981, Reservation_fails = 241888
	L1D_cache_core[2]: Access = 81771, Miss = 65542, Miss_rate = 0.802, Pending_hits = 7278, Reservation_fails = 240511
	L1D_cache_core[3]: Access = 80430, Miss = 64822, Miss_rate = 0.806, Pending_hits = 7522, Reservation_fails = 238845
	L1D_cache_core[4]: Access = 79389, Miss = 64077, Miss_rate = 0.807, Pending_hits = 7118, Reservation_fails = 251329
	L1D_cache_core[5]: Access = 80434, Miss = 64591, Miss_rate = 0.803, Pending_hits = 7369, Reservation_fails = 235045
	L1D_cache_core[6]: Access = 80611, Miss = 64682, Miss_rate = 0.802, Pending_hits = 7282, Reservation_fails = 243736
	L1D_cache_core[7]: Access = 75227, Miss = 59810, Miss_rate = 0.795, Pending_hits = 6936, Reservation_fails = 236377
	L1D_cache_core[8]: Access = 79242, Miss = 63647, Miss_rate = 0.803, Pending_hits = 7106, Reservation_fails = 243172
	L1D_cache_core[9]: Access = 80411, Miss = 65217, Miss_rate = 0.811, Pending_hits = 7301, Reservation_fails = 256774
	L1D_cache_core[10]: Access = 81171, Miss = 65557, Miss_rate = 0.808, Pending_hits = 7229, Reservation_fails = 246372
	L1D_cache_core[11]: Access = 76357, Miss = 60677, Miss_rate = 0.795, Pending_hits = 6793, Reservation_fails = 225539
	L1D_cache_core[12]: Access = 74842, Miss = 59828, Miss_rate = 0.799, Pending_hits = 6754, Reservation_fails = 230034
	L1D_cache_core[13]: Access = 77661, Miss = 62089, Miss_rate = 0.799, Pending_hits = 6952, Reservation_fails = 240338
	L1D_cache_core[14]: Access = 82070, Miss = 65787, Miss_rate = 0.802, Pending_hits = 7371, Reservation_fails = 234932
	L1D_total_cache_accesses = 1187084
	L1D_total_cache_misses = 952448
	L1D_total_cache_miss_rate = 0.8023
	L1D_total_cache_pending_hits = 107262
	L1D_total_cache_reservation_fails = 3607074
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.087
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3103
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 121536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 107058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 663180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3603867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 245280
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3103
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1245212
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5629
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1247628

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3106380
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 823
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 496664
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3207
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5629
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4813, 5091, 5286, 5213, 5080, 4577, 5054, 4469, 5186, 5120, 4913, 4648, 4668, 4480, 4659, 5000, 4003, 4560, 4258, 3922, 4324, 4120, 4325, 4328, 3898, 4582, 3978, 4458, 4549, 4162, 4449, 4251, 527, 538, 527, 549, 571, 560, 549, 571, 549, 549, 560, 527, 549, 549, 527, 549, 
gpgpu_n_tot_thrd_icount = 74368192
gpgpu_n_tot_w_icount = 2324006
gpgpu_n_stall_shd_mem = 3469845
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 663180
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3103
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3103
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2769679
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4796539	W0_Idle:333807	W0_Scoreboard:7735416	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
single_issue_nums: WS0:1161865	WS1:1162141	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5305440 {8:663180,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106108800 {40:2652720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363496 {8:295437,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1621 
max_icnt2mem_latency = 1318 
maxmrqlatency = 282 
max_icnt2sh_latency = 337 
averagemflatency = 377 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 104 
mrq_lat_table:169158 	8550 	50502 	18357 	13862 	6012 	2647 	425 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	816027 	1528240 	599073 	4847 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	53 	43 	9 	364642 	112162 	226517 	222821 	32277 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	143803 	127766 	117501 	183888 	1403395 	970917 	917 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	302 	784 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       116       128       128       105        97        67        80       129       128       160       128       128       112        88       100 
dram[1]:       128       116       100       113       100       124        68        55       128       132       128       132       128       140        85        75 
dram[2]:       128       128       112       121        88       119        49        84       133       132       152       136       128       115        69        92 
dram[3]:       128       128       105       128       105        85        60        60       125       130       136       148       128       112        64        65 
dram[4]:       112       128       116       128       120        92        68        80       130       124       132       140       117        96       116        80 
dram[5]:       128       116       120       128       108       101        67       128       132       137       144       140       123       116        72       128 
maximum service time to same row:
dram[0]:     37136     33418     20973     29589     24809     18168     16272     14926     28178     31248     57023     26086     23291     21703     21157     19502 
dram[1]:     33092     18206     24123     26472     24932     26405     15244      9861     20933     19794     23451     28352     19982     28012     30325     16403 
dram[2]:     23051     24072     30627     20512     42455     18054     11652     10558     22184     29386     34701     32254     23938     26444     30234     34429 
dram[3]:     28005     22863     21192     28583     24465     41206     14733     13432     25149     31012     25712     57071     22858     22719     16140     34975 
dram[4]:     23154     22703     20700     30225     27583     40477     14746     17824     27606     25106     36614     35714     16308     25255     29838     24819 
dram[5]:     34433     19894     34148     29273     33370     22423     14002     20109     36064     36977     25083     36464     24011     22024     34859     30723 
average row accesses per activate:
dram[0]: 10.498413  9.786550 11.225092 10.069909  9.675926  9.696630  7.363218  6.691406 17.335766 13.191710 26.451220 24.569767 14.967320 12.721312  8.959731  9.202021 
dram[1]:  9.864615 10.048929 10.029801 10.070513  9.617910  9.365714  6.503093  6.459883 15.481012 15.781457 29.557142 23.833334 12.836158 15.847222  8.555184  8.927393 
dram[2]:  9.743976  9.330484  9.867925  9.648485  9.886503  9.745614  6.831250  6.508876 14.838510 18.792307 27.103895 27.578947 13.215909 14.568750  9.268292  8.424528 
dram[3]: 10.227564  9.846376 10.472973 11.006897  9.680473 10.115625  6.375486  6.482897 15.733334 14.871951 22.000000 35.542374 13.502958 12.923913  8.424616  8.613636 
dram[4]:  9.211699 10.041533 10.539216 10.773196  9.804217  8.628343  6.706693  7.197248 14.456141 18.014706 27.410257 38.333332 13.033149 12.062176  9.107744  8.740876 
dram[5]:  9.883582  9.873112  9.959627 11.123188  9.587021  9.167147  6.915790  7.026490 16.092714 16.123457 30.750000 30.382353 12.817679 12.237113  8.680511  9.469534 
average row locality = 269520/25985 = 10.372138
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       247       278       261       275       323       367       646       671       123       146        49        49        83        97       266       277 
dram[1]:       258       259       263       264       321       354       628       680       113       130        50        51        98        80       282       269 
dram[2]:       243       258       280       267       318       356       672       636       137       124        53        35        83       103       277       271 
dram[3]:       257       278       271       274       339       349       644       648       118       130        50        37        81       107       268       254 
dram[4]:       271       237       294       266       329       377       662       607       137       119        43        24        84        95       270       264 
dram[5]:       280       245       265       256       355       365       649       646       128       133        37        31        86       106       266       266 
total dram writes = 24669
bank skew: 680/24 = 28.33
chip skew: 4158/4079 = 1.02
average mf latency per bank:
dram[0]:      26763     27610     24261     26691     18295     19518      9606     11297     87027     64164    477723    631256    286940    310221     21834     24927
dram[1]:      23469     31978     22588     30361     18288     22139      9714     12075     71253     78546    451675    656682    235919    405766     18685     28068
dram[2]:      26910     23061     22920     22615     18633     16831      9280      9560     57332     62830    432782    669381    281218    206707     20401     19877
dram[3]:      25038     21888     23598     22070     18776     16947     10175      9336     70031     60313    502240    659798    319605    203414     21345     21810
dram[4]:      28364     23072     26116     20652     22281     14034     11148      8986     71577     59648    712530    913994    355845    209684     26568     17871
dram[5]:      28537     25143     29464     23241     20990     16408     11711      9368     77037     61306    843933    786439    359688    209642     26604     20584
maximum mf latency per bank:
dram[0]:       1452      1291      1356      1341      1526      1365      1385      1371      1480      1466      1568      1483      1259      1286      1453      1390
dram[1]:       1206      1422      1151      1340      1192      1363      1159      1340      1355      1461      1218      1523      1122      1255      1260      1547
dram[2]:       1293      1246      1496      1234      1341      1243      1409      1299      1499      1257      1384      1161      1149      1193      1397      1197
dram[3]:       1225      1231      1214      1137      1401      1254      1210      1233      1353      1223      1314      1250      1198      1055      1222      1115
dram[4]:       1315      1242      1352      1096      1358      1107      1349      1103      1475      1146      1440      1090      1438      1084      1332      1242
dram[5]:       1557      1319      1528      1443      1505      1341      1621      1407      1606      1306      1603      1198      1513      1341      1471      1311
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1667504 n_nop=1611397 n_act=4321 n_pre=4305 n_ref_event=94629129199184 n_req=45449 n_rd=42240 n_rd_L2_A=0 n_write=0 n_wr_bk=5344 bw_util=0.05707
n_activity=281645 dram_eff=0.3379
bk0: 3090a 1649463i bk1: 3109a 1647820i bk2: 2825a 1649992i bk3: 3053a 1647864i bk4: 2865a 1646695i bk5: 3145a 1644668i bk6: 2776a 1644335i bk7: 2961a 1639480i bk8: 2300a 1657847i bk9: 2452a 1655817i bk10: 2140a 1660809i bk11: 2084a 1660613i bk12: 2232a 1658099i bk13: 2256a 1657267i bk14: 2452a 1650698i bk15: 2500a 1650667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905102
Row_Buffer_Locality_read = 0.937003
Row_Buffer_Locality_write = 0.485198
Bank_Level_Parallism = 1.646029
Bank_Level_Parallism_Col = 0.674195
Bank_Level_Parallism_Ready = 1.189383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057072 
total_CMD = 1667504 
util_bw = 95168 
Wasted_Col = 65431 
Wasted_Row = 38052 
Idle = 1468853 

BW Util Bottlenecks: 
RCDc_limit = 27666 
RCDWRc_limit = 8979 
WTRc_limit = 5548 
RTWc_limit = 27958 
CCDLc_limit = 20536 
rwq = 0 
CCDLc_limit_alone = 15123 
WTRc_limit_alone = 5177 
RTWc_limit_alone = 22916 

Commands details: 
total_CMD = 1667504 
n_nop = 1611397 
Read = 42240 
Write = 0 
L2_Alloc = 0 
L2_WB = 5344 
n_act = 4321 
n_pre = 4305 
n_ref = 94629129199184 
n_req = 45449 
total_req = 47584 

Dual Bus Interface Util: 
issued_total_row = 8626 
issued_total_col = 47584 
Row_Bus_Util =  0.005173 
CoL_Bus_Util = 0.028536 
Either_Row_CoL_Bus_Util = 0.033647 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.001836 
queue_avg = 0.433856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.433856
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1667504 n_nop=1612362 n_act=4345 n_pre=4329 n_ref_event=4560869750798743682 n_req=44478 n_rd=41307 n_rd_L2_A=0 n_write=0 n_wr_bk=5289 bw_util=0.05589
n_activity=278208 dram_eff=0.335
bk0: 2969a 1647972i bk1: 3046a 1647645i bk2: 2808a 1649704i bk3: 2902a 1647997i bk4: 2960a 1645993i bk5: 2989a 1645418i bk6: 2733a 1642932i bk7: 2849a 1640304i bk8: 2372a 1657057i bk9: 2304a 1656659i bk10: 2040a 1660711i bk11: 2116a 1660612i bk12: 2196a 1656245i bk13: 2220a 1659785i bk14: 2341a 1652411i bk15: 2462a 1651884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902446
Row_Buffer_Locality_read = 0.935653
Row_Buffer_Locality_write = 0.469883
Bank_Level_Parallism = 1.659346
Bank_Level_Parallism_Col = 1.701415
Bank_Level_Parallism_Ready = 1.212923
write_to_read_ratio_blp_rw_average = 0.323227
GrpLevelPara = 1.343000 

BW Util details:
bwutil = 0.055887 
total_CMD = 1667504 
util_bw = 93192 
Wasted_Col = 63927 
Wasted_Row = 38388 
Idle = 1471997 

BW Util Bottlenecks: 
RCDc_limit = 27277 
RCDWRc_limit = 9091 
WTRc_limit = 5304 
RTWc_limit = 27148 
CCDLc_limit = 20211 
rwq = 0 
CCDLc_limit_alone = 14835 
WTRc_limit_alone = 4960 
RTWc_limit_alone = 22116 

Commands details: 
total_CMD = 1667504 
n_nop = 1612362 
Read = 41307 
Write = 0 
L2_Alloc = 0 
L2_WB = 5289 
n_act = 4345 
n_pre = 4329 
n_ref = 4560869750798743682 
n_req = 44478 
total_req = 46596 

Dual Bus Interface Util: 
issued_total_row = 8674 
issued_total_col = 46596 
Row_Bus_Util =  0.005202 
CoL_Bus_Util = 0.027944 
Either_Row_CoL_Bus_Util = 0.033069 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.002321 
queue_avg = 0.424425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.424425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1667504 n_nop=1611829 n_act=4375 n_pre=4359 n_ref_event=0 n_req=44978 n_rd=41727 n_rd_L2_A=0 n_write=0 n_wr_bk=5338 bw_util=0.05645
n_activity=278019 dram_eff=0.3386
bk0: 3004a 1647679i bk1: 3036a 1645624i bk2: 2909a 1648089i bk3: 2944a 1646834i bk4: 2925a 1646676i bk5: 3036a 1644187i bk6: 2829a 1640513i bk7: 2860a 1640025i bk8: 2300a 1656197i bk9: 2364a 1657265i bk10: 2056a 1660554i bk11: 2076a 1661161i bk12: 2261a 1658306i bk13: 2248a 1657688i bk14: 2432a 1651136i bk15: 2447a 1650525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902819
Row_Buffer_Locality_read = 0.935917
Row_Buffer_Locality_write = 0.478007
Bank_Level_Parallism = 1.706869
Bank_Level_Parallism_Col = 1.754265
Bank_Level_Parallism_Ready = 1.211663
write_to_read_ratio_blp_rw_average = 0.331882
GrpLevelPara = 1.363155 

BW Util details:
bwutil = 0.056450 
total_CMD = 1667504 
util_bw = 94130 
Wasted_Col = 64434 
Wasted_Row = 38252 
Idle = 1470688 

BW Util Bottlenecks: 
RCDc_limit = 27515 
RCDWRc_limit = 9081 
WTRc_limit = 5082 
RTWc_limit = 29233 
CCDLc_limit = 20332 
rwq = 0 
CCDLc_limit_alone = 14626 
WTRc_limit_alone = 4766 
RTWc_limit_alone = 23843 

Commands details: 
total_CMD = 1667504 
n_nop = 1611829 
Read = 41727 
Write = 0 
L2_Alloc = 0 
L2_WB = 5338 
n_act = 4375 
n_pre = 4359 
n_ref = 0 
n_req = 44978 
total_req = 47065 

Dual Bus Interface Util: 
issued_total_row = 8734 
issued_total_col = 47065 
Row_Bus_Util =  0.005238 
CoL_Bus_Util = 0.028225 
Either_Row_CoL_Bus_Util = 0.033388 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.002227 
queue_avg = 0.428705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.428705
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1667504 n_nop=1611806 n_act=4373 n_pre=4357 n_ref_event=13984 n_req=44969 n_rd=41762 n_rd_L2_A=0 n_write=0 n_wr_bk=5322 bw_util=0.05647
n_activity=279592 dram_eff=0.3368
bk0: 2965a 1649637i bk1: 3155a 1647055i bk2: 2864a 1649225i bk3: 2964a 1650444i bk4: 3004a 1647059i bk5: 2942a 1646539i bk6: 2830a 1641968i bk7: 2780a 1640513i bk8: 2284a 1656562i bk9: 2356a 1656501i bk10: 2104a 1660278i bk11: 2076a 1661612i bk12: 2220a 1658073i bk13: 2288a 1655659i bk14: 2505a 1650639i bk15: 2425a 1650037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902866
Row_Buffer_Locality_read = 0.935707
Row_Buffer_Locality_write = 0.475210
Bank_Level_Parallism = 1.660418
Bank_Level_Parallism_Col = 1.699253
Bank_Level_Parallism_Ready = 1.200123
write_to_read_ratio_blp_rw_average = 0.322412
GrpLevelPara = 1.350264 

BW Util details:
bwutil = 0.056472 
total_CMD = 1667504 
util_bw = 94168 
Wasted_Col = 64160 
Wasted_Row = 38475 
Idle = 1470701 

BW Util Bottlenecks: 
RCDc_limit = 27596 
RCDWRc_limit = 9028 
WTRc_limit = 5425 
RTWc_limit = 27507 
CCDLc_limit = 20096 
rwq = 0 
CCDLc_limit_alone = 14846 
WTRc_limit_alone = 5105 
RTWc_limit_alone = 22577 

Commands details: 
total_CMD = 1667504 
n_nop = 1611806 
Read = 41762 
Write = 0 
L2_Alloc = 0 
L2_WB = 5322 
n_act = 4373 
n_pre = 4357 
n_ref = 13984 
n_req = 44969 
total_req = 47084 

Dual Bus Interface Util: 
issued_total_row = 8730 
issued_total_col = 47084 
Row_Bus_Util =  0.005235 
CoL_Bus_Util = 0.028236 
Either_Row_CoL_Bus_Util = 0.033402 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.002083 
queue_avg = 0.409865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.409865
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1667504 n_nop=1612283 n_act=4306 n_pre=4290 n_ref_event=0 n_req=44639 n_rd=41489 n_rd_L2_A=0 n_write=0 n_wr_bk=5266 bw_util=0.05608
n_activity=277128 dram_eff=0.3374
bk0: 3069a 1647159i bk1: 2924a 1648748i bk2: 2961a 1648483i bk3: 2911a 1648413i bk4: 3000a 1646591i bk5: 2936a 1643515i bk6: 2950a 1640467i bk7: 2736a 1643763i bk8: 2380a 1655786i bk9: 2376a 1657953i bk10: 2116a 1661653i bk11: 1940a 1662145i bk12: 2288a 1657358i bk13: 2252a 1657617i bk14: 2465a 1650694i bk15: 2185a 1652450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903672
Row_Buffer_Locality_read = 0.936513
Row_Buffer_Locality_write = 0.471111
Bank_Level_Parallism = 1.663260
Bank_Level_Parallism_Col = 1.704147
Bank_Level_Parallism_Ready = 1.198871
write_to_read_ratio_blp_rw_average = 0.327768
GrpLevelPara = 1.357078 

BW Util details:
bwutil = 0.056078 
total_CMD = 1667504 
util_bw = 93510 
Wasted_Col = 63855 
Wasted_Row = 38319 
Idle = 1471820 

BW Util Bottlenecks: 
RCDc_limit = 27166 
RCDWRc_limit = 8950 
WTRc_limit = 4941 
RTWc_limit = 28280 
CCDLc_limit = 20131 
rwq = 0 
CCDLc_limit_alone = 14709 
WTRc_limit_alone = 4635 
RTWc_limit_alone = 23164 

Commands details: 
total_CMD = 1667504 
n_nop = 1612283 
Read = 41489 
Write = 0 
L2_Alloc = 0 
L2_WB = 5266 
n_act = 4306 
n_pre = 4290 
n_ref = 0 
n_req = 44639 
total_req = 46755 

Dual Bus Interface Util: 
issued_total_row = 8596 
issued_total_col = 46755 
Row_Bus_Util =  0.005155 
CoL_Bus_Util = 0.028039 
Either_Row_CoL_Bus_Util = 0.033116 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.002354 
queue_avg = 0.453555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.453555
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1667504 n_nop=1611915 n_act=4302 n_pre=4286 n_ref_event=94629131790352 n_req=45007 n_rd=41812 n_rd_L2_A=0 n_write=0 n_wr_bk=5291 bw_util=0.0565
n_activity=278901 dram_eff=0.3378
bk0: 3068a 1647655i bk1: 3052a 1648594i bk2: 2975a 1648848i bk3: 2849a 1650319i bk4: 2954a 1645576i bk5: 2893a 1645319i bk6: 2848a 1642115i bk7: 2757a 1642497i bk8: 2348a 1657235i bk9: 2524a 1656891i bk10: 2068a 1661313i bk11: 2048a 1661248i bk12: 2244a 1655693i bk13: 2285a 1656862i bk14: 2489a 1651283i bk15: 2410a 1651788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904593
Row_Buffer_Locality_read = 0.936884
Row_Buffer_Locality_write = 0.482003
Bank_Level_Parallism = 1.663902
Bank_Level_Parallism_Col = 1.699209
Bank_Level_Parallism_Ready = 1.186920
write_to_read_ratio_blp_rw_average = 0.330999
GrpLevelPara = 1.334357 

BW Util details:
bwutil = 0.056495 
total_CMD = 1667504 
util_bw = 94206 
Wasted_Col = 64287 
Wasted_Row = 37220 
Idle = 1471791 

BW Util Bottlenecks: 
RCDc_limit = 27188 
RCDWRc_limit = 8881 
WTRc_limit = 5206 
RTWc_limit = 28122 
CCDLc_limit = 20335 
rwq = 0 
CCDLc_limit_alone = 14626 
WTRc_limit_alone = 4843 
RTWc_limit_alone = 22776 

Commands details: 
total_CMD = 1667504 
n_nop = 1611915 
Read = 41812 
Write = 0 
L2_Alloc = 0 
L2_WB = 5291 
n_act = 4302 
n_pre = 4286 
n_ref = 94629131790352 
n_req = 45007 
total_req = 47103 

Dual Bus Interface Util: 
issued_total_row = 8588 
issued_total_col = 47103 
Row_Bus_Util =  0.005150 
CoL_Bus_Util = 0.028248 
Either_Row_CoL_Bus_Util = 0.033337 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.001835 
queue_avg = 0.422364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.422364

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251887, Miss = 35948, Miss_rate = 0.143, Pending_hits = 36, Reservation_fails = 337
L2_cache_bank[1]: Access = 249449, Miss = 30350, Miss_rate = 0.122, Pending_hits = 20, Reservation_fails = 51
L2_cache_bank[2]: Access = 242947, Miss = 28573, Miss_rate = 0.118, Pending_hits = 19, Reservation_fails = 137
L2_cache_bank[3]: Access = 249402, Miss = 29443, Miss_rate = 0.118, Pending_hits = 12, Reservation_fails = 42
L2_cache_bank[4]: Access = 243237, Miss = 29746, Miss_rate = 0.122, Pending_hits = 28, Reservation_fails = 237
L2_cache_bank[5]: Access = 243584, Miss = 29518, Miss_rate = 0.121, Pending_hits = 11, Reservation_fails = 70
L2_cache_bank[6]: Access = 244045, Miss = 28907, Miss_rate = 0.118, Pending_hits = 12, Reservation_fails = 58
L2_cache_bank[7]: Access = 243304, Miss = 29418, Miss_rate = 0.121, Pending_hits = 15, Reservation_fails = 56
L2_cache_bank[8]: Access = 247449, Miss = 30028, Miss_rate = 0.121, Pending_hits = 12, Reservation_fails = 51
L2_cache_bank[9]: Access = 241006, Miss = 28062, Miss_rate = 0.116, Pending_hits = 8, Reservation_fails = 42
L2_cache_bank[10]: Access = 248047, Miss = 29682, Miss_rate = 0.120, Pending_hits = 16, Reservation_fails = 63
L2_cache_bank[11]: Access = 244190, Miss = 28965, Miss_rate = 0.119, Pending_hits = 22, Reservation_fails = 41
L2_total_cache_accesses = 2948547
L2_total_cache_misses = 358640
L2_total_cache_miss_rate = 0.1216
L2_total_cache_pending_hits = 211
L2_total_cache_reservation_fails = 1185
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2402331
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58317
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 638
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 191994
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 187067
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14623
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93680
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2652720
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295437
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 638
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 93
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 454
L2_cache_data_port_util = 0.400
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2948547
icnt_total_pkts_simt_to_mem=958722
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.10977
	minimum = 5
	maximum = 9
Network latency average = 5.10977
	minimum = 5
	maximum = 9
Slowest packet = 3904815
Flit latency average = 5.10977
	minimum = 5
	maximum = 9
Slowest flit = 3904942
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0579553
	minimum = 0.0195599 (at node 1)
	maximum = 0.107579 (at node 15)
Accepted packet rate average = 0.0579553
	minimum = 0.0256724 (at node 16)
	maximum = 0.0880196 (at node 0)
Injected flit rate average = 0.0579553
	minimum = 0.0195599 (at node 1)
	maximum = 0.107579 (at node 15)
Accepted flit rate average= 0.0579553
	minimum = 0.0256724 (at node 16)
	maximum = 0.0880196 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.2505 (20 samples)
	minimum = 5 (20 samples)
	maximum = 168.4 (20 samples)
Network latency average = 24.7765 (20 samples)
	minimum = 5 (20 samples)
	maximum = 165.25 (20 samples)
Flit latency average = 24.7762 (20 samples)
	minimum = 5 (20 samples)
	maximum = 165.25 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.125789 (20 samples)
	minimum = 0.064707 (20 samples)
	maximum = 0.324652 (20 samples)
Accepted packet rate average = 0.125789 (20 samples)
	minimum = 0.0765132 (20 samples)
	maximum = 0.288609 (20 samples)
Injected flit rate average = 0.125791 (20 samples)
	minimum = 0.0647094 (20 samples)
	maximum = 0.324652 (20 samples)
Accepted flit rate average = 0.125791 (20 samples)
	minimum = 0.0765167 (20 samples)
	maximum = 0.288609 (20 samples)
Injected packet size average = 1.00001 (20 samples)
Accepted packet size average = 1.00001 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 47 sec (167 sec)
gpgpu_simulation_rate = 184214 (inst/sec)
gpgpu_simulation_rate = 3242 (cycle/sec)
gpgpu_silicon_slowdown = 92535x
Kernel Executed 10 times
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
