// Seed: 1701036753
module module_0 (
    output tri0 id_0,
    output uwire id_1,
    input wor id_2,
    input supply1 id_3,
    input wire id_4,
    input wor id_5,
    input supply0 id_6,
    input supply0 id_7,
    input wand id_8,
    input tri1 id_9,
    output supply0 id_10,
    input tri0 id_11,
    output wire id_12,
    input wire id_13
    , id_24,
    input wire id_14,
    input wire id_15,
    input tri0 id_16,
    output wor id_17,
    input supply1 id_18,
    input supply1 id_19,
    output wire id_20,
    input uwire id_21,
    input uwire id_22
);
  tri id_25 = 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input wire id_2,
    input supply1 id_3
    , id_13,
    input tri1 id_4,
    input tri id_5,
    input wand id_6,
    output supply0 id_7,
    input supply1 id_8,
    output tri id_9,
    output tri id_10,
    input supply0 id_11
);
  wire id_14, id_15;
  module_0(
      id_7,
      id_9,
      id_4,
      id_4,
      id_4,
      id_4,
      id_0,
      id_4,
      id_1,
      id_5,
      id_9,
      id_2,
      id_7,
      id_8,
      id_8,
      id_1,
      id_4,
      id_10,
      id_4,
      id_5,
      id_10,
      id_2,
      id_0
  );
  wire id_16 = id_13;
  assign id_14 = id_9++;
  wire id_17;
endmodule
