# TCL File Generated by Component Editor 22.1
# Mon Dec 04 20:45:53 JST 2023
# DO NOT MODIFY


# 
# phoenix_leds_source "phoenix_leds_source" v1.0
#  2023.12.04.20:45:53
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module phoenix_leds_source
# 
set_module_property DESCRIPTION ""
set_module_property NAME phoenix_leds_source
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME phoenix_leds_source
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL pio_source
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file pio_source.sv SYSTEM_VERILOG PATH hdl/pio_source.sv TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL pio_source
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file pio_source.sv SYSTEM_VERILOG PATH hdl/pio_source.sv


# 
# parameters
# 
add_parameter BIT_SIZE INTEGER 5 ""
set_parameter_property BIT_SIZE DEFAULT_VALUE 5
set_parameter_property BIT_SIZE DISPLAY_NAME BIT_SIZE
set_parameter_property BIT_SIZE WIDTH ""
set_parameter_property BIT_SIZE TYPE INTEGER
set_parameter_property BIT_SIZE ENABLED false
set_parameter_property BIT_SIZE UNITS None
set_parameter_property BIT_SIZE ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BIT_SIZE DESCRIPTION ""
set_parameter_property BIT_SIZE HDL_PARAMETER true


# 
# display items
# 


# 
# connection point leds_in
# 
add_interface leds_in conduit end
set_interface_property leds_in associatedClock ""
set_interface_property leds_in associatedReset ""
set_interface_property leds_in ENABLED true
set_interface_property leds_in EXPORT_OF ""
set_interface_property leds_in PORT_NAME_MAP ""
set_interface_property leds_in CMSIS_SVD_VARIABLES ""
set_interface_property leds_in SVD_ADDRESS_GROUP ""

add_interface_port leds_in leds_in phoenix_leds Input 5


# 
# connection point leds_out
# 
add_interface leds_out conduit end
set_interface_property leds_out associatedClock ""
set_interface_property leds_out associatedReset ""
set_interface_property leds_out ENABLED true
set_interface_property leds_out EXPORT_OF ""
set_interface_property leds_out PORT_NAME_MAP ""
set_interface_property leds_out CMSIS_SVD_VARIABLES ""
set_interface_property leds_out SVD_ADDRESS_GROUP ""

add_interface_port leds_out leds_out_new_signal phoenix_leds Output 5

