<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="axi_bram_ctrl_funcs" />
            <top_module name="glbl" />
            <top_module name="ipif_pkg" />
            <top_module name="lib_pkg" />
            <top_module name="lmb_bram_if_funcs" />
            <top_module name="sim_tb" />
            <top_module name="tc_types" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="21000000001fs"></ZoomEndTime>
      <Cursor1Time time="13990305000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="152"></NameColumnWidth>
      <ValueColumnWidth column_width="101"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="28" />
   <wvobject fp_name="/sim_tb/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/capturetrig0" type="logic">
      <obj_property name="ElementShortName">capturetrig0</obj_property>
      <obj_property name="ObjectShortName">capturetrig0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/pwm0" type="logic">
      <obj_property name="ElementShortName">pwm0</obj_property>
      <obj_property name="ObjectShortName">pwm0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/gpio" type="array">
      <obj_property name="ElementShortName">gpio[15:0]</obj_property>
      <obj_property name="ObjectShortName">gpio[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/generateout0" type="logic">
      <obj_property name="ElementShortName">generateout0</obj_property>
      <obj_property name="ObjectShortName">generateout0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/uc/uc_system_i/axi_uartlite_0/s_axi_aclk" type="logic">
      <obj_property name="ElementShortName">s_axi_aclk</obj_property>
      <obj_property name="ObjectShortName">s_axi_aclk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/uc/uc_system_i/axi_uartlite_0/s_axi_aresetn" type="logic">
      <obj_property name="ElementShortName">s_axi_aresetn</obj_property>
      <obj_property name="ObjectShortName">s_axi_aresetn</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/uc/uc_system_i/axi_uartlite_0/interrupt" type="logic">
      <obj_property name="ElementShortName">interrupt</obj_property>
      <obj_property name="ObjectShortName">interrupt</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/uc/uc_system_i/axi_uartlite_0/s_axi_awaddr" type="array">
      <obj_property name="ElementShortName">s_axi_awaddr[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awaddr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/uc/uc_system_i/axi_uartlite_0/s_axi_awvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_awvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_awvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/uc/uc_system_i/axi_uartlite_0/s_axi_awready" type="logic">
      <obj_property name="ElementShortName">s_axi_awready</obj_property>
      <obj_property name="ObjectShortName">s_axi_awready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/uc/uc_system_i/axi_uartlite_0/s_axi_wdata" type="array">
      <obj_property name="ElementShortName">s_axi_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/uc/uc_system_i/axi_uartlite_0/s_axi_wstrb" type="array">
      <obj_property name="ElementShortName">s_axi_wstrb[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_wstrb[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/uc/uc_system_i/axi_uartlite_0/s_axi_wvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_wvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_wvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/uc/uc_system_i/axi_uartlite_0/s_axi_wready" type="logic">
      <obj_property name="ElementShortName">s_axi_wready</obj_property>
      <obj_property name="ObjectShortName">s_axi_wready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/uc/uc_system_i/axi_uartlite_0/s_axi_bresp" type="array">
      <obj_property name="ElementShortName">s_axi_bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_bresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/uc/uc_system_i/axi_uartlite_0/s_axi_bvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_bvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_bvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/uc/uc_system_i/axi_uartlite_0/s_axi_bready" type="logic">
      <obj_property name="ElementShortName">s_axi_bready</obj_property>
      <obj_property name="ObjectShortName">s_axi_bready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/uc/uc_system_i/axi_uartlite_0/s_axi_araddr" type="array">
      <obj_property name="ElementShortName">s_axi_araddr[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_araddr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/uc/uc_system_i/axi_uartlite_0/s_axi_arvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_arvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_arvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/uc/uc_system_i/axi_uartlite_0/s_axi_arready" type="logic">
      <obj_property name="ElementShortName">s_axi_arready</obj_property>
      <obj_property name="ObjectShortName">s_axi_arready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/uc/uc_system_i/axi_uartlite_0/s_axi_rdata" type="array">
      <obj_property name="ElementShortName">s_axi_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/uc/uc_system_i/axi_uartlite_0/s_axi_rresp" type="array">
      <obj_property name="ElementShortName">s_axi_rresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_rresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/uc/uc_system_i/axi_uartlite_0/s_axi_rvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_rvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_rvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/uc/uc_system_i/axi_uartlite_0/s_axi_rready" type="logic">
      <obj_property name="ElementShortName">s_axi_rready</obj_property>
      <obj_property name="ObjectShortName">s_axi_rready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/uc/uc_system_i/axi_uartlite_0/rx" type="logic">
      <obj_property name="ElementShortName">rx</obj_property>
      <obj_property name="ObjectShortName">rx</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb/uc/uc_system_i/axi_uartlite_0/tx" type="logic">
      <obj_property name="ElementShortName">tx</obj_property>
      <obj_property name="ObjectShortName">tx</obj_property>
   </wvobject>
</wave_config>
