 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FIR_Filter
Version: S-2021.06-SP4
Date   : Mon Nov 20 17:59:36 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: x_reg_3__1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: DOUT_s_reg_8_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  x_reg_3__1_/CK (DFFR_X1)                                0.00       0.00 r
  x_reg_3__1_/QN (DFFR_X1)                                0.06       0.06 f
  U5/ZN (INV_X1)                                          0.05       0.11 r
  mult_59_I4_U254/Z (BUF_X1)                              0.04       0.16 r
  mult_59_I4_U252/ZN (XNOR2_X1)                           0.06       0.22 r
  mult_59_I4_U230/ZN (INV_X1)                             0.02       0.24 f
  mult_59_I4_U243/ZN (NAND2_X1)                           0.03       0.27 r
  mult_59_I4_U236/ZN (NAND2_X1)                           0.03       0.30 f
  mult_59_I4_U234/ZN (XNOR2_X1)                           0.05       0.35 r
  mult_59_I4_U235/ZN (NAND2_X1)                           0.03       0.39 f
  mult_59_I4_U239/ZN (NAND2_X1)                           0.03       0.41 r
  mult_59_I4_U247/ZN (AND2_X1)                            0.04       0.45 r
  mult_59_I4_U372/ZN (OR2_X1)                             0.04       0.49 r
  mult_59_I4_U360/ZN (NAND3_X1)                           0.04       0.52 f
  mult_59_I4_U370/ZN (NAND2_X1)                           0.03       0.56 r
  mult_59_I4_U320/ZN (NAND3_X1)                           0.04       0.59 f
  mult_59_I4_U319/ZN (NAND2_X1)                           0.03       0.62 r
  mult_59_I4_U418/ZN (NAND3_X1)                           0.04       0.66 f
  mult_59_I4_U367/ZN (NAND2_X1)                           0.03       0.69 r
  mult_59_I4_U368/ZN (AND3_X2)                            0.06       0.75 r
  mult_59_I4_U258/ZN (OAI222_X1)                          0.05       0.80 f
  mult_59_I4_U256/ZN (XNOR2_X1)                           0.06       0.86 f
  add_6_root_add_0_root_add_65_G7_U1_0/CO (FA_X1)         0.09       0.95 f
  add_6_root_add_0_root_add_65_G7_U1_1/CO (FA_X1)         0.09       1.05 f
  add_6_root_add_0_root_add_65_G7_U1_2/CO (FA_X1)         0.09       1.14 f
  add_6_root_add_0_root_add_65_G7_U1_3/CO (FA_X1)         0.09       1.23 f
  add_6_root_add_0_root_add_65_G7_U1_4/CO (FA_X1)         0.09       1.32 f
  add_6_root_add_0_root_add_65_G7_U1_5/CO (FA_X1)         0.09       1.41 f
  add_6_root_add_0_root_add_65_G7_U1_6/S (FA_X1)          0.14       1.54 r
  add_2_root_add_0_root_add_65_G7_U1_6/S (FA_X1)          0.12       1.66 f
  add_1_root_add_0_root_add_65_G7_U38/ZN (XNOR2_X1)       0.06       1.73 f
  add_1_root_add_0_root_add_65_G7_U56/ZN (XNOR2_X1)       0.07       1.79 f
  add_0_root_add_0_root_add_65_G7_U25/ZN (NAND2_X1)       0.04       1.83 r
  add_0_root_add_0_root_add_65_G7_U20/ZN (NAND3_X1)       0.04       1.88 f
  add_0_root_add_0_root_add_65_G7_U30/ZN (NAND2_X1)       0.03       1.91 r
  add_0_root_add_0_root_add_65_G7_U32/ZN (NAND3_X1)       0.04       1.95 f
  add_0_root_add_0_root_add_65_G7_U1_8/S (FA_X1)          0.14       2.09 r
  DOUT_s_reg_8_/D (DFFR_X2)                               0.01       2.10 r
  data arrival time                                                  2.10

  clock CLK (rise edge)                                   2.20       2.20
  clock network delay (ideal)                             0.00       2.20
  clock uncertainty                                      -0.07       2.13
  DOUT_s_reg_8_/CK (DFFR_X2)                              0.00       2.13 r
  library setup time                                     -0.03       2.10
  data required time                                                 2.10
  --------------------------------------------------------------------------
  data required time                                                 2.10
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
