ncverilog(64): 12.20-s012: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
TOOL:	ncverilog	12.20-s012: Started on May 03, 2017 at 17:31:16 CST
ncverilog
	+access+r
	tb_i2c.sv
	I2C.sv
file: I2C.sv
	module worklib.I2C:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
    I2C core(
           |
ncelab: *W,CUVWSP (./tb_i2c.sv,13|11): 3 output ports were not connected:
ncelab: (./I2C.sv,6): o_ready
ncelab: (./I2C.sv,7): o_state
ncelab: (./I2C.sv,8): o_led

	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.I2C:sv <0x1b9a8303>
			streams:   5, words:  8272
		worklib.tb:sv <0x38a245ac>
			streams:   8, words:  7761
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                   2       2
		Registers:                27      27
		Scalar wires:              7       -
		Vectored wires:            2       -
		Always blocks:             3       3
		Initial blocks:            3       3
		Cont. assignments:         1       5
		Pseudo assignments:        2       2
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.tb:sv
Loading snapshot worklib.tb:sv .................... Done
*Verdi3* Loading libsscore_ius122.so
*Verdi3* : Enable Parallel Dumping.
ncsim> source /opt/CAD/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi3_2013.07, Linux x86_64/64bit, 07/04/2013
(C) 1996 - 2013 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'lab3_i2c.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
Too slow, abort.
Simulation complete via $finish(1) at time 300 US + 0
./tb_i2c.sv:55         $finish;
ncsim> exit
TOOL:	ncverilog	12.20-s012: Exiting on May 03, 2017 at 17:31:16 CST  (total: 00:00:00)
