INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Sillycon/Code/RTL/D_latch/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Sillycon/Code/RTL/D_latch/tb_D_latc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_latch
