

================================================================
== Vivado HLS Report for 'softmax_1_16_6_s'
================================================================
* Date:           Fri Dec  6 22:00:58 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_full.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.625 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7057|     7057| 70.570 us | 70.570 us |  7057|  7057|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SOFTMAX_LOOP_1   |     7056|     7056|       441|          -|          -|    16|    no    |
        | + SOFTMAX_LOOP_3  |       10|       10|         2|          -|          -|     5|    no    |
        | + SOFTMAX_LOOP_4  |       60|       60|        10|          -|          -|     6|    no    |
        | + SOFTMAX_LOOP_5  |      366|      366|        61|          -|          -|     6|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 
5 --> 4 
6 --> 7 16 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 6 
16 --> 17 2 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 77 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:267]   --->   Operation 77 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %SOFTMAX_LOOP_2_end ]"   --->   Operation 78 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.36ns)   --->   "%icmp_ln267 = icmp eq i5 %i_0, -16" [./layer.h:267]   --->   Operation 79 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 80 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [./layer.h:267]   --->   Operation 81 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln267, label %3, label %SOFTMAX_LOOP_2_begin" [./layer.h:267]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0, i3 0)" [./layer.h:269]   --->   Operation 83 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_53 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0, i1 false)" [./layer.h:269]   --->   Operation 84 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i6 %tmp_53 to i8" [./layer.h:269]   --->   Operation 85 'zext' 'zext_ln203' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.91ns)   --->   "%sub_ln203 = sub i8 %tmp_s, %zext_ln203" [./layer.h:269]   --->   Operation 86 'sub' 'sub_ln203' <Predicate = (!icmp_ln267)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i8 %sub_ln203 to i64" [./layer.h:269]   --->   Operation 87 'sext' 'sext_ln203' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [96 x i40]* %input_0_V, i64 0, i64 %sext_ln203" [./layer.h:269]   --->   Operation 88 'getelementptr' 'input_0_V_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (3.25ns)   --->   "%input_0_V_load = load i40* %input_0_V_addr, align 8" [./layer.h:269]   --->   Operation 89 'load' 'input_0_V_load' <Predicate = (!icmp_ln267)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "ret void" [./layer.h:282]   --->   Operation 90 'ret' <Predicate = (icmp_ln267)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str29) nounwind" [./layer.h:267]   --->   Operation 91 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str30)" [./layer.h:268]   --->   Operation 92 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/2] (3.25ns)   --->   "%input_0_V_load = load i40* %input_0_V_addr, align 8" [./layer.h:269]   --->   Operation 93 'load' 'input_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 94 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:270]   --->   Operation 94 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_Val2_33_0 = phi i40 [ %input_0_V_load, %SOFTMAX_LOOP_2_begin ], [ %select_ln271, %._crit_edge.0 ]" [./layer.h:269]   --->   Operation 95 'phi' 'p_Val2_33_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%k_0_0 = phi i3 [ 1, %SOFTMAX_LOOP_2_begin ], [ %add_ln270, %._crit_edge.0 ]" [./layer.h:270]   --->   Operation 96 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (1.13ns)   --->   "%icmp_ln270 = icmp eq i3 %k_0_0, -2" [./layer.h:270]   --->   Operation 97 'icmp' 'icmp_ln270' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 98 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln270, label %.preheader.preheader, label %._crit_edge.0" [./layer.h:270]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i3 %k_0_0 to i8" [./layer.h:271]   --->   Operation 100 'zext' 'zext_ln1494' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (1.91ns)   --->   "%add_ln1494 = add i8 %sub_ln203, %zext_ln1494" [./layer.h:271]   --->   Operation 101 'add' 'add_ln1494' <Predicate = (!icmp_ln270)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1494 = sext i8 %add_ln1494 to i64" [./layer.h:271]   --->   Operation 102 'sext' 'sext_ln1494' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%input_0_V_addr_1 = getelementptr [96 x i40]* %input_0_V, i64 0, i64 %sext_ln1494" [./layer.h:271]   --->   Operation 103 'getelementptr' 'input_0_V_addr_1' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (3.25ns)   --->   "%input_0_V_load_1 = load i40* %input_0_V_addr_1, align 8" [./layer.h:271]   --->   Operation 104 'load' 'input_0_V_load_1' <Predicate = (!icmp_ln270)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_4 : Operation 105 [1/1] (1.65ns)   --->   "%add_ln270 = add i3 %k_0_0, 1" [./layer.h:270]   --->   Operation 105 'add' 'add_ln270' <Predicate = (!icmp_ln270)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (1.76ns)   --->   "br label %.preheader" [./layer.h:273]   --->   Operation 106 'br' <Predicate = (icmp_ln270)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 7.34>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str31) nounwind" [./layer.h:271]   --->   Operation 107 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/2] (3.25ns)   --->   "%input_0_V_load_1 = load i40* %input_0_V_addr_1, align 8" [./layer.h:271]   --->   Operation 108 'load' 'input_0_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_5 : Operation 109 [1/1] (2.53ns)   --->   "%icmp_ln1494 = icmp sgt i40 %input_0_V_load_1, %p_Val2_33_0" [./layer.h:271]   --->   Operation 109 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (1.56ns)   --->   "%select_ln271 = select i1 %icmp_ln1494, i40 %input_0_V_load_1, i40 %p_Val2_33_0" [./layer.h:271]   --->   Operation 110 'select' 'select_ln271' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:270]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 5.16>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%p_Val2_34_0 = phi i40 [ %add_ln703, %_ZN13ap_fixed_baseILi41ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0 ], [ 0, %.preheader.preheader ]" [./layer.h:276]   --->   Operation 112 'phi' 'p_Val2_34_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%k1_0_0 = phi i3 [ %add_ln273, %_ZN13ap_fixed_baseILi41ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0 ], [ 0, %.preheader.preheader ]" [./layer.h:273]   --->   Operation 113 'phi' 'k1_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (1.13ns)   --->   "%icmp_ln273 = icmp eq i3 %k1_0_0, -2" [./layer.h:273]   --->   Operation 114 'icmp' 'icmp_ln273' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 115 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (1.65ns)   --->   "%add_ln273 = add i3 %k1_0_0, 1" [./layer.h:273]   --->   Operation 116 'add' 'add_ln273' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %icmp_ln273, label %.preheader.preheader.0, label %_ZN13ap_fixed_baseILi41ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0" [./layer.h:273]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i3 %k1_0_0 to i8" [./layer.h:274]   --->   Operation 118 'zext' 'zext_ln1265' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (1.91ns)   --->   "%add_ln1265 = add i8 %sub_ln203, %zext_ln1265" [./layer.h:274]   --->   Operation 119 'add' 'add_ln1265' <Predicate = (!icmp_ln273)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i8 %add_ln1265 to i64" [./layer.h:274]   --->   Operation 120 'sext' 'sext_ln1265' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%input_0_V_addr_2 = getelementptr [96 x i40]* %input_0_V, i64 0, i64 %sext_ln1265" [./layer.h:274]   --->   Operation 121 'getelementptr' 'input_0_V_addr_2' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_6 : Operation 122 [2/2] (3.25ns)   --->   "%input_0_V_load_2 = load i40* %input_0_V_addr_2, align 8" [./layer.h:274]   --->   Operation 122 'load' 'input_0_V_load_2' <Predicate = (!icmp_ln273)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i40 %p_Val2_34_0 to i56" [./layer.h:279]   --->   Operation 123 'sext' 'sext_ln1148' <Predicate = (icmp_ln273)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.76ns)   --->   "br label %.preheader.0" [./layer.h:278]   --->   Operation 124 'br' <Predicate = (icmp_ln273)> <Delay = 1.76>

State 7 <SV = 5> <Delay = 6.13>
ST_7 : Operation 125 [1/2] (3.25ns)   --->   "%input_0_V_load_2 = load i40* %input_0_V_addr_2, align 8" [./layer.h:274]   --->   Operation 125 'load' 'input_0_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_7 : Operation 126 [1/1] (2.87ns)   --->   "%sub_ln703 = sub i40 %input_0_V_load_2, %p_Val2_33_0" [./layer.h:274]   --->   Operation 126 'sub' 'sub_ln703' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 4.40>
ST_8 : Operation 127 [8/8] (4.40ns)   --->   "%agg_result_V_i = call fastcc i40 @"exp<40, 24>"(i40 %sub_ln703)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275]   --->   Operation 127 'call' 'agg_result_V_i' <Predicate = true> <Delay = 4.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 8.62>
ST_9 : Operation 128 [7/8] (8.62ns)   --->   "%agg_result_V_i = call fastcc i40 @"exp<40, 24>"(i40 %sub_ln703)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275]   --->   Operation 128 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 8.62>
ST_10 : Operation 129 [6/8] (8.62ns)   --->   "%agg_result_V_i = call fastcc i40 @"exp<40, 24>"(i40 %sub_ln703)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275]   --->   Operation 129 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 8.62>
ST_11 : Operation 130 [5/8] (8.62ns)   --->   "%agg_result_V_i = call fastcc i40 @"exp<40, 24>"(i40 %sub_ln703)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275]   --->   Operation 130 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 8.62>
ST_12 : Operation 131 [4/8] (8.62ns)   --->   "%agg_result_V_i = call fastcc i40 @"exp<40, 24>"(i40 %sub_ln703)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275]   --->   Operation 131 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 8.62>
ST_13 : Operation 132 [3/8] (8.62ns)   --->   "%agg_result_V_i = call fastcc i40 @"exp<40, 24>"(i40 %sub_ln703)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275]   --->   Operation 132 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 12> <Delay = 8.62>
ST_14 : Operation 133 [2/8] (8.62ns)   --->   "%agg_result_V_i = call fastcc i40 @"exp<40, 24>"(i40 %sub_ln703)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275]   --->   Operation 133 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 13> <Delay = 7.97>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str32) nounwind" [./layer.h:273]   --->   Operation 134 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/8] (4.72ns)   --->   "%agg_result_V_i = call fastcc i40 @"exp<40, 24>"(i40 %sub_ln703)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275]   --->   Operation 135 'call' 'agg_result_V_i' <Predicate = true> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 136 [1/1] (3.25ns)   --->   "store i40 %agg_result_V_i, i40* %input_0_V_addr_2, align 8" [./layer.h:275]   --->   Operation 136 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_15 : Operation 137 [1/1] (2.87ns)   --->   "%add_ln703 = add i40 %p_Val2_34_0, %agg_result_V_i" [./layer.h:276]   --->   Operation 137 'add' 'add_ln703' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "br label %.preheader" [./layer.h:273]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 5.16>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%k2_0_0 = phi i3 [ %add_ln278, %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ 0, %.preheader.preheader.0 ]" [./layer.h:278]   --->   Operation 139 'phi' 'k2_0_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (1.13ns)   --->   "%icmp_ln278 = icmp eq i3 %k2_0_0, -2" [./layer.h:278]   --->   Operation 140 'icmp' 'icmp_ln278' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 141 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (1.65ns)   --->   "%add_ln278 = add i3 %k2_0_0, 1" [./layer.h:278]   --->   Operation 142 'add' 'add_ln278' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %icmp_ln278, label %SOFTMAX_LOOP_2_end, label %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0" [./layer.h:278]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1265_1 = zext i3 %k2_0_0 to i8" [./layer.h:279]   --->   Operation 144 'zext' 'zext_ln1265_1' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (1.91ns)   --->   "%add_ln1265_1 = add i8 %sub_ln203, %zext_ln1265_1" [./layer.h:279]   --->   Operation 145 'add' 'add_ln1265_1' <Predicate = (!icmp_ln278)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1265_1 = sext i8 %add_ln1265_1 to i64" [./layer.h:279]   --->   Operation 146 'sext' 'sext_ln1265_1' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%input_0_V_addr_3 = getelementptr [96 x i40]* %input_0_V, i64 0, i64 %sext_ln1265_1" [./layer.h:279]   --->   Operation 147 'getelementptr' 'input_0_V_addr_3' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_16 : Operation 148 [2/2] (3.25ns)   --->   "%input_0_V_load_3 = load i40* %input_0_V_addr_3, align 8" [./layer.h:279]   --->   Operation 148 'load' 'input_0_V_load_3' <Predicate = (!icmp_ln278)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str30, i32 %tmp)" [./layer.h:280]   --->   Operation 149 'specregionend' 'empty_80' <Predicate = (icmp_ln278)> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:267]   --->   Operation 150 'br' <Predicate = (icmp_ln278)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 8.05>
ST_17 : Operation 151 [1/2] (3.25ns)   --->   "%input_0_V_load_3 = load i40* %input_0_V_addr_3, align 8" [./layer.h:279]   --->   Operation 151 'load' 'input_0_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %input_0_V_load_3, i16 0)" [./layer.h:279]   --->   Operation 152 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 153 [60/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 153 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 7> <Delay = 4.80>
ST_18 : Operation 154 [59/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 154 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 8> <Delay = 4.80>
ST_19 : Operation 155 [58/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 155 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 9> <Delay = 4.80>
ST_20 : Operation 156 [57/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 156 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 10> <Delay = 4.80>
ST_21 : Operation 157 [56/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 157 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 4.80>
ST_22 : Operation 158 [55/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 158 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 4.80>
ST_23 : Operation 159 [54/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 159 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 13> <Delay = 4.80>
ST_24 : Operation 160 [53/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 160 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 14> <Delay = 4.80>
ST_25 : Operation 161 [52/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 161 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 15> <Delay = 4.80>
ST_26 : Operation 162 [51/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 162 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 16> <Delay = 4.80>
ST_27 : Operation 163 [50/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 163 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 17> <Delay = 4.80>
ST_28 : Operation 164 [49/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 164 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 18> <Delay = 4.80>
ST_29 : Operation 165 [48/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 165 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 19> <Delay = 4.80>
ST_30 : Operation 166 [47/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 166 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 20> <Delay = 4.80>
ST_31 : Operation 167 [46/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 167 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 21> <Delay = 4.80>
ST_32 : Operation 168 [45/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 168 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 22> <Delay = 4.80>
ST_33 : Operation 169 [44/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 169 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 23> <Delay = 4.80>
ST_34 : Operation 170 [43/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 170 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 24> <Delay = 4.80>
ST_35 : Operation 171 [42/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 171 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 25> <Delay = 4.80>
ST_36 : Operation 172 [41/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 172 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 26> <Delay = 4.80>
ST_37 : Operation 173 [40/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 173 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 27> <Delay = 4.80>
ST_38 : Operation 174 [39/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 174 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 28> <Delay = 4.80>
ST_39 : Operation 175 [38/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 175 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 29> <Delay = 4.80>
ST_40 : Operation 176 [37/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 176 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 30> <Delay = 4.80>
ST_41 : Operation 177 [36/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 177 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 31> <Delay = 4.80>
ST_42 : Operation 178 [35/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 178 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 32> <Delay = 4.80>
ST_43 : Operation 179 [34/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 179 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 33> <Delay = 4.80>
ST_44 : Operation 180 [33/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 180 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 34> <Delay = 4.80>
ST_45 : Operation 181 [32/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 181 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 35> <Delay = 4.80>
ST_46 : Operation 182 [31/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 182 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 36> <Delay = 4.80>
ST_47 : Operation 183 [30/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 183 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 37> <Delay = 4.80>
ST_48 : Operation 184 [29/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 184 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 38> <Delay = 4.80>
ST_49 : Operation 185 [28/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 185 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 39> <Delay = 4.80>
ST_50 : Operation 186 [27/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 186 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 40> <Delay = 4.80>
ST_51 : Operation 187 [26/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 187 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 41> <Delay = 4.80>
ST_52 : Operation 188 [25/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 188 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 42> <Delay = 4.80>
ST_53 : Operation 189 [24/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 189 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 43> <Delay = 4.80>
ST_54 : Operation 190 [23/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 190 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 44> <Delay = 4.80>
ST_55 : Operation 191 [22/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 191 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 45> <Delay = 4.80>
ST_56 : Operation 192 [21/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 192 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 46> <Delay = 4.80>
ST_57 : Operation 193 [20/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 193 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 47> <Delay = 4.80>
ST_58 : Operation 194 [19/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 194 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 48> <Delay = 4.80>
ST_59 : Operation 195 [18/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 195 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 49> <Delay = 4.80>
ST_60 : Operation 196 [17/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 196 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 50> <Delay = 4.80>
ST_61 : Operation 197 [16/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 197 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 51> <Delay = 4.80>
ST_62 : Operation 198 [15/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 198 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 52> <Delay = 4.80>
ST_63 : Operation 199 [14/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 199 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 53> <Delay = 4.80>
ST_64 : Operation 200 [13/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 200 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 54> <Delay = 4.80>
ST_65 : Operation 201 [12/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 201 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 55> <Delay = 4.80>
ST_66 : Operation 202 [11/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 202 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 56> <Delay = 4.80>
ST_67 : Operation 203 [10/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 203 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 57> <Delay = 4.80>
ST_68 : Operation 204 [9/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 204 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 58> <Delay = 4.80>
ST_69 : Operation 205 [8/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 205 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 59> <Delay = 4.80>
ST_70 : Operation 206 [7/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 206 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 60> <Delay = 4.80>
ST_71 : Operation 207 [6/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 207 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 61> <Delay = 4.80>
ST_72 : Operation 208 [5/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 208 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 62> <Delay = 4.80>
ST_73 : Operation 209 [4/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 209 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 63> <Delay = 4.80>
ST_74 : Operation 210 [3/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 210 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 64> <Delay = 4.80>
ST_75 : Operation 211 [2/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 211 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 65> <Delay = 8.05>
ST_76 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str33) nounwind" [./layer.h:279]   --->   Operation 212 'specloopname' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 213 [1/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 213 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i56 %sdiv_ln1148 to i40" [./layer.h:279]   --->   Operation 214 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 215 [1/1] (3.25ns)   --->   "store i40 %trunc_ln703, i40* %input_0_V_addr_3, align 8" [./layer.h:279]   --->   Operation 215 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_76 : Operation 216 [1/1] (0.00ns)   --->   "br label %.preheader.0" [./layer.h:278]   --->   Operation 216 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./layer.h:267) [10]  (1.77 ns)

 <State 2>: 5.17ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./layer.h:267) [10]  (0 ns)
	'sub' operation ('sub_ln203', ./layer.h:269) [20]  (1.92 ns)
	'getelementptr' operation ('input_0_V_addr', ./layer.h:269) [22]  (0 ns)
	'load' operation ('input_0_V_load', ./layer.h:269) on array 'input_0_V' [24]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_0_V_load', ./layer.h:269) on array 'input_0_V' [24]  (3.25 ns)

 <State 4>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k_0_0', ./layer.h:270) with incoming values : ('add_ln270', ./layer.h:270) [28]  (0 ns)
	'add' operation ('add_ln1494', ./layer.h:271) [35]  (1.92 ns)
	'getelementptr' operation ('input_0_V_addr_1', ./layer.h:271) [37]  (0 ns)
	'load' operation ('input_0_V_load_1', ./layer.h:271) on array 'input_0_V' [38]  (3.25 ns)

 <State 5>: 7.35ns
The critical path consists of the following:
	'load' operation ('input_0_V_load_1', ./layer.h:271) on array 'input_0_V' [38]  (3.25 ns)
	'icmp' operation ('icmp_ln1494', ./layer.h:271) [39]  (2.53 ns)
	'select' operation ('select_ln271', ./layer.h:271) [40]  (1.56 ns)

 <State 6>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k1_0_0', ./layer.h:273) with incoming values : ('add_ln273', ./layer.h:273) [47]  (0 ns)
	'add' operation ('add_ln1265', ./layer.h:274) [55]  (1.92 ns)
	'getelementptr' operation ('input_0_V_addr_2', ./layer.h:274) [57]  (0 ns)
	'load' operation ('input_0_V_load_2', ./layer.h:274) on array 'input_0_V' [58]  (3.25 ns)

 <State 7>: 6.13ns
The critical path consists of the following:
	'load' operation ('input_0_V_load_2', ./layer.h:274) on array 'input_0_V' [58]  (3.25 ns)
	'sub' operation ('sub_ln703', ./layer.h:274) [59]  (2.88 ns)

 <State 8>: 4.4ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275) to 'exp<40, 24>' [60]  (4.4 ns)

 <State 9>: 8.62ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275) to 'exp<40, 24>' [60]  (8.62 ns)

 <State 10>: 8.62ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275) to 'exp<40, 24>' [60]  (8.62 ns)

 <State 11>: 8.62ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275) to 'exp<40, 24>' [60]  (8.62 ns)

 <State 12>: 8.62ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275) to 'exp<40, 24>' [60]  (8.62 ns)

 <State 13>: 8.62ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275) to 'exp<40, 24>' [60]  (8.62 ns)

 <State 14>: 8.62ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275) to 'exp<40, 24>' [60]  (8.62 ns)

 <State 15>: 7.97ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275) to 'exp<40, 24>' [60]  (4.72 ns)
	'store' operation ('store_ln275', ./layer.h:275) of variable 'agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275 on array 'input_0_V' [61]  (3.25 ns)

 <State 16>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k2_0_0', ./layer.h:278) with incoming values : ('add_ln278', ./layer.h:278) [68]  (0 ns)
	'add' operation ('add_ln1265_1', ./layer.h:279) [76]  (1.92 ns)
	'getelementptr' operation ('input_0_V_addr_3', ./layer.h:279) [78]  (0 ns)
	'load' operation ('input_0_V_load_3', ./layer.h:279) on array 'input_0_V' [79]  (3.25 ns)

 <State 17>: 8.05ns
The critical path consists of the following:
	'load' operation ('input_0_V_load_3', ./layer.h:279) on array 'input_0_V' [79]  (3.25 ns)
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 18>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 19>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 20>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 21>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 22>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 23>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 24>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 25>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 26>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 27>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 28>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 29>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 30>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 31>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 32>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 33>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 34>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 35>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 36>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 37>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 38>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 39>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 40>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 41>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 42>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 43>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 44>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 45>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 46>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 47>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 48>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 49>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 50>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 51>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 52>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 53>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 54>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 55>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 56>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 57>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 58>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 59>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 60>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 61>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 62>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 63>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 64>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 65>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 66>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 67>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 68>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 69>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 70>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 71>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 72>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 73>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 74>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 75>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)

 <State 76>: 8.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [81]  (4.8 ns)
	'store' operation ('store_ln279', ./layer.h:279) of variable 'trunc_ln703', ./layer.h:279 on array 'input_0_V' [83]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
