
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD .90000000000000000000;
.90000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_16_1";
mvm_20_20_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_16_1' with
	the parameters "20,20,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "1,20,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "16,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 816 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b16_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b16_g1'
  Processing 'mvm_20_20_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:39  200256.8      1.17     865.5   11060.2                          
    0:00:39  200256.8      1.17     865.5   11060.2                          
    0:00:39  200591.9      1.17     865.5   11060.2                          
    0:00:39  200919.1      1.17     865.5   11060.2                          
    0:00:39  201246.3      1.17     865.5   11060.2                          
    0:00:39  201573.5      1.17     865.5   11060.2                          
    0:00:40  201900.6      1.17     865.5   11060.2                          
    0:00:55  196747.4      0.71     710.6    2947.3                          
    0:00:55  196747.4      0.71     710.6    2947.3                          
    0:00:55  196747.4      0.71     710.6    2947.3                          
    0:00:56  196746.6      0.71     710.6    2947.3                          
    0:00:56  196746.6      0.71     710.6    2947.3                          
    0:00:57  196746.6      0.71     710.6    2947.3                          
    0:01:17  154137.7      0.67     259.0       0.0                          
    0:01:24  153997.8      0.67     257.0       0.0                          
    0:01:26  154001.2      0.67     256.9       0.0                          
    0:01:26  154008.1      0.66     255.8       0.0                          
    0:01:28  154007.1      0.65     254.3       0.0                          
    0:01:28  154007.6      0.65     253.2       0.0                          
    0:01:29  154019.6      0.64     250.0       0.0                          
    0:01:29  154019.8      0.64     249.9       0.0                          
    0:01:30  154020.1      0.64     249.9       0.0                          
    0:01:30  154022.8      0.63     248.6       0.0                          
    0:01:31  154030.8      0.63     244.7       0.0                          
    0:01:31  154036.1      0.63     242.0       0.0                          
    0:01:32  154041.9      0.62     241.2       0.0                          
    0:01:32  154043.8      0.62     240.4       0.0                          
    0:01:33  154045.7      0.62     239.6       0.0                          
    0:01:33  154047.5      0.62     238.3       0.0                          
    0:01:33  154052.0      0.61     236.6       0.0                          
    0:01:34  154065.9      0.59     234.6       0.0                          
    0:01:34  154068.8      0.59     232.6       0.0                          
    0:01:35  153898.3      0.59     232.6       0.0                          
    0:01:35  153898.3      0.59     232.6       0.0                          
    0:01:35  153898.3      0.59     232.6       0.0                          
    0:01:35  153898.3      0.59     232.6       0.0                          
    0:01:35  153898.3      0.59     232.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:35  153898.3      0.59     232.6       0.0                          
    0:01:36  153925.4      0.56     220.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:01:36  153938.2      0.56     218.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[21]/D
    0:01:36  153940.0      0.56     218.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[26]/D
    0:01:36  153947.5      0.55     218.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:36  153957.3      0.55     216.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[21]/D
    0:01:36  153976.2      0.53     212.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[20]/D
    0:01:36  153996.7      0.53     210.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[20]/D
    0:01:36  154010.0      0.52     208.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[20]/D
    0:01:37  154027.0      0.51     206.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[28]/D
    0:01:37  154041.7      0.51     206.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[24]/D
    0:01:37  154052.0      0.51     205.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[27]/D
    0:01:37  154058.4      0.51     204.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[20]/D
    0:01:37  154067.5      0.51     203.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[20]/D
    0:01:37  154071.7      0.50     203.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[21]/D
    0:01:37  154075.2      0.50     203.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:01:37  154078.4      0.50     202.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[24]/D
    0:01:37  154091.1      0.50     201.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[20]/D
    0:01:38  154102.0      0.50     200.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[20]/D
    0:01:38  154105.0      0.50     200.6       0.0 path/path/path/genblk1.add_in_reg[24]/D
    0:01:38  154111.4      0.50     200.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[20]/D
    0:01:38  154117.7      0.50     199.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[21]/D
    0:01:38  154122.8      0.50     199.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[20]/D
    0:01:38  154134.0      0.49     198.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[21]/D
    0:01:38  154145.1      0.49     198.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[20]/D
    0:01:38  154150.7      0.49     197.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[20]/D
    0:01:38  154161.6      0.49     197.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[21]/D
    0:01:38  154169.6      0.49     196.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[24]/D
    0:01:39  154169.3      0.49     196.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[24]/D
    0:01:39  154181.3      0.49     195.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[28]/D
    0:01:39  154194.3      0.48     195.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[26]/D
    0:01:39  154202.1      0.48     194.9       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:01:39  154213.2      0.48     194.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[26]/D
    0:01:39  154223.3      0.48     194.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:01:39  154235.6      0.48     193.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:39  154247.0      0.48     193.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[20]/D
    0:01:39  154248.3      0.48     193.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[28]/D
    0:01:39  154255.0      0.48     193.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[26]/D
    0:01:39  154261.1      0.47     193.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:39  154265.1      0.47     192.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:40  154276.3      0.47     192.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[20]/D
    0:01:40  154287.4      0.47     191.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[20]/D
    0:01:40  154294.9      0.47     191.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:40  154305.0      0.47     190.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[26]/D
    0:01:40  154314.0      0.47     190.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:01:40  154322.6      0.47     190.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:01:40  154334.0      0.47     189.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[20]/D
    0:01:40  154342.5      0.46     189.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:40  154350.2      0.46     189.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:40  154358.2      0.46     188.9       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:01:40  154365.9      0.46     188.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[20]/D
    0:01:40  154372.0      0.46     188.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[20]/D
    0:01:41  154377.9      0.46     188.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[26]/D
    0:01:41  154385.9      0.46     188.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:41  154393.3      0.46     187.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:41  154399.2      0.46     187.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[29]/D
    0:01:41  154405.3      0.46     187.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:01:41  154413.0      0.46     186.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:01:41  154422.0      0.46     186.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:41  154429.5      0.45     186.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:41  154438.8      0.45     185.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:41  154454.0      0.45     185.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:41  154457.7      0.45     185.3       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:01:41  154462.7      0.45     185.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:42  154465.7      0.45     184.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[26]/D
    0:01:42  154469.1      0.45     184.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:42  154472.6      0.45     184.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:42  154483.2      0.45     184.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:42  154488.8      0.45     183.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[18]/D
    0:01:42  154497.1      0.45     183.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:01:42  154509.6      0.45     183.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:42  154516.7      0.45     182.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:01:42  154519.4      0.45     182.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:01:42  154530.0      0.45     182.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:42  154535.1      0.44     182.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[28]/D
    0:01:42  154543.3      0.44     182.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[27]/D
    0:01:42  154550.8      0.44     181.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[26]/D
    0:01:42  154563.8      0.44     181.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[28]/D
    0:01:43  154574.2      0.44     181.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:43  154579.8      0.44     180.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:01:43  154580.8      0.44     180.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:43  154584.8      0.44     180.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:43  154591.2      0.44     180.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[26]/D
    0:01:43  154599.5      0.44     180.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:43  154606.6      0.44     180.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:43  154609.8      0.44     180.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:01:43  154618.1      0.44     179.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:43  154624.2      0.44     179.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:01:43  154626.3      0.44     179.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:43  154633.2      0.44     179.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:44  154637.0      0.44     179.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[29]/D
    0:01:44  154635.4      0.44     179.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:44  154637.5      0.43     179.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:44  154644.9      0.43     178.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:01:44  154650.0      0.43     178.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[25]/D
    0:01:44  154656.4      0.43     178.5       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:01:44  154660.4      0.43     178.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[29]/D
    0:01:44  154666.0      0.43     178.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:44  154671.8      0.43     178.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[26]/D
    0:01:44  154673.9      0.43     177.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:01:44  154682.2      0.43     177.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:44  154686.7      0.43     177.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[28]/D
    0:01:44  154693.9      0.43     177.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:45  154702.7      0.43     177.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:45  154706.7      0.43     177.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[29]/D
    0:01:45  154706.7      0.43     176.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:01:45  154706.9      0.43     176.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[29]/D
    0:01:45  154710.4      0.43     176.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:45  154714.4      0.43     176.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:45  154717.6      0.43     176.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[29]/D
    0:01:45  154725.3      0.43     176.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:45  154729.8      0.43     176.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:45  154732.5      0.43     176.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[28]/D
    0:01:45  154735.9      0.43     176.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:45  154743.9      0.43     176.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:45  154744.4      0.43     175.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:01:46  154753.5      0.43     175.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:01:46  154758.3      0.43     175.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:01:46  154765.7      0.43     175.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[29]/D
    0:01:46  154768.4      0.43     175.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[21]/D
    0:01:46  154770.5      0.43     175.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:01:46  154773.7      0.42     175.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:01:46  154776.4      0.42     175.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[21]/D
    0:01:46  154780.6      0.42     175.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[27]/D
    0:01:46  154785.1      0.42     174.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:01:46  154787.5      0.42     174.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[27]/D
    0:01:46  154790.7      0.42     174.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:01:46  154789.9      0.42     174.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[29]/D
    0:01:46  154795.5      0.42     174.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[26]/D
    0:01:46  154800.0      0.42     174.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:46  154803.5      0.42     174.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[29]/D
    0:01:47  154806.4      0.42     174.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:47  154812.0      0.42     174.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:47  154813.9      0.42     173.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[27]/D
    0:01:47  154820.2      0.42     173.8       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:01:47  154821.3      0.42     173.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[26]/D
    0:01:47  154826.4      0.42     173.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:47  154832.2      0.42     173.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[29]/D
    0:01:47  154838.1      0.42     173.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:47  154841.0      0.42     173.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:47  154842.3      0.42     173.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:47  154847.4      0.42     173.3       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:01:47  154852.7      0.42     173.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:47  154855.9      0.42     173.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[26]/D
    0:01:48  154860.1      0.42     173.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:48  154864.7      0.42     173.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[26]/D
    0:01:48  154867.9      0.42     173.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:01:48  154872.1      0.42     173.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:48  154877.7      0.42     172.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[26]/D
    0:01:48  154878.0      0.42     172.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:48  154880.4      0.42     172.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[27]/D
    0:01:48  154883.0      0.42     172.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:48  154884.6      0.42     172.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[28]/D
    0:01:48  154888.6      0.42     172.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[21]/D
    0:01:48  154889.9      0.42     172.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[28]/D
    0:01:48  154892.1      0.42     172.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:48  154893.4      0.42     172.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[26]/D
    0:01:48  154895.8      0.42     172.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:48  154898.2      0.42     172.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:49  154901.6      0.42     172.2       0.0 path/path/path/genblk1.add_in_reg[25]/D
    0:01:49  154907.5      0.42     172.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:49  154915.2      0.42     172.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[20]/D
    0:01:49  154917.9      0.42     172.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:49  154919.7      0.42     171.9       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:01:49  154923.2      0.42     171.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:01:49  154923.7      0.42     171.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:49  154928.8      0.41     171.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:01:49  154931.4      0.41     171.6       0.0 path/path/path/genblk1.add_in_reg[20]/D
    0:01:49  154934.4      0.41     171.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:49  154939.1      0.41     171.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[26]/D
    0:01:49  154943.9      0.41     171.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:49  154949.0      0.41     171.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:01:49  154953.5      0.41     171.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:49  154955.9      0.41     171.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:50  154957.8      0.41     171.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[20]/D
    0:01:50  154960.4      0.41     170.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:50  154961.2      0.41     170.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:50  154962.8      0.41     170.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:01:50  154963.6      0.41     170.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:50  154965.7      0.41     170.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:01:50  154970.3      0.41     170.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[26]/D
    0:01:50  154972.9      0.41     170.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:50  154976.9      0.41     170.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:50  154983.3      0.41     170.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:01:50  154986.2      0.41     170.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:50  154986.8      0.41     170.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[29]/D
    0:01:50  154990.7      0.41     170.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:50  154996.1      0.41     170.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:50  154997.4      0.41     170.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[25]/D
    0:01:51  155000.9      0.41     170.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[26]/D
    0:01:51  155003.3      0.41     170.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[28]/D
    0:01:51  155003.3      0.41     170.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:51  155008.3      0.41     170.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[25]/D
    0:01:51  155011.0      0.41     170.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:01:51  155016.3      0.41     170.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[26]/D
    0:01:51  155016.8      0.41     170.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[26]/D
    0:01:51  155022.7      0.41     170.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:01:51  155026.4      0.41     170.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[28]/D
    0:01:51  155028.3      0.41     169.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:51  155029.1      0.41     169.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[29]/D
    0:01:51  155031.7      0.41     169.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[26]/D
    0:01:51  155032.5      0.41     169.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:01:51  155034.6      0.41     169.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:01:51  155036.2      0.41     169.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:01:51  155038.6      0.41     169.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:51  155041.0      0.41     169.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:52  155042.6      0.41     169.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:01:52  155047.9      0.41     169.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:01:52  155053.3      0.41     169.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:52  155057.0      0.41     169.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:52  155060.7      0.41     169.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:01:52  155062.0      0.41     169.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[26]/D
    0:01:52  155063.9      0.41     169.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:52  155065.0      0.41     169.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[28]/D
    0:01:52  155065.0      0.41     169.2       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:01:52  155066.0      0.41     169.2       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:01:52  155067.9      0.40     169.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:01:52  155067.9      0.40     169.2       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:01:52  155070.0      0.40     169.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[27]/D
    0:01:52  155071.1      0.40     169.2       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:01:53  155072.4      0.40     169.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:01:53  155075.1      0.40     169.0       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:01:53  155078.3      0.40     168.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:53  155081.7      0.40     168.7       0.0 path/path/path/genblk1.add_in_reg[18]/D
    0:01:53  155082.3      0.40     168.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:53  155083.3      0.40     168.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[20]/D
    0:01:53  155084.6      0.40     168.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:01:53  155084.6      0.40     168.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:53  155085.4      0.40     168.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[26]/D
    0:01:53  155086.8      0.40     168.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:01:53  155088.6      0.40     168.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[29]/D
    0:01:54  155088.6      0.40     168.5       0.0                          
    0:01:55  151478.5      0.40     168.4       0.0                          
    0:01:56  151478.5      0.40     168.4       0.0                          
    0:01:56  151480.3      0.40     168.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:56  151481.9      0.40     168.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:56  151483.5      0.40     168.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:01:56  151489.1      0.40     168.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:56  151493.9      0.40     168.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[27]/D
    0:01:56  151494.2      0.40     168.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:56  151497.9      0.40     168.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[25]/D
    0:01:56  151501.9      0.40     167.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:56  151505.1      0.40     167.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:01:56  151507.7      0.40     167.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[29]/D
    0:01:56  151512.8      0.40     167.7       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:01:57  151515.2      0.40     167.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[28]/D
    0:01:57  151516.8      0.40     167.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[29]/D
    0:01:57  151524.5      0.40     167.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[21]/D
    0:01:57  151526.9      0.40     167.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[26]/D
    0:01:57  151528.2      0.40     167.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:01:57  151536.7      0.40     167.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[25]/D
    0:01:57  151539.7      0.40     167.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[28]/D
    0:01:57  151544.2      0.40     167.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:01:57  151545.3      0.40     167.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:01:57  151546.6      0.40     167.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:01:57  151549.2      0.40     167.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[29]/D
    0:01:57  151551.6      0.40     167.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[28]/D
    0:01:57  151559.6      0.40     166.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[28]/D
    0:01:58  151562.5      0.40     166.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[24]/D
    0:01:58  151568.1      0.40     166.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[28]/D
    0:01:58  151572.4      0.40     166.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[28]/D
    0:01:58  151573.7      0.40     166.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:58  151584.4      0.40     166.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:58  151587.3      0.40     166.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[28]/D
    0:01:58  151591.8      0.40     166.2       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:01:58  151596.1      0.40     166.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[20]/D
    0:01:58  151600.8      0.40     166.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[19]/D
    0:01:58  151605.9      0.40     165.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:01:58  151605.9      0.40     165.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:01:58  151607.8      0.40     165.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[28]/D
    0:01:58  151610.7      0.40     165.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:58  151610.7      0.40     165.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[29]/D
    0:01:59  151613.9      0.40     165.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:59  151615.7      0.40     165.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[27]/D
    0:01:59  151619.7      0.40     165.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:01:59  151623.5      0.40     165.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[19]/D
    0:01:59  151626.9      0.40     165.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[27]/D
    0:01:59  151631.2      0.40     165.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[21]/D
    0:01:59  151632.8      0.40     165.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[27]/D
    0:01:59  151635.4      0.40     165.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:59  151638.1      0.40     165.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[26]/D
    0:01:59  151640.5      0.40     165.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[19]/D
    0:01:59  151640.7      0.40     165.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:59  151645.0      0.40     165.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[25]/D
    0:01:59  151650.3      0.40     164.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[20]/D
    0:02:00  151655.4      0.40     164.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:00  151658.6      0.40     164.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:02:00  151658.6      0.40     164.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[27]/D
    0:02:00  151662.8      0.40     164.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:00  151665.2      0.40     164.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[21]/D
    0:02:00  151666.3      0.40     164.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[29]/D
    0:02:00  151667.3      0.40     164.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:00  151668.9      0.40     164.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:00  151674.8      0.40     164.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:02:00  151678.3      0.40     164.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:00  151680.1      0.40     164.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:02:00  151689.7      0.39     164.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[28]/D
    0:02:01  151691.8      0.39     164.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[25]/D
    0:02:01  151692.6      0.39     164.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[20]/D
    0:02:01  151693.7      0.39     164.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[24]/D
    0:02:01  151695.8      0.39     164.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[24]/D
    0:02:01  151696.1      0.39     164.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[27]/D
    0:02:01  151697.9      0.39     164.0       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:02:01  151700.9      0.39     164.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[24]/D
    0:02:01  151705.4      0.39     163.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[28]/D
    0:02:01  151711.8      0.39     163.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[27]/D
    0:02:01  151713.6      0.39     163.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[25]/D
    0:02:01  151713.6      0.39     163.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[27]/D
    0:02:01  151720.3      0.39     163.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[21]/D
    0:02:01  151723.2      0.39     163.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:01  151724.8      0.39     163.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:02  151726.1      0.39     163.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[27]/D
    0:02:02  151731.2      0.39     163.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[28]/D
    0:02:02  151736.8      0.39     163.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[21]/D
    0:02:02  151739.4      0.39     163.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[25]/D
    0:02:02  151740.2      0.39     163.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:02:02  151740.5      0.39     163.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[21]/D
    0:02:02  151740.8      0.39     163.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:02  151744.0      0.39     163.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[28]/D
    0:02:02  151744.5      0.39     163.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:02:02  151746.3      0.39     163.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[18]/D
    0:02:02  151748.7      0.39     163.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:02:02  151752.5      0.39     162.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[24]/D
    0:02:02  151754.1      0.39     162.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[27]/D
    0:02:03  151756.2      0.39     162.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:03  151756.2      0.39     162.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:03  151760.2      0.39     162.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:02:03  151762.8      0.39     162.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:02:03  151763.1      0.39     162.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[26]/D
    0:02:03  151764.4      0.39     162.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[21]/D
    0:02:03  151766.8      0.39     162.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:02:03  151770.6      0.39     162.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:03  151771.4      0.39     162.6       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:02:03  151772.9      0.39     162.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:02:03  151773.7      0.39     162.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:04  151778.3      0.39     162.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:02:04  151782.5      0.39     162.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:04  151786.0      0.39     162.4       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:02:04  151785.7      0.39     162.4       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:04  151785.7      0.39     162.4       0.0                          
    0:02:04  151785.7      0.39     162.4       0.0                          
    0:02:09  149518.9      0.39     162.2       0.0                          
    0:02:11  148130.3      0.39     162.2       0.0                          
    0:02:11  148112.8      0.39     162.2       0.0                          
    0:02:11  148107.5      0.39     162.2       0.0                          
    0:02:12  148102.1      0.39     162.2       0.0                          
    0:02:12  148102.1      0.39     162.2       0.0                          
    0:02:12  148102.1      0.39     162.2       0.0                          
    0:02:14  147887.0      0.40     163.7       0.0                          
    0:02:14  147884.6      0.40     163.7       0.0                          
    0:02:14  147884.6      0.40     163.7       0.0                          
    0:02:14  147884.6      0.40     163.7       0.0                          
    0:02:14  147884.6      0.40     163.7       0.0                          
    0:02:14  147884.6      0.40     163.7       0.0                          
    0:02:14  147884.6      0.40     163.7       0.0                          
    0:02:14  147890.7      0.39     163.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:14  147894.4      0.39     163.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[27]/D
    0:02:14  147894.9      0.39     163.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:02:14  147897.3      0.39     163.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[21]/D
    0:02:15  147899.2      0.39     162.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:02:15  147901.8      0.39     162.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:02:15  147906.1      0.39     162.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:02:15  147909.8      0.39     162.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[24]/D
    0:02:15  147913.8      0.39     162.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:02:15  147915.7      0.39     162.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:15  147919.1      0.39     162.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:02:15  147923.1      0.39     162.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:15  147926.3      0.39     162.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:02:15  147928.2      0.39     162.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[20]/D
    0:02:15  147933.0      0.39     162.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[24]/D
    0:02:15  147936.4      0.39     162.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[25]/D
    0:02:15  147937.2      0.39     162.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[28]/D
    0:02:16  147939.1      0.39     162.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[28]/D
    0:02:16  147939.4      0.39     162.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:16  147941.7      0.39     162.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:16  147943.3      0.39     162.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[26]/D
    0:02:16  147945.7      0.39     162.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[21]/D
    0:02:16  147948.7      0.39     161.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:02:16  147951.3      0.39     161.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[20]/D
    0:02:16  147951.9      0.39     161.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:16  147952.9      0.39     161.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:02:16  147955.6      0.39     161.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:02:16  147959.0      0.39     161.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:17  147963.0      0.39     161.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[25]/D
    0:02:17  147965.7      0.39     161.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[26]/D
    0:02:17  147969.1      0.39     161.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[21]/D
    0:02:17  147970.5      0.39     161.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[27]/D
    0:02:17  147971.0      0.39     161.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[25]/D
    0:02:17  147972.6      0.39     161.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:02:17  147974.5      0.39     161.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:17  147981.1      0.39     161.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:02:17  147984.0      0.39     161.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:17  147986.7      0.39     161.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:17  147989.1      0.39     161.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[27]/D
    0:02:17  147990.7      0.39     161.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[27]/D
    0:02:18  147988.6      0.39     161.2       0.0                          
    0:02:18  147981.9      0.39     161.2       0.0                          
    0:02:18  147975.8      0.39     161.2       0.0                          
    0:02:18  147965.7      0.39     161.0       0.0                          
    0:02:18  147960.1      0.39     161.0       0.0                          
    0:02:18  147957.2      0.39     161.0       0.0                          
    0:02:18  147949.2      0.39     160.9       0.0                          
    0:02:20  147917.8      0.39     160.9       0.0                          
    0:02:20  147912.0      0.39     160.9       0.0                          
    0:02:20  147901.6      0.39     160.9       0.0                          
    0:02:21  147750.0      0.39     160.9       0.0                          
    0:02:21  147597.5      0.39     160.9       0.0                          
    0:02:21  147443.5      0.39     160.9       0.0                          
    0:02:22  147291.9      0.39     160.9       0.0                          
    0:02:22  147139.5      0.39     160.9       0.0                          
    0:02:23  146985.5      0.39     160.9       0.0                          
    0:02:23  146839.4      0.39     160.9       0.0                          
    0:02:23  146815.2      0.39     160.9       0.0                          
    0:02:23  146810.7      0.39     160.9       0.0                          
    0:02:24  146803.5      0.39     160.9       0.0                          
    0:02:24  146801.4      0.39     160.9       0.0                          
    0:02:24  146799.3      0.39     160.9       0.0                          
    0:02:24  146798.5      0.39     160.8       0.0                          
    0:02:25  146795.6      0.39     160.8       0.0                          
    0:02:25  146792.9      0.39     160.8       0.0                          
    0:02:27  146770.8      0.39     160.8       0.0                          
    0:02:28  146734.6      0.40     162.2       0.0                          
    0:02:28  146734.1      0.40     162.2       0.0                          
    0:02:28  146734.1      0.40     162.2       0.0                          
    0:02:28  146734.1      0.40     162.2       0.0                          
    0:02:28  146734.1      0.40     162.2       0.0                          
    0:02:28  146734.1      0.40     162.2       0.0                          
    0:02:28  146734.1      0.40     162.2       0.0                          
    0:02:28  146737.6      0.39     161.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:28  146740.0      0.39     161.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[21]/D
    0:02:28  146745.5      0.39     161.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:02:28  146749.5      0.39     161.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[28]/D
    0:02:29  146752.2      0.39     161.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:02:29  146754.3      0.39     161.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:02:29  146757.5      0.39     160.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[21]/D
    0:02:29  146760.2      0.39     160.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[21]/D
    0:02:29  146760.7      0.39     160.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[28]/D
    0:02:29  146761.0      0.39     160.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[25]/D
    0:02:29  146765.0      0.39     160.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:02:29  146770.3      0.39     160.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[19]/D
    0:02:29  146778.3      0.39     160.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:29  146779.6      0.39     160.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[27]/D
    0:02:29  146784.6      0.39     160.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:29  146784.9      0.39     160.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:02:30  146788.1      0.39     160.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[24]/D
    0:02:30  146794.2      0.39     160.1       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:02:30  146797.9      0.38     160.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:30  146809.4      0.38     159.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:30  146813.6      0.38     159.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[27]/D
    0:02:30  146818.7      0.38     159.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[27]/D
    0:02:30  146823.8      0.38     159.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[27]/D
    0:02:30  146826.1      0.38     159.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:30  146826.7      0.38     159.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:02:30  146828.0      0.38     159.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:02:30  146831.2      0.38     159.4       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:02:30  146833.9      0.38     159.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:31  146836.5      0.38     159.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[21]/D
    0:02:31  146838.9      0.38     159.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:31  146838.1      0.38     159.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:31  146839.2      0.38     159.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:31  146850.1      0.38     159.3       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:02:31  146853.3      0.38     159.2       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:02:31  146854.3      0.38     159.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:02:31  146857.0      0.38     159.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:31  146858.9      0.38     159.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[27]/D
    0:02:31  146859.4      0.38     159.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:31  146861.8      0.38     159.1       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:02:31  146862.1      0.38     159.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[21]/D
    0:02:31  146864.4      0.38     159.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[27]/D
    0:02:32  146871.6      0.38     159.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:02:32  146873.8      0.38     159.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[19]/D
    0:02:32  146875.4      0.38     159.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:02:32  146877.2      0.38     159.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:32  146878.8      0.38     158.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:02:32  146882.3      0.38     158.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:02:32  146885.7      0.38     158.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:02:32  146889.7      0.38     158.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[29]/D
    0:02:32  146890.3      0.38     158.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:32  146891.0      0.38     158.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:02:32  146892.1      0.38     158.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[26]/D
    0:02:32  146896.4      0.38     158.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:02:32  146898.8      0.38     158.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[24]/D
    0:02:33  146905.4      0.38     158.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[27]/D
    0:02:33  146908.1      0.38     158.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:02:33  146909.9      0.38     158.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[24]/D
    0:02:33  146912.3      0.38     158.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[26]/D
    0:02:33  146916.3      0.38     158.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[27]/D
    0:02:33  146920.0      0.38     158.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[29]/D
    0:02:33  146922.7      0.38     158.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[21]/D
    0:02:33  146923.2      0.38     158.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:02:33  146923.5      0.38     158.1       0.0                          
    0:02:34  146922.7      0.38     158.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:34  146923.5      0.38     158.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:34  146928.0      0.38     158.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[27]/D
    0:02:34  146930.4      0.38     158.0       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:02:34  146933.3      0.38     158.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:34  146937.1      0.38     158.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:34  146940.3      0.38     157.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[21]/D
    0:02:34  146947.2      0.38     157.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[26]/D
    0:02:34  146949.0      0.38     157.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:34  146951.7      0.38     157.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:02:34  146956.8      0.38     157.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[29]/D
    0:02:34  146959.7      0.38     157.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:02:35  146961.5      0.38     157.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[21]/D
    0:02:35  146965.0      0.38     157.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[24]/D
    0:02:35  146965.5      0.38     157.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:35  146967.7      0.38     157.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:35  146971.1      0.38     157.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:02:35  146973.0      0.38     157.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:02:35  146977.2      0.38     157.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:35  146980.7      0.38     157.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:35  146983.1      0.38     157.2       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:02:35  146985.7      0.38     157.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:02:35  146986.5      0.38     157.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:35  146987.9      0.38     157.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[21]/D
    0:02:36  146989.7      0.38     157.1       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:02:36  146991.3      0.38     157.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:36  146992.9      0.38     157.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:36  146995.1      0.38     157.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:02:36  146994.5      0.38     157.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:36  146998.2      0.38     156.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:36  147001.7      0.38     156.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[28]/D
    0:02:36  147003.6      0.38     156.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[21]/D
    0:02:36  147006.8      0.38     156.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[24]/D
    0:02:36  147010.2      0.38     156.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:36  147013.4      0.38     156.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:36  147017.1      0.38     156.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[28]/D
    0:02:36  147017.7      0.38     156.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[27]/D
    0:02:36  147018.2      0.38     156.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[21]/D
    0:02:37  147020.9      0.38     156.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[21]/D
    0:02:37  147024.0      0.38     156.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:02:37  147027.0      0.38     156.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:02:37  147028.6      0.38     156.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:37  147034.2      0.38     156.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[25]/D
    0:02:37  147037.1      0.38     156.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[24]/D
    0:02:37  147038.7      0.38     156.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:02:37  147041.6      0.38     156.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:37  147042.1      0.38     156.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[18]/D
    0:02:37  147045.1      0.38     156.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:02:37  147044.8      0.37     156.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:02:37  147046.4      0.37     156.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[26]/D
    0:02:37  147048.3      0.37     156.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[26]/D
    0:02:38  147048.8      0.37     156.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[18]/D
    0:02:38  147052.5      0.37     156.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[18]/D
    0:02:38  147056.2      0.37     156.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[28]/D
    0:02:38  147062.1      0.37     156.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:38  147063.9      0.37     156.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:02:38  147067.9      0.37     155.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:39  147071.9      0.37     155.9       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/reset': 1604 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 17768 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 02:41:37 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              63866.866502
Buf/Inv area:                     3952.228023
Noncombinational area:           83205.063132
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                147071.929634
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 02:41:44 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 107.2360 mW   (93%)
  Net Switching Power  =   8.3006 mW    (7%)
                         ---------
Total Dynamic Power    = 115.5367 mW  (100%)

Cell Leakage Power     =   3.1206 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.0399e+05        1.2640e+03        1.4035e+06        1.0665e+05  (  89.88%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  3.2525e+03        7.0366e+03        1.7171e+06        1.2006e+04  (  10.12%)
--------------------------------------------------------------------------------------------------
Total          1.0724e+05 uW     8.3006e+03 uW     3.1206e+06 nW     1.1866e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 02:41:45 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[4].path/path/genblk1.add_in_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[13]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[13]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri[13]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out[13] (memory_b16_SIZE20_LOGSIZE5_32)
                                                          0.00       0.22 f
  path/genblk1[4].path/Mat_a_Mem/data_out[13] (seqMemory_b16_SIZE20_32)
                                                          0.00       0.22 f
  path/genblk1[4].path/path/in0[13] (mac_b16_g1_16)       0.00       0.22 f
  path/genblk1[4].path/path/mult_21/a[13] (mac_b16_g1_16_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[4].path/path/mult_21/U1175/Z (XOR2_X1)     0.09       0.30 f
  path/genblk1[4].path/path/mult_21/U913/ZN (NAND2_X1)
                                                          0.03       0.34 r
  path/genblk1[4].path/path/mult_21/U869/Z (BUF_X1)       0.04       0.38 r
  path/genblk1[4].path/path/mult_21/U1377/ZN (OAI22_X1)
                                                          0.04       0.42 f
  path/genblk1[4].path/path/mult_21/U438/CO (HA_X1)       0.06       0.48 f
  path/genblk1[4].path/path/mult_21/U430/CO (FA_X1)       0.09       0.57 f
  path/genblk1[4].path/path/mult_21/U422/CO (FA_X1)       0.11       0.67 f
  path/genblk1[4].path/path/mult_21/U413/CO (FA_X1)       0.11       0.78 f
  path/genblk1[4].path/path/mult_21/U405/S (FA_X1)        0.14       0.92 r
  path/genblk1[4].path/path/mult_21/U995/ZN (NOR2_X1)     0.03       0.95 f
  path/genblk1[4].path/path/mult_21/U970/ZN (NOR2_X1)     0.06       1.01 r
  path/genblk1[4].path/path/mult_21/U990/ZN (NAND2_X1)
                                                          0.05       1.06 f
  path/genblk1[4].path/path/mult_21/U954/ZN (OAI21_X1)
                                                          0.07       1.13 r
  path/genblk1[4].path/path/mult_21/U1490/ZN (AOI21_X1)
                                                          0.04       1.17 f
  path/genblk1[4].path/path/mult_21/U880/ZN (XNOR2_X1)
                                                          0.05       1.22 f
  path/genblk1[4].path/path/mult_21/product[21] (mac_b16_g1_16_DW_mult_tc_1)
                                                          0.00       1.22 f
  path/genblk1[4].path/path/genblk1.add_in_reg[21]/D (DFF_X1)
                                                          0.01       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  path/genblk1[4].path/path/genblk1.add_in_reg[21]/CK (DFF_X1)
                                                          0.00       0.90 r
  library setup time                                     -0.04       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
