(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param138 = (((^({(8'had)} ? (&(8'ha6)) : {(8'haf), (8'hb2)})) ? ((+((8'haf) ? (8'hbc) : (8'h9f))) ? (+{(8'ha5)}) : ((+(8'ha1)) ? ((8'hb3) ? (8'haa) : (8'h9e)) : ((8'hbb) && (8'hb9)))) : (-(|{(8'h9c), (8'hba)}))) != ({(~(~^(8'hb9))), (((7'h42) - (8'hb1)) ? (~(8'had)) : ((8'hae) ? (8'hbb) : (8'hb1)))} || (|(7'h44)))), 
parameter param139 = ((~^(((param138 ^ param138) <<< (8'hab)) > ({param138, param138} ? (param138 ? param138 : param138) : (~&param138)))) ? (((!param138) <<< ({param138, param138} ? (param138 ? param138 : param138) : {param138, (8'haa)})) <= (((~(8'ha3)) ~^ (param138 << param138)) ? ((|param138) <= {param138, param138}) : (8'ha7))) : {((!(param138 < param138)) ? (param138 ? (param138 ? param138 : param138) : (param138 ? param138 : param138)) : ((8'hbd) - ((8'hb0) ? param138 : param138))), ((&((8'hae) ? param138 : param138)) < param138)}))
(y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h3e0):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h5):(1'h0)] wire0;
  input wire [(5'h14):(1'h0)] wire1;
  input wire [(4'hb):(1'h0)] wire2;
  input wire signed [(4'h9):(1'h0)] wire3;
  input wire [(3'h4):(1'h0)] wire4;
  wire signed [(4'h9):(1'h0)] wire5;
  wire signed [(5'h13):(1'h0)] wire6;
  wire signed [(2'h2):(1'h0)] wire7;
  wire [(4'ha):(1'h0)] wire8;
  wire signed [(5'h14):(1'h0)] wire11;
  wire signed [(4'he):(1'h0)] wire62;
  wire signed [(4'h8):(1'h0)] wire63;
  wire signed [(4'hc):(1'h0)] wire64;
  wire [(4'hb):(1'h0)] wire65;
  wire [(3'h6):(1'h0)] wire66;
  wire signed [(5'h12):(1'h0)] wire67;
  wire signed [(4'h9):(1'h0)] wire86;
  wire [(2'h3):(1'h0)] wire136;
  reg signed [(4'hf):(1'h0)] reg85 = (1'h0);
  reg [(3'h6):(1'h0)] reg84 = (1'h0);
  reg [(3'h5):(1'h0)] reg83 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg81 = (1'h0);
  reg [(4'hd):(1'h0)] reg80 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg79 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg78 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg77 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg76 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg75 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg74 = (1'h0);
  reg [(4'hb):(1'h0)] reg72 = (1'h0);
  reg [(4'hb):(1'h0)] reg71 = (1'h0);
  reg [(4'hb):(1'h0)] reg69 = (1'h0);
  reg [(4'h8):(1'h0)] reg68 = (1'h0);
  reg [(5'h14):(1'h0)] reg61 = (1'h0);
  reg [(5'h10):(1'h0)] reg60 = (1'h0);
  reg [(3'h4):(1'h0)] reg59 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg57 = (1'h0);
  reg [(4'ha):(1'h0)] reg56 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg53 = (1'h0);
  reg [(4'hf):(1'h0)] reg49 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg52 = (1'h0);
  reg [(4'hf):(1'h0)] reg51 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg50 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg48 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg47 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg46 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg45 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg44 = (1'h0);
  reg [(4'h8):(1'h0)] reg40 = (1'h0);
  reg [(4'hd):(1'h0)] reg39 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg37 = (1'h0);
  reg [(3'h5):(1'h0)] reg36 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg34 = (1'h0);
  reg [(5'h13):(1'h0)] reg33 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg31 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg30 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg29 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg27 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg26 = (1'h0);
  reg [(3'h4):(1'h0)] reg25 = (1'h0);
  reg [(3'h4):(1'h0)] reg24 = (1'h0);
  reg [(4'hb):(1'h0)] reg22 = (1'h0);
  reg [(4'ha):(1'h0)] reg21 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg19 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg16 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg15 = (1'h0);
  reg [(5'h13):(1'h0)] reg13 = (1'h0);
  reg [(5'h12):(1'h0)] reg10 = (1'h0);
  reg [(5'h13):(1'h0)] reg9 = (1'h0);
  reg [(5'h11):(1'h0)] reg82 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg73 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg70 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg58 = (1'h0);
  reg [(5'h10):(1'h0)] reg55 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg54 = (1'h0);
  reg signed [(4'h8):(1'h0)] forvar49 = (1'h0);
  reg [(4'hf):(1'h0)] reg43 = (1'h0);
  reg [(4'hd):(1'h0)] forvar42 = (1'h0);
  reg [(4'ha):(1'h0)] reg41 = (1'h0);
  reg [(5'h14):(1'h0)] forvar38 = (1'h0);
  reg [(5'h10):(1'h0)] reg35 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg32 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg28 = (1'h0);
  reg [(4'h9):(1'h0)] reg23 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg20 = (1'h0);
  reg [(4'hf):(1'h0)] forvar18 = (1'h0);
  reg signed [(4'he):(1'h0)] reg17 = (1'h0);
  reg [(4'hc):(1'h0)] forvar14 = (1'h0);
  reg signed [(4'h8):(1'h0)] forvar12 = (1'h0);
  assign y = {wire5,
                 wire6,
                 wire7,
                 wire8,
                 wire11,
                 wire62,
                 wire63,
                 wire64,
                 wire65,
                 wire66,
                 wire67,
                 wire86,
                 wire136,
                 reg85,
                 reg84,
                 reg83,
                 reg81,
                 reg80,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg72,
                 reg71,
                 reg69,
                 reg68,
                 reg61,
                 reg60,
                 reg59,
                 reg57,
                 reg56,
                 reg53,
                 reg49,
                 reg52,
                 reg51,
                 reg50,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg40,
                 reg39,
                 reg37,
                 reg36,
                 reg34,
                 reg33,
                 reg31,
                 reg30,
                 reg29,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg22,
                 reg21,
                 reg19,
                 reg16,
                 reg15,
                 reg13,
                 reg10,
                 reg9,
                 reg82,
                 reg73,
                 reg70,
                 reg58,
                 reg55,
                 reg54,
                 forvar49,
                 reg43,
                 forvar42,
                 reg41,
                 forvar38,
                 reg35,
                 reg32,
                 reg28,
                 reg23,
                 reg20,
                 forvar18,
                 reg17,
                 forvar14,
                 forvar12,
                 (1'h0)};
  assign wire5 = wire4[(2'h2):(2'h2)];
  assign wire6 = $signed($unsigned(((^~{wire1}) != ((wire1 >> wire5) ?
                     $signed(wire5) : (wire5 ? wire1 : wire5)))));
  assign wire7 = $signed($unsigned(wire5));
  assign wire8 = $signed(wire7[(1'h1):(1'h0)]);
  always
    @(posedge clk) begin
      reg9 <= (wire4[(1'h0):(1'h0)] ?
          $unsigned($unsigned($signed($unsigned(wire5)))) : (((~&wire4[(1'h1):(1'h0)]) >> ("9f" ?
              wire3[(3'h4):(2'h2)] : "tmlhGpoA")) == (("IeVbbl7ITE" >= wire5[(2'h3):(1'h1)]) | (~&(wire7 ?
              wire6 : wire0)))));
      reg10 <= "eJx9PmdYiqkhqGisPR";
    end
  assign wire11 = (8'ha7);
  always
    @(posedge clk) begin
      for (forvar12 = (1'h0); (forvar12 < (3'h4)); forvar12 = (forvar12 + (1'h1)))
        begin
          reg13 <= (~&$unsigned($signed((8'ha3))));
          for (forvar14 = (1'h0); (forvar14 < (2'h3)); forvar14 = (forvar14 + (1'h1)))
            begin
              reg15 <= (~&$signed((forvar14[(3'h7):(3'h5)] != "K8AL8yvTp2W")));
              reg16 <= $signed(($signed(wire4[(3'h4):(3'h4)]) ?
                  (~&wire8[(1'h1):(1'h1)]) : $unsigned("eyA4YY")));
              reg17 = wire3[(3'h5):(3'h4)];
            end
          for (forvar18 = (1'h0); (forvar18 < (2'h2)); forvar18 = (forvar18 + (1'h1)))
            begin
              reg19 <= $unsigned("Wyh5Q");
              reg20 = $unsigned({forvar12[(2'h2):(1'h0)],
                  ("0sXk7m" >>> $signed((wire11 ? wire6 : forvar12)))});
            end
          if ("quxgK4lMl1bFPovn")
            begin
              reg21 <= (~(^($signed((wire11 ? reg17 : reg15)) ?
                  ((wire0 == forvar12) ?
                      (forvar12 < wire4) : $signed(wire0)) : $unsigned((reg9 != forvar14)))));
              reg22 <= $signed((~^$signed($unsigned(wire4[(1'h0):(1'h0)]))));
              reg23 = forvar12;
              reg24 <= $signed($signed("homHoWGh"));
              reg25 <= "0OYuyB9lWYH86957U";
            end
          else
            begin
              reg23 = {wire1[(5'h11):(4'h8)], reg10[(4'hd):(4'hc)]};
              reg24 <= $signed("YRGb7YG3lBtRIkaK");
              reg25 <= reg25;
            end
          reg26 <= {{{reg23[(3'h6):(2'h3)]}, {($signed(reg23) * {reg22})}},
              (|$unsigned("2FnwBfA4"))};
        end
      if ({"7Jt97AE4gHo45ZnxKoQ"})
        begin
          if (((^{$signed((!(8'hbe))), reg20}) ?
              wire2[(2'h3):(1'h0)] : "2yXXepF"))
            begin
              reg27 <= reg16;
              reg28 = (((^(!(wire11 ? forvar12 : wire2))) ?
                  ("McRlSSypIO" <<< "qzHiPtEZzPJZcZ7t") : ($signed(reg19) + "ZdS")) << "JhTsH27tN0F3sp5Uu");
              reg29 <= ((reg17[(4'hd):(2'h2)] >= (~^reg28[(2'h2):(2'h2)])) ?
                  $unsigned(((wire8 <<< reg26[(4'he):(4'hc)]) ?
                      (^"") : {$signed(wire5)})) : (wire1[(1'h1):(1'h1)] & $unsigned($unsigned($unsigned(reg16)))));
              reg30 <= $signed(reg13[(3'h6):(3'h6)]);
            end
          else
            begin
              reg28 = reg20[(3'h4):(1'h0)];
              reg29 <= (+$unsigned(reg15));
              reg30 <= reg19;
              reg31 <= "";
              reg32 = (wire7[(1'h1):(1'h1)] < "75");
            end
          if (reg16)
            begin
              reg33 <= (^~wire6[(4'hd):(3'h6)]);
              reg34 <= (&wire3);
              reg35 = (reg27[(3'h5):(2'h3)] >>> $unsigned($signed($unsigned((reg25 ?
                  reg19 : (8'hba))))));
            end
          else
            begin
              reg33 <= $unsigned((~(((^reg28) <<< $unsigned(forvar12)) ?
                  (8'h9c) : reg27[(2'h3):(2'h2)])));
              reg34 <= wire8[(1'h1):(1'h1)];
            end
          reg36 <= {((+$signed((reg26 != reg20))) * wire0[(2'h3):(1'h0)]),
              reg25[(3'h4):(3'h4)]};
        end
      else
        begin
          reg27 <= ((reg27 ?
                  "Vqbao3r" : {wire7,
                      (wire5[(1'h1):(1'h1)] ? reg22 : "v688H0s")}) ?
              $signed($signed((^~$signed(reg35)))) : (-(reg13 - $signed((!forvar18)))));
          reg29 <= (~((7'h40) >> (8'haa)));
          reg30 <= (((!reg24[(2'h2):(2'h2)]) ?
                  $unsigned((wire2 ?
                      wire8[(4'ha):(3'h6)] : ((7'h43) <<< (7'h42)))) : (("KNiQ1Bgb7Feky6" <<< "ZEzAQHvpQ9NUg8ux5") ?
                      (wire3 ? $unsigned(reg13) : (|(8'hb3))) : (8'h9f))) ?
              $signed($signed($signed($unsigned(wire7)))) : "");
          reg31 <= (~^reg32[(3'h7):(2'h3)]);
          reg33 <= (reg26[(1'h1):(1'h0)] || $unsigned(forvar12[(1'h1):(1'h0)]));
        end
      reg37 <= {$signed($signed(((!wire3) + (!(8'hb9))))),
          (reg13 >> ((~&$signed(wire3)) >= ($signed(forvar12) ?
              (reg29 ? (8'hbb) : reg20) : wire5)))};
    end
  always
    @(posedge clk) begin
      for (forvar38 = (1'h0); (forvar38 < (1'h1)); forvar38 = (forvar38 + (1'h1)))
        begin
          if (wire11)
            begin
              reg39 <= ("QGlU" ^ {(reg30 ~^ $signed($signed(wire4)))});
            end
          else
            begin
              reg39 <= {reg39[(2'h2):(2'h2)],
                  (reg22 <<< $unsigned($signed($signed((7'h41)))))};
              reg40 <= $unsigned({$signed($signed((reg16 == reg19)))});
              reg41 = $signed(reg26[(4'he):(3'h6)]);
            end
          for (forvar42 = (1'h0); (forvar42 < (2'h3)); forvar42 = (forvar42 + (1'h1)))
            begin
              reg43 = reg19;
              reg44 <= "GZZ";
              reg45 <= "Q10hURtsVB49F";
            end
        end
      if ($signed(("KDpaX" ?
          reg44[(5'h13):(4'hc)] : $signed($signed((reg36 >> wire5))))))
        begin
          if (wire1)
            begin
              reg46 <= (wire11 > $unsigned((!reg10[(3'h5):(1'h1)])));
              reg47 <= "fYSY";
              reg48 <= "Z23Wbb3B0OMcGv2bxEf";
            end
          else
            begin
              reg46 <= (!wire6);
              reg47 <= reg37;
            end
          for (forvar49 = (1'h0); (forvar49 < (2'h2)); forvar49 = (forvar49 + (1'h1)))
            begin
              reg50 <= reg19;
              reg51 <= ($unsigned({"C", (wire4 <= $unsigned(reg45))}) ?
                  reg33 : (wire3 ?
                      $signed(((!reg15) != {wire0, wire0})) : {$signed((reg45 ?
                              wire3 : reg19))}));
            end
          reg52 <= {{(8'hb3),
                  ((~(wire5 ? reg15 : reg15)) <<< $unsigned(reg16))},
              reg19};
        end
      else
        begin
          if ("vN")
            begin
              reg46 <= $unsigned(reg51);
              reg47 <= (({wire5[(2'h3):(2'h2)], $unsigned((&reg26))} ?
                      $signed(((8'h9d) >> (^reg30))) : ("ACVstP985OCEMyu0a" ?
                          (reg25[(2'h2):(1'h1)] ?
                              reg45 : $signed(reg46)) : wire7)) ?
                  $unsigned($signed($unsigned($signed(wire7)))) : reg44[(1'h0):(1'h0)]);
              reg48 <= ((|$unsigned($unsigned((reg25 ? (7'h41) : wire8)))) ?
                  reg10[(3'h7):(3'h6)] : {(~^reg30)});
              reg49 <= "GLOdSJJXrHd";
            end
          else
            begin
              reg46 <= "LL59dwsV7eadWGB7fp4w";
              reg47 <= $unsigned(wire0);
              reg48 <= $signed(reg52);
              reg49 <= reg46[(3'h6):(1'h0)];
              reg50 <= reg37[(1'h0):(1'h0)];
            end
          if ($signed($unsigned("Qcf")))
            begin
              reg51 <= (8'ha6);
              reg52 <= reg37[(2'h2):(1'h0)];
            end
          else
            begin
              reg51 <= reg48;
              reg52 <= (8'hb1);
              reg53 <= $signed($signed(($unsigned("l3kNutAbZizpv") != {"VoF",
                  {reg46}})));
            end
          reg54 = ((({wire6[(1'h1):(1'h0)]} ?
              reg27 : reg26) | "BFz3IJg") ^ (8'had));
          if ("uBkLLPUcuDm4AF")
            begin
              reg55 = $signed($unsigned($signed("J")));
              reg56 <= $unsigned((reg13[(3'h5):(2'h2)] >> $unsigned("g4cAvfSIfiuElMy")));
              reg57 <= $unsigned((((~$signed(reg27)) ?
                      "wUg" : $signed($unsigned(reg43))) ?
                  forvar42 : wire7[(1'h0):(1'h0)]));
              reg58 = (~"yxJSDJ06LzJn");
              reg59 <= "dU";
            end
          else
            begin
              reg56 <= reg46[(1'h1):(1'h0)];
            end
        end
      reg60 <= wire5;
      reg61 <= (($unsigned((~^(reg22 != reg58))) ^~ ((reg24[(2'h2):(1'h0)] ^ reg30) ?
          (forvar49[(2'h2):(2'h2)] ?
              (reg50 ? (8'hbe) : reg41) : (&reg27)) : {$signed(reg29),
              wire11[(4'hc):(4'h9)]})) & "2D36PoRZl");
    end
  assign wire62 = reg40[(2'h2):(1'h1)];
  assign wire63 = reg52[(1'h1):(1'h0)];
  assign wire64 = (~^(~|{$signed({reg36, reg13})}));
  assign wire65 = "SIYF";
  assign wire66 = $signed((((reg13 == wire64) != $signed((reg36 ?
                          reg10 : reg61))) ?
                      (-{(8'ha9), {reg31, reg30}}) : reg37));
  assign wire67 = (&$signed(reg24[(3'h4):(2'h3)]));
  always
    @(posedge clk) begin
      if (wire2)
        begin
          if (($unsigned($unsigned("Ay")) ?
              reg36[(1'h1):(1'h0)] : {$signed((!wire8))}))
            begin
              reg68 <= ((^(((reg25 < (8'ha0)) ?
                      "oWJs" : "AGYJoZpDs12KSuXPz0s") ?
                  reg34 : wire8[(2'h2):(2'h2)])) || "8YdpYo");
              reg69 <= ("TYNanoI8BhX5bv" ^~ $unsigned((wire0 ?
                  (+wire4[(2'h2):(2'h2)]) : (~|(8'hac)))));
              reg70 = "mC9GGTvp11LLD7iRAmGL";
              reg71 <= "9hRTPinvB98MrR";
            end
          else
            begin
              reg68 <= "mbZuBYkuiBp6N8H5APS";
              reg69 <= (8'had);
            end
          reg72 <= (-"tXWuL8EUUTltLLZbsq");
        end
      else
        begin
          if ($signed($signed((reg13[(5'h13):(4'hc)] ?
              {$unsigned(wire2), wire7[(1'h0):(1'h0)]} : "pc"))))
            begin
              reg68 <= (wire3[(3'h6):(1'h0)] ?
                  "gQDZBWTmH8yiodlLgHxW" : ($unsigned({reg45}) ?
                      ($signed($signed(wire5)) - reg51) : reg33));
              reg70 = wire11[(5'h10):(3'h5)];
              reg71 <= "yQu68yNq";
              reg72 <= (^wire2);
            end
          else
            begin
              reg68 <= "GtuxG4D4QatOSDQ6f";
              reg69 <= (((7'h43) ?
                      $signed((^(reg46 ? wire3 : reg26))) : ((&reg49) ?
                          (reg48 ? (8'hb7) : (~^(8'hb2))) : reg33)) ?
                  reg61[(1'h1):(1'h1)] : wire63[(2'h3):(1'h0)]);
              reg70 = "avzO";
              reg71 <= $signed(((~&(-(wire63 ? reg22 : wire65))) ?
                  $unsigned((~&(reg60 - wire0))) : reg72[(2'h3):(2'h3)]));
            end
          if ({reg31})
            begin
              reg73 = ((~reg31[(2'h3):(1'h1)]) ?
                  $signed((~&($signed(reg59) ?
                      $unsigned((8'hb0)) : wire8))) : "TDYg4qJNIXp0");
            end
          else
            begin
              reg74 <= "mh45wplMK8xagyyQ6ChM";
            end
          if ($signed(wire65))
            begin
              reg75 <= (^~"ELFf");
              reg76 <= $unsigned(((~reg36) ?
                  (("ETeOGBrcYEu5z" ?
                      $unsigned((7'h42)) : (wire66 ?
                          reg22 : (8'h9e))) ^~ (8'ha4)) : $signed((reg15 ?
                      $signed(reg15) : (wire65 ? reg24 : reg48)))));
              reg77 <= $unsigned(reg15[(2'h2):(2'h2)]);
              reg78 <= "ZnVwupbgWirynzCaW";
            end
          else
            begin
              reg75 <= $signed(reg61[(3'h7):(3'h4)]);
              reg76 <= (~&{$signed({$signed((8'ha5)), (reg77 ^~ reg39)})});
            end
          if ($signed(((8'hac) << $signed($unsigned((&reg68))))))
            begin
              reg79 <= $unsigned("P0ZR5MBqZpHE5e");
              reg80 <= "bX";
            end
          else
            begin
              reg79 <= "CH";
              reg80 <= reg21[(4'h8):(3'h7)];
              reg81 <= reg33[(3'h7):(1'h1)];
              reg82 = "wHAfDUcRhmz5lLH4k";
              reg83 <= $unsigned(("oCFX" ? wire64 : wire65));
            end
        end
      reg84 <= (((("dvWQRshvuUL3AbrXrKo" && $unsigned(reg31)) || (+wire5)) ?
          "mcIYrsqRhiuVRlly" : wire11) == $unsigned((|($unsigned(reg73) ?
          (-reg70) : wire66))));
      reg85 <= ($signed($signed((~|(reg61 ? wire8 : reg39)))) | ("HMiohDtm" ?
          {{{reg45, reg39}, $unsigned(reg24)},
              ($signed(wire7) ?
                  (reg75 ?
                      reg27 : reg19) : (|reg56))} : reg44[(5'h10):(4'h9)]));
    end
  assign wire86 = $unsigned($unsigned((reg50 <<< ($unsigned(reg49) ?
                      (~&reg72) : (wire6 ? reg37 : reg15)))));
  module87 #() modinst137 (.wire89(reg15), .wire92(reg49), .wire88(reg52), .clk(clk), .wire90(reg34), .wire91(wire1), .y(wire136));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module87
#(parameter param134 = (^((({(8'haf), (8'ha4)} & ((8'hbd) || (8'ha8))) ? ({(8'h9c)} ? ((8'ha1) - (8'hb9)) : ((8'hba) ? (8'hbc) : (8'hba))) : ((-(8'hbc)) <<< {(8'hbb)})) >= {(((7'h40) ? (8'ha7) : (8'hbb)) >>> ((8'ha2) ? (8'ha2) : (8'hb4)))})), 
parameter param135 = {({param134, {(param134 * param134)}} << ((8'haa) ? param134 : (param134 ? (param134 & param134) : ((8'hbe) ^~ param134)))), (((((8'ha6) | param134) ? (param134 | param134) : (~^param134)) + param134) + param134)})
(y, clk, wire88, wire89, wire90, wire91, wire92);
  output wire [(32'h63):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hf):(1'h0)] wire88;
  input wire [(5'h10):(1'h0)] wire89;
  input wire [(4'ha):(1'h0)] wire90;
  input wire signed [(5'h14):(1'h0)] wire91;
  input wire signed [(4'hc):(1'h0)] wire92;
  wire [(5'h10):(1'h0)] wire133;
  wire [(4'he):(1'h0)] wire132;
  wire signed [(4'ha):(1'h0)] wire131;
  wire [(5'h14):(1'h0)] wire130;
  wire signed [(5'h11):(1'h0)] wire128;
  wire [(4'h9):(1'h0)] wire127;
  wire [(2'h3):(1'h0)] wire125;
  reg [(4'h9):(1'h0)] reg129 = (1'h0);
  assign y = {wire133,
                 wire132,
                 wire131,
                 wire130,
                 wire128,
                 wire127,
                 wire125,
                 reg129,
                 (1'h0)};
  module93 #() modinst126 (.wire98(wire90), .wire94(wire88), .clk(clk), .wire96(wire91), .wire95(wire92), .y(wire125), .wire97(wire89));
  assign wire127 = $signed(wire90);
  assign wire128 = (~&wire127[(2'h3):(2'h3)]);
  always
    @(posedge clk) begin
      reg129 <= $unsigned($signed(wire88));
    end
  assign wire130 = (wire88 ?
                       "2Pbpw85VHBnu2goH2mg" : $signed((({wire91} - $unsigned(wire92)) ?
                           $unsigned($unsigned(wire92)) : wire91)));
  assign wire131 = wire90[(2'h3):(2'h3)];
  assign wire132 = wire130;
  assign wire133 = $unsigned({$signed((~|wire91)),
                       $unsigned(wire88[(4'hb):(2'h2)])});
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module93
#(parameter param124 = (((((~^(8'haa)) >> ((7'h41) ? (8'h9f) : (8'ha4))) ? (~&{(8'ha5)}) : ({(8'ha3), (8'hbf)} ? {(8'hac)} : ((8'hae) ? (8'ha7) : (8'hbd)))) + {(8'hb1), (|((8'hbe) > (8'ha5)))}) ? (!(({(8'ha3), (8'hbc)} >= ((8'had) ? (7'h43) : (8'ha3))) ? ((^(8'h9c)) ? ((8'hbc) >= (8'h9f)) : ((8'had) ? (8'h9e) : (8'ha9))) : (((8'hb2) ? (8'ha5) : (7'h44)) ~^ {(8'hbe)}))) : ((^(~&((8'ha0) ? (8'h9e) : (8'ha9)))) ? ((((8'h9f) ^~ (8'hbf)) * (^(8'hb3))) >= ((&(7'h42)) * {(8'hb6), (8'ha4)})) : {{(~&(7'h44))}})))
(y, clk, wire98, wire97, wire96, wire95, wire94);
  output wire [(32'h11d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h8):(1'h0)] wire98;
  input wire signed [(3'h6):(1'h0)] wire97;
  input wire [(5'h14):(1'h0)] wire96;
  input wire signed [(4'hc):(1'h0)] wire95;
  input wire [(4'ha):(1'h0)] wire94;
  wire signed [(4'hf):(1'h0)] wire122;
  wire [(2'h2):(1'h0)] wire121;
  wire signed [(3'h4):(1'h0)] wire120;
  wire [(4'hb):(1'h0)] wire119;
  wire signed [(5'h13):(1'h0)] wire118;
  wire signed [(5'h14):(1'h0)] wire117;
  wire [(3'h7):(1'h0)] wire116;
  wire signed [(4'hf):(1'h0)] wire115;
  wire signed [(3'h7):(1'h0)] wire114;
  wire signed [(5'h10):(1'h0)] wire99;
  reg signed [(5'h15):(1'h0)] reg112 = (1'h0);
  reg [(4'h8):(1'h0)] reg111 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg110 = (1'h0);
  reg [(4'hc):(1'h0)] reg108 = (1'h0);
  reg [(2'h2):(1'h0)] reg107 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg106 = (1'h0);
  reg [(2'h3):(1'h0)] reg103 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg102 = (1'h0);
  reg [(4'hc):(1'h0)] reg101 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg100 = (1'h0);
  reg [(4'hc):(1'h0)] reg123 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg113 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg109 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg105 = (1'h0);
  reg signed [(4'h8):(1'h0)] forvar104 = (1'h0);
  assign y = {wire122,
                 wire121,
                 wire120,
                 wire119,
                 wire118,
                 wire117,
                 wire116,
                 wire115,
                 wire114,
                 wire99,
                 reg112,
                 reg111,
                 reg110,
                 reg108,
                 reg107,
                 reg106,
                 reg103,
                 reg102,
                 reg101,
                 reg100,
                 reg123,
                 reg113,
                 reg109,
                 reg105,
                 forvar104,
                 (1'h0)};
  assign wire99 = {$unsigned("rYoiJtsYA7kdqqR"), wire96[(3'h5):(1'h0)]};
  always
    @(posedge clk) begin
      reg100 <= $signed(("Q" ?
          ($signed(((8'ha1) & wire98)) ?
              $unsigned(wire97) : $signed((wire98 ?
                  wire96 : wire94))) : ($unsigned(wire96) ^~ "V3nHKA5yRErASPEuR")));
      reg101 <= "HHT8w";
      reg102 <= wire96[(4'h8):(4'h8)];
      reg103 <= (~&(reg102 ?
          (((reg101 + wire96) ? wire98 : reg100) ?
              (-wire94[(3'h7):(2'h3)]) : reg100[(2'h2):(1'h1)]) : wire97));
    end
  always
    @(posedge clk) begin
      for (forvar104 = (1'h0); (forvar104 < (1'h0)); forvar104 = (forvar104 + (1'h1)))
        begin
          if ((((~^{reg102[(4'he):(3'h4)]}) - wire95[(3'h7):(2'h2)]) >> $unsigned(($unsigned((reg103 ~^ wire99)) >>> (^~$signed(wire97))))))
            begin
              reg105 = wire96;
            end
          else
            begin
              reg106 <= $unsigned((~^(!wire95[(1'h1):(1'h0)])));
              reg107 <= (8'ha6);
              reg108 <= {$unsigned(((8'ha9) <= {(8'hb8), $signed(wire97)})),
                  {{$signed(forvar104)}}};
              reg109 = $signed(reg100);
              reg110 <= ($unsigned("iJZ0agRx45yPEFPCw") ~^ $unsigned("93G0bwInlvSQa"));
            end
          reg111 <= (^~wire98);
          reg112 <= (reg106[(1'h1):(1'h0)] ? $unsigned(wire94) : wire95);
          reg113 = (~(+("Cxh" ? {(~wire99)} : (7'h41))));
        end
    end
  assign wire114 = ((~|{wire98[(2'h2):(1'h1)]}) ?
                       ((({wire94} > $signed(reg112)) ?
                               wire98 : {{reg107}, wire96}) ?
                           $unsigned("7fV9mZlK4rUGy47b") : (^~reg100)) : (8'hbb));
  assign wire115 = (~(reg112[(5'h11):(1'h1)] > (~|{(8'h9d)})));
  assign wire116 = (|$signed(wire99));
  assign wire117 = (^~wire96[(3'h5):(1'h1)]);
  assign wire118 = $unsigned(reg110[(5'h13):(5'h12)]);
  assign wire119 = ($unsigned((|((wire95 < wire114) >>> wire98))) == (({(^~reg106),
                           reg106} ?
                       ((&wire97) != (+wire117)) : (~reg102)) <<< reg106));
  assign wire120 = (~|{(({wire95} ?
                           {wire114} : (~&reg108)) >> $unsigned((^~reg106)))});
  assign wire121 = {wire114, "rvWAMVixtN3"};
  assign wire122 = $unsigned("3oILuhWO2k4JSM46");
  always
    @(posedge clk) begin
      reg123 = ($unsigned((wire117[(4'hd):(3'h6)] - $signed({reg102}))) ?
          reg108[(1'h0):(1'h0)] : wire97);
    end
endmodule