

================================================================
== Vitis HLS Report for 'AxiStream2MatStream'
================================================================
* Date:           Thu Mar 25 14:57:13 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cornerTracker
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 5.113 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        7|  2073606| 46.669 ns | 13.825 ms |    7|  2073606|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- MMIterInLoopRow  |        2|  2073601|         3|          1|          1| 1 ~ 2073600 |    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 8 6 
6 --> 7 
7 --> 5 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.37>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rem = alloca i32"   --->   Operation 9 'alloca' 'rem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32"   --->   Operation 10 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%rows_1 = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %rows" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1029]   --->   Operation 11 'read' 'rows_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 4> <FIFO>
ST_1 : Operation 12 [1/1] (1.83ns)   --->   "%cols_bound_per_npc_1 = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %cols_bound_per_npc" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1030]   --->   Operation 12 'read' 'cols_bound_per_npc_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 4> <FIFO>
ST_1 : Operation 13 [1/1] (1.83ns)   --->   "%last_blk_width_1 = read i4 @_ssdm_op_Read.ap_fifo.i4P, i4 %last_blk_width" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1031]   --->   Operation 13 'read' 'last_blk_width_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 4> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rows_1_cast = zext i11 %rows_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1029]   --->   Operation 14 'zext' 'rows_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cols_bound_per_npc_1_cast = zext i11 %cols_bound_per_npc_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1030]   --->   Operation 15 'zext' 'cols_bound_per_npc_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1038 = mul i22 %cols_bound_per_npc_1_cast, i22 %rows_1_cast" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 16 'mul' 'mul_ln1038' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "%store_ln1038 = store i32, i32 %p_Val2_s" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 17 'store' 'store_ln1038' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 18 [1/1] (0.67ns)   --->   "%store_ln1038 = store i32, i32 %rem" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 18 'store' 'store_ln1038' <Predicate = true> <Delay = 0.67>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 19 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1038 = mul i22 %cols_bound_per_npc_1_cast, i22 %rows_1_cast" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 19 'mul' 'mul_ln1038' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 20 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1038 = mul i22 %cols_bound_per_npc_1_cast, i22 %rows_1_cast" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 20 'mul' 'mul_ln1038' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata1, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_harris_mat_419, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %last_blk_width, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %cols_bound_per_npc, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %rows, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%last_blk_width_cast2_i = zext i4 %last_blk_width_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1031]   --->   Operation 26 'zext' 'last_blk_width_cast2_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%cols_bound_per_npc_cast4_i = zext i11 %cols_bound_per_npc_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1030]   --->   Operation 27 'zext' 'cols_bound_per_npc_cast4_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata1, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_harris_mat_419, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.79ns)   --->   "%sub_i = add i12 %cols_bound_per_npc_cast4_i, i12" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1030]   --->   Operation 30 'add' 'sub_i' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%sub_cast_i = sext i12 %sub_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1030]   --->   Operation 31 'sext' 'sub_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.78ns)   --->   "%sub2_i = sub i6, i6 %last_blk_width_cast2_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1031]   --->   Operation 32 'sub' 'sub2_i' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.78ns)   --->   "%add_ln1057 = add i6 %last_blk_width_cast2_i, i6" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 33 'add' 'add_ln1057' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1038 = mul i22 %cols_bound_per_npc_1_cast, i22 %rows_1_cast" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 34 'mul' 'mul_ln1038' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 35 [1/1] (0.65ns)   --->   "%br_ln1038 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 35 'br' 'br_ln1038' <Predicate = true> <Delay = 0.65>

State 5 <SV = 4> <Delay = 5.11>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%j = phi i32, void %entry, i32 %j_2, void"   --->   Operation 36 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%i = phi i22, void %entry, i22 %i_1, void"   --->   Operation 37 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (1.06ns)   --->   "%icmp_ln1038 = icmp_eq  i22 %i, i22 %mul_ln1038" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 38 'icmp' 'icmp_ln1038' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.91ns)   --->   "%i_1 = add i22 %i, i22" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 39 'add' 'i_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln1038 = br i1 %icmp_ln1038, void %.split.i, void %.exit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 40 'br' 'br_ln1038' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%rem_load = load i32 %rem, void %store_ln1038" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1049->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 41 'load' 'rem_load' <Predicate = (!icmp_ln1038)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.99ns)   --->   "%bLast = icmp_eq  i32 %j, i32 %sub_cast_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1043->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 42 'icmp' 'bLast' <Predicate = (!icmp_ln1038)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.39ns)   --->   "%xf_bits_per_clock = select i1 %bLast, i4 %last_blk_width_1, i4" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1044->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 43 'select' 'xf_bits_per_clock' <Predicate = (!icmp_ln1038)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1044 = zext i4 %xf_bits_per_clock" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1044->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 44 'zext' 'zext_ln1044' <Predicate = (!icmp_ln1038)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.38ns)   --->   "%ptr_width_minus = select i1 %bLast, i6 %sub2_i, i6" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1045->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 45 'select' 'ptr_width_minus' <Predicate = (!icmp_ln1038)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1045 = zext i6 %ptr_width_minus" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1045->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 46 'zext' 'zext_ln1045' <Predicate = (!icmp_ln1038)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.99ns)   --->   "%icmp_ln1049 = icmp_slt  i32 %rem_load, i32 %zext_ln1044" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1049->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 47 'icmp' 'icmp_ln1049' <Predicate = (!icmp_ln1038)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1049 = br i1 %icmp_ln1049, void, void %_ifconv" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1049->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 48 'br' 'br_ln1049' <Predicate = (!icmp_ln1038)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.01ns)   --->   "%rem_2 = sub i32 %rem_load, i32 %zext_ln1044" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1058->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 49 'sub' 'rem_2' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.67ns)   --->   "%store_ln1058 = store i32 %rem_2, i32 %rem, void %store_ln1038, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1058->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 50 'store' 'store_ln1058' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.67>
ST_5 : Operation 51 [1/1] (1.01ns)   --->   "%rem_1 = add i32 %rem_load, i32 %zext_ln1045" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1055->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 51 'add' 'rem_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.67ns)   --->   "%store_ln1056 = store i32 %rem_1, i32 %rem, void %store_ln1038, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1056->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 52 'store' 'store_ln1056' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.67>
ST_5 : Operation 53 [1/1] (1.01ns)   --->   "%add_ln1061 = add i32 %j, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1061->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 53 'add' 'add_ln1061' <Predicate = (!icmp_ln1038)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.44ns)   --->   "%j_2 = select i1 %bLast, i32, i32 %add_ln1061" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1061->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 54 'select' 'j_2' <Predicate = (!icmp_ln1038)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.42>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln1032 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_18" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1032->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 55 'specpipeline' 'specpipeline_ln1032' <Predicate = (!icmp_ln1038)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1032 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1032->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln1032' <Predicate = (!icmp_ln1038)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln1032 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1032->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 57 'specloopname' 'specloopname_ln1032' <Predicate = (!icmp_ln1038)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1044_1 = zext i4 %xf_bits_per_clock" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1044->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 58 'zext' 'zext_ln1044_1' <Predicate = (!icmp_ln1038)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32 %p_Val2_s, void %store_ln1038"   --->   Operation 59 'load' 'p_Val2_load' <Predicate = (!icmp_ln1038)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1057)   --->   "%select_ln1057 = select i1 %bLast, i6 %add_ln1057, i6" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 60 'select' 'select_ln1057' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1057)   --->   "%zext_ln1057 = zext i6 %select_ln1057" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 61 'zext' 'zext_ln1057' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln1057 = sub i32 %zext_ln1057, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 62 'sub' 'sub_ln1057' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (1.01ns)   --->   "%sub_ln1057_1 = sub i32, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 63 'sub' 'sub_ln1057_1' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.99ns)   --->   "%icmp_ln674_1 = icmp_ugt  i32 %sub_ln1057_1, i32 %sub_ln1057"   --->   Operation 64 'icmp' 'icmp_ln674_1' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i32 %sub_ln1057_1"   --->   Operation 65 'trunc' 'trunc_ln674_1' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i32 %sub_ln1057"   --->   Operation 66 'trunc' 'trunc_ln674_2' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%tmp_3 = partselect i32 @llvm.part.select.i32, i32 %p_Val2_load, i32, i32"   --->   Operation 67 'partselect' 'tmp_3' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.78ns)   --->   "%sub_ln674_4 = sub i6 %trunc_ln674_1, i6 %trunc_ln674_2"   --->   Operation 68 'sub' 'sub_ln674_4' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.78ns)   --->   "%sub_ln674_5 = sub i6, i6 %trunc_ln674_1"   --->   Operation 69 'sub' 'sub_ln674_5' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.78ns)   --->   "%sub_ln674_6 = sub i6 %trunc_ln674_2, i6 %trunc_ln674_1"   --->   Operation 70 'sub' 'sub_ln674_6' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node sub_ln674_7)   --->   "%select_ln674_3 = select i1 %icmp_ln674_1, i6 %sub_ln674_4, i6 %sub_ln674_6"   --->   Operation 71 'select' 'select_ln674_3' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%select_ln674_4 = select i1 %icmp_ln674_1, i32 %tmp_3, i32 %p_Val2_load"   --->   Operation 72 'select' 'select_ln674_4' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%select_ln674_5 = select i1 %icmp_ln674_1, i6 %sub_ln674_5, i6 %trunc_ln674_1"   --->   Operation 73 'select' 'select_ln674_5' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln674_7 = sub i6, i6 %select_ln674_3"   --->   Operation 74 'sub' 'sub_ln674_7' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%zext_ln674_3 = zext i6 %select_ln674_5"   --->   Operation 75 'zext' 'zext_ln674_3' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.38ns) (out node of the LUT)   --->   "%lshr_ln674_3 = lshr i32 %select_ln674_4, i32 %zext_ln674_3"   --->   Operation 76 'lshr' 'lshr_ln674_3' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 1.38> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.99ns)   --->   "%icmp_ln1050 = icmp_eq  i32 %rem_load, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1050->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 77 'icmp' 'icmp_ln1050' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (1.01ns)   --->   "%sub_ln1051 = sub i32, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1051->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 78 'sub' 'sub_ln1051' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln1051 = trunc i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1051->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 79 'trunc' 'trunc_ln1051' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %sub_ln1051, i32, i32"   --->   Operation 80 'partselect' 'tmp' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.02ns)   --->   "%icmp_ln674 = icmp_ne  i27 %tmp, i27"   --->   Operation 81 'icmp' 'icmp_ln674' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i32 %sub_ln1051"   --->   Operation 82 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%tmp_1 = partselect i32 @llvm.part.select.i32, i32 %p_Val2_load, i32, i32"   --->   Operation 83 'partselect' 'tmp_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.78ns)   --->   "%add_ln674 = add i6, i6 %trunc_ln674"   --->   Operation 84 'add' 'add_ln674' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.78ns)   --->   "%sub_ln674 = sub i6, i6 %trunc_ln674"   --->   Operation 85 'sub' 'sub_ln674' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.78ns)   --->   "%sub_ln674_1 = sub i6, i6 %trunc_ln674"   --->   Operation 86 'sub' 'sub_ln674_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node sub_ln674_2)   --->   "%select_ln674 = select i1 %icmp_ln674, i6 %add_ln674, i6 %sub_ln674_1"   --->   Operation 87 'select' 'select_ln674' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%select_ln674_1 = select i1 %icmp_ln674, i32 %tmp_1, i32 %p_Val2_load"   --->   Operation 88 'select' 'select_ln674_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%select_ln674_2 = select i1 %icmp_ln674, i6 %sub_ln674, i6 %trunc_ln674"   --->   Operation 89 'select' 'select_ln674_2' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln674_2 = sub i6, i6 %select_ln674"   --->   Operation 90 'sub' 'sub_ln674_2' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%zext_ln674 = zext i6 %select_ln674_2"   --->   Operation 91 'zext' 'zext_ln674' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.38ns) (out node of the LUT)   --->   "%lshr_ln674 = lshr i32 %select_ln674_1, i32 %zext_ln674"   --->   Operation 92 'lshr' 'lshr_ln674' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 1.38> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (1.83ns)   --->   "%val = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %ldata1" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'read' 'val' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 94 [1/1] (0.79ns)   --->   "%add_ln1054 = add i5, i5 %zext_ln1044_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1054->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 94 'add' 'add_ln1054' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1054 = sext i5 %add_ln1054" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1054->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 95 'sext' 'sext_ln1054' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1054_1 = sext i5 %add_ln1054" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1054->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 96 'sext' 'sext_ln1054_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln1054 = trunc i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1054->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 97 'trunc' 'trunc_ln1054' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln674_3 = sub i6 %trunc_ln1054, i6 %sext_ln1054_1"   --->   Operation 98 'sub' 'sub_ln674_3' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 99 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln674_1 = add i6, i6 %sub_ln674_3"   --->   Operation 99 'add' 'add_ln674_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln674_2 = zext i6 %add_ln674_1"   --->   Operation 100 'zext' 'zext_ln674_2' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%lshr_ln674_2 = lshr i32, i32 %zext_ln674_2"   --->   Operation 101 'lshr' 'lshr_ln674_2' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%p_Result_6 = and i32 %val, i32 %lshr_ln674_2"   --->   Operation 102 'and' 'p_Result_6' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%p_Repl2_4 = trunc i32 %p_Result_6"   --->   Operation 103 'trunc' 'p_Repl2_4' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.99ns)   --->   "%icmp_ln414 = icmp_ugt  i32 %rem_load, i32 %sext_ln1054"   --->   Operation 104 'icmp' 'icmp_ln414' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i32 %rem_load"   --->   Operation 105 'trunc' 'trunc_ln414' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln414_1 = trunc i5 %add_ln1054"   --->   Operation 106 'trunc' 'trunc_ln414_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.79ns)   --->   "%sub_ln414_1 = sub i4, i4 %trunc_ln414"   --->   Operation 107 'sub' 'sub_ln414_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node sub_ln414_2)   --->   "%select_ln414 = select i1 %icmp_ln414, i4 %trunc_ln414, i4 %trunc_ln414_1"   --->   Operation 108 'select' 'select_ln414' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i4 %sub_ln414_1, i4 %trunc_ln414"   --->   Operation 109 'select' 'select_ln414_2' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.79ns) (out node of the LUT)   --->   "%sub_ln414_2 = sub i4, i4 %select_ln414"   --->   Operation 110 'sub' 'sub_ln414_2' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414_1 = zext i4 %select_ln414_2"   --->   Operation 111 'zext' 'zext_ln414_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.74ns) (out node of the LUT)   --->   "%shl_ln414 = shl i8 %p_Repl2_4, i8 %zext_ln414_1"   --->   Operation 112 'shl' 'shl_ln414' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.74> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.65ns)   --->   "%store_ln1056 = store i32 %val, i32 %p_Val2_s, void %store_ln1038, i32 %p_Val2_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1056->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 113 'store' 'store_ln1056' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.65>

State 7 <SV = 6> <Delay = 4.42>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%zext_ln674_4 = zext i6 %sub_ln674_7"   --->   Operation 114 'zext' 'zext_ln674_4' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%lshr_ln674_4 = lshr i32, i32 %zext_ln674_4"   --->   Operation 115 'lshr' 'lshr_ln674_4' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.73ns) (out node of the LUT)   --->   "%p_Result_8 = and i32 %lshr_ln674_3, i32 %lshr_ln674_4"   --->   Operation 116 'and' 'p_Result_8' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.73> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln358 = trunc i32 %p_Result_8"   --->   Operation 117 'trunc' 'trunc_ln358' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.65ns)   --->   "%br_ln0 = br void"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!icmp_ln1038 & !icmp_ln1049)> <Delay = 0.65>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%zext_ln674_1 = zext i6 %sub_ln674_2"   --->   Operation 119 'zext' 'zext_ln674_1' <Predicate = (!icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%lshr_ln674_1 = lshr i32, i32 %zext_ln674_1"   --->   Operation 120 'lshr' 'lshr_ln674_1' <Predicate = (!icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%p_Result_s = and i32 %lshr_ln674, i32 %lshr_ln674_1"   --->   Operation 121 'and' 'p_Result_s' <Predicate = (!icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%p_Repl2_s = trunc i32 %p_Result_s"   --->   Operation 122 'trunc' 'p_Repl2_s' <Predicate = (!icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.79ns)   --->   "%sub_ln414 = sub i4, i4 %trunc_ln1051"   --->   Operation 123 'sub' 'sub_ln414' <Predicate = (!icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%zext_ln414 = zext i4 %sub_ln414"   --->   Operation 124 'zext' 'zext_ln414' <Predicate = (!icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%lshr_ln414 = lshr i8, i8 %zext_ln414"   --->   Operation 125 'lshr' 'lshr_ln414' <Predicate = (!icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%p_Result_5 = and i8 %p_Repl2_s, i8 %lshr_ln414"   --->   Operation 126 'and' 'p_Result_5' <Predicate = (!icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%p_Val2_6 = select i1 %icmp_ln1050, i8, i8 %p_Result_5" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1050->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 127 'select' 'p_Val2_6' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i4 %trunc_ln414_1, i4 %trunc_ln414"   --->   Operation 128 'select' 'select_ln414_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_2 = zext i4 %select_ln414_1"   --->   Operation 129 'zext' 'zext_ln414_2' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_3 = zext i4 %sub_ln414_2"   --->   Operation 130 'zext' 'zext_ln414_3' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node p_Result_7)   --->   "%tmp_2 = partselect i8 @llvm.part.select.i8, i8 %shl_ln414, i32, i32"   --->   Operation 131 'partselect' 'tmp_2' <Predicate = (!icmp_ln1038 & icmp_ln1049 & icmp_ln414)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node p_Result_7)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i8 %tmp_2, i8 %shl_ln414"   --->   Operation 132 'select' 'select_ln414_3' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_1 = shl i8, i8 %zext_ln414_2"   --->   Operation 133 'shl' 'shl_ln414_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414_1 = lshr i8, i8 %zext_ln414_3"   --->   Operation 134 'lshr' 'lshr_ln414_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.62ns) (out node of the LUT)   --->   "%and_ln414 = and i8 %shl_ln414_1, i8 %lshr_ln414_1"   --->   Operation 135 'and' 'and_ln414' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.62> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%xor_ln414 = xor i8 %and_ln414, i8"   --->   Operation 136 'xor' 'xor_ln414' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.73ns) (out node of the LUT)   --->   "%and_ln414_1 = and i8 %p_Val2_6, i8 %xor_ln414"   --->   Operation 137 'and' 'and_ln414_1' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.73> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node p_Result_7)   --->   "%and_ln414_2 = and i8 %select_ln414_3, i8 %and_ln414"   --->   Operation 138 'and' 'and_ln414_2' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.39ns) (out node of the LUT)   --->   "%p_Result_7 = or i8 %and_ln414_1, i8 %and_ln414_2"   --->   Operation 139 'or' 'p_Result_7' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.65ns)   --->   "%br_ln1056 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1056->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 140 'br' 'br_ln1056' <Predicate = (!icmp_ln1038 & icmp_ln1049)> <Delay = 0.65>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%empty = phi i8 %p_Result_7, void %_ifconv, i8 %trunc_ln358, void"   --->   Operation 141 'phi' 'empty' <Predicate = (!icmp_ln1038)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %in_harris_mat_419, i8 %empty" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 142 'write' 'write_ln167' <Predicate = (!icmp_ln1038)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 143 'br' 'br_ln0' <Predicate = (!icmp_ln1038)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln1115 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 144 'ret' 'ret_ln1115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ldata1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_harris_mat_419]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols_bound_per_npc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ last_blk_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rem                        (alloca           ) [ 011111110]
p_Val2_s                   (alloca           ) [ 011111110]
rows_1                     (read             ) [ 000000000]
cols_bound_per_npc_1       (read             ) [ 001110000]
last_blk_width_1           (read             ) [ 001111110]
rows_1_cast                (zext             ) [ 001110000]
cols_bound_per_npc_1_cast  (zext             ) [ 001110000]
store_ln1038               (store            ) [ 000000000]
store_ln1038               (store            ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
last_blk_width_cast2_i     (zext             ) [ 000000000]
cols_bound_per_npc_cast4_i (zext             ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
sub_i                      (add              ) [ 000000000]
sub_cast_i                 (sext             ) [ 000001110]
sub2_i                     (sub              ) [ 000001110]
add_ln1057                 (add              ) [ 000001110]
mul_ln1038                 (mul              ) [ 000001110]
br_ln1038                  (br               ) [ 000011110]
j                          (phi              ) [ 000001000]
i                          (phi              ) [ 000001000]
icmp_ln1038                (icmp             ) [ 000001110]
i_1                        (add              ) [ 000011110]
br_ln1038                  (br               ) [ 000000000]
rem_load                   (load             ) [ 000001100]
bLast                      (icmp             ) [ 000001100]
xf_bits_per_clock          (select           ) [ 000001100]
zext_ln1044                (zext             ) [ 000000000]
ptr_width_minus            (select           ) [ 000000000]
zext_ln1045                (zext             ) [ 000000000]
icmp_ln1049                (icmp             ) [ 000001110]
br_ln1049                  (br               ) [ 000000000]
rem_2                      (sub              ) [ 000000000]
store_ln1058               (store            ) [ 000000000]
rem_1                      (add              ) [ 000000000]
store_ln1056               (store            ) [ 000000000]
add_ln1061                 (add              ) [ 000000000]
j_2                        (select           ) [ 000011110]
specpipeline_ln1032        (specpipeline     ) [ 000000000]
speclooptripcount_ln1032   (speclooptripcount) [ 000000000]
specloopname_ln1032        (specloopname     ) [ 000000000]
zext_ln1044_1              (zext             ) [ 000000000]
p_Val2_load                (load             ) [ 000000000]
select_ln1057              (select           ) [ 000000000]
zext_ln1057                (zext             ) [ 000000000]
sub_ln1057                 (sub              ) [ 000000000]
sub_ln1057_1               (sub              ) [ 000000000]
icmp_ln674_1               (icmp             ) [ 000000000]
trunc_ln674_1              (trunc            ) [ 000000000]
trunc_ln674_2              (trunc            ) [ 000000000]
tmp_3                      (partselect       ) [ 000000000]
sub_ln674_4                (sub              ) [ 000000000]
sub_ln674_5                (sub              ) [ 000000000]
sub_ln674_6                (sub              ) [ 000000000]
select_ln674_3             (select           ) [ 000000000]
select_ln674_4             (select           ) [ 000000000]
select_ln674_5             (select           ) [ 000000000]
sub_ln674_7                (sub              ) [ 000001010]
zext_ln674_3               (zext             ) [ 000000000]
lshr_ln674_3               (lshr             ) [ 000001010]
icmp_ln1050                (icmp             ) [ 000001010]
sub_ln1051                 (sub              ) [ 000000000]
trunc_ln1051               (trunc            ) [ 000001010]
tmp                        (partselect       ) [ 000000000]
icmp_ln674                 (icmp             ) [ 000000000]
trunc_ln674                (trunc            ) [ 000000000]
tmp_1                      (partselect       ) [ 000000000]
add_ln674                  (add              ) [ 000000000]
sub_ln674                  (sub              ) [ 000000000]
sub_ln674_1                (sub              ) [ 000000000]
select_ln674               (select           ) [ 000000000]
select_ln674_1             (select           ) [ 000000000]
select_ln674_2             (select           ) [ 000000000]
sub_ln674_2                (sub              ) [ 000001010]
zext_ln674                 (zext             ) [ 000000000]
lshr_ln674                 (lshr             ) [ 000001010]
val                        (read             ) [ 000000000]
add_ln1054                 (add              ) [ 000000000]
sext_ln1054                (sext             ) [ 000000000]
sext_ln1054_1              (sext             ) [ 000000000]
trunc_ln1054               (trunc            ) [ 000000000]
sub_ln674_3                (sub              ) [ 000000000]
add_ln674_1                (add              ) [ 000000000]
zext_ln674_2               (zext             ) [ 000000000]
lshr_ln674_2               (lshr             ) [ 000000000]
p_Result_6                 (and              ) [ 000000000]
p_Repl2_4                  (trunc            ) [ 000000000]
icmp_ln414                 (icmp             ) [ 000001010]
trunc_ln414                (trunc            ) [ 000001010]
trunc_ln414_1              (trunc            ) [ 000001010]
sub_ln414_1                (sub              ) [ 000000000]
select_ln414               (select           ) [ 000000000]
select_ln414_2             (select           ) [ 000000000]
sub_ln414_2                (sub              ) [ 000001010]
zext_ln414_1               (zext             ) [ 000000000]
shl_ln414                  (shl              ) [ 000001010]
store_ln1056               (store            ) [ 000000000]
zext_ln674_4               (zext             ) [ 000000000]
lshr_ln674_4               (lshr             ) [ 000000000]
p_Result_8                 (and              ) [ 000000000]
trunc_ln358                (trunc            ) [ 000000000]
br_ln0                     (br               ) [ 000000000]
zext_ln674_1               (zext             ) [ 000000000]
lshr_ln674_1               (lshr             ) [ 000000000]
p_Result_s                 (and              ) [ 000000000]
p_Repl2_s                  (trunc            ) [ 000000000]
sub_ln414                  (sub              ) [ 000000000]
zext_ln414                 (zext             ) [ 000000000]
lshr_ln414                 (lshr             ) [ 000000000]
p_Result_5                 (and              ) [ 000000000]
p_Val2_6                   (select           ) [ 000000000]
select_ln414_1             (select           ) [ 000000000]
zext_ln414_2               (zext             ) [ 000000000]
zext_ln414_3               (zext             ) [ 000000000]
tmp_2                      (partselect       ) [ 000000000]
select_ln414_3             (select           ) [ 000000000]
shl_ln414_1                (shl              ) [ 000000000]
lshr_ln414_1               (lshr             ) [ 000000000]
and_ln414                  (and              ) [ 000000000]
xor_ln414                  (xor              ) [ 000000000]
and_ln414_1                (and              ) [ 000000000]
and_ln414_2                (and              ) [ 000000000]
p_Result_7                 (or               ) [ 000000000]
br_ln1056                  (br               ) [ 000000000]
empty                      (phi              ) [ 000000000]
write_ln167                (write            ) [ 000000000]
br_ln0                     (br               ) [ 000011110]
ret_ln1115                 (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ldata1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_harris_mat_419">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_harris_mat_419"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols_bound_per_npc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_bound_per_npc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="last_blk_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i4P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="rem_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rem/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_Val2_s_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="rows_1_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="0"/>
<pin id="106" dir="0" index="1" bw="11" slack="0"/>
<pin id="107" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="cols_bound_per_npc_1_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="11" slack="0"/>
<pin id="112" dir="0" index="1" bw="11" slack="0"/>
<pin id="113" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_bound_per_npc_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="last_blk_width_1_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_blk_width_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="val_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln167_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/7 "/>
</bind>
</comp>

<comp id="135" class="1005" name="j_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="j_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="22" slack="1"/>
<pin id="148" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="22" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="157" class="1005" name="empty_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="159" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="empty_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="8" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/7 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1057_1/6 sub_ln1051/6 "/>
</bind>
</comp>

<comp id="172" class="1004" name="rows_1_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="0"/>
<pin id="174" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rows_1_cast/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="cols_bound_per_npc_1_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cols_bound_per_npc_1_cast/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln1038_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1038/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln1038_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1038/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="last_blk_width_cast2_i_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="3"/>
<pin id="192" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="last_blk_width_cast2_i/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="cols_bound_per_npc_cast4_i_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="3"/>
<pin id="195" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cols_bound_per_npc_cast4_i/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sub_i_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="11" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sub_cast_i_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="12" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub_cast_i/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sub2_i_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="0" index="1" bw="4" slack="0"/>
<pin id="209" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub2_i/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln1057_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="6" slack="0"/>
<pin id="215" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1057/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln1038_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="22" slack="0"/>
<pin id="220" dir="0" index="1" bw="22" slack="1"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1038/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="i_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="22" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="rem_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="4"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rem_load/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="bLast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="12" slack="1"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="bLast/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="xf_bits_per_clock_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="4"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_bits_per_clock/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln1044_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1044/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="ptr_width_minus_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="6" slack="1"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ptr_width_minus/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln1045_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1045/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln1049_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="rem_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="rem_2/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln1058_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="4"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1058/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="rem_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="6" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rem_1/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln1056_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="4"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1056/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln1061_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1061/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="j_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="32" slack="0"/>
<pin id="297" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_2/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln1044_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="1"/>
<pin id="303" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1044_1/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_Val2_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="5"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="select_ln1057_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="6" slack="2"/>
<pin id="310" dir="0" index="2" bw="6" slack="0"/>
<pin id="311" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln1057_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1057/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sub_ln1057_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="1"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1057/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln674_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln674_1/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln674_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_1/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln674_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_2/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_3_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="0" index="3" bw="1" slack="0"/>
<pin id="341" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sub_ln674_4_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="0" index="1" bw="6" slack="0"/>
<pin id="349" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_4/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sub_ln674_5_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="0" index="1" bw="6" slack="0"/>
<pin id="355" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_5/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sub_ln674_6_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="0"/>
<pin id="360" dir="0" index="1" bw="6" slack="0"/>
<pin id="361" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_6/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="select_ln674_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="6" slack="0"/>
<pin id="367" dir="0" index="2" bw="6" slack="0"/>
<pin id="368" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_3/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="select_ln674_4_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="0" index="2" bw="32" slack="0"/>
<pin id="376" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_4/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="select_ln674_5_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="6" slack="0"/>
<pin id="383" dir="0" index="2" bw="6" slack="0"/>
<pin id="384" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_5/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sub_ln674_7_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="0"/>
<pin id="390" dir="0" index="1" bw="6" slack="0"/>
<pin id="391" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_7/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln674_3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_3/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="lshr_ln674_3_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="6" slack="0"/>
<pin id="401" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674_3/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln1050_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1050/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="trunc_ln1051_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1051/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="27" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="4" slack="0"/>
<pin id="416" dir="0" index="3" bw="6" slack="0"/>
<pin id="417" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln674_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="27" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln674/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln674_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="0" index="2" bw="6" slack="0"/>
<pin id="436" dir="0" index="3" bw="1" slack="0"/>
<pin id="437" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln674_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="0" index="1" bw="6" slack="0"/>
<pin id="445" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln674/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sub_ln674_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="0"/>
<pin id="450" dir="0" index="1" bw="6" slack="0"/>
<pin id="451" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sub_ln674_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="0"/>
<pin id="456" dir="0" index="1" bw="6" slack="0"/>
<pin id="457" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_1/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="select_ln674_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="6" slack="0"/>
<pin id="463" dir="0" index="2" bw="6" slack="0"/>
<pin id="464" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="select_ln674_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="0" index="2" bw="32" slack="0"/>
<pin id="472" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_1/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="select_ln674_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="6" slack="0"/>
<pin id="479" dir="0" index="2" bw="6" slack="0"/>
<pin id="480" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_2/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sub_ln674_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="0"/>
<pin id="486" dir="0" index="1" bw="6" slack="0"/>
<pin id="487" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_2/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln674_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="lshr_ln674_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="6" slack="0"/>
<pin id="497" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln1054_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="4" slack="0"/>
<pin id="503" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1054/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sext_ln1054_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1054/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sext_ln1054_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="5" slack="0"/>
<pin id="512" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1054_1/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="trunc_ln1054_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1054/6 "/>
</bind>
</comp>

<comp id="517" class="1004" name="sub_ln674_3_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="0"/>
<pin id="519" dir="0" index="1" bw="5" slack="0"/>
<pin id="520" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_3/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln674_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="0"/>
<pin id="525" dir="0" index="1" bw="6" slack="0"/>
<pin id="526" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln674_1/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln674_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="6" slack="0"/>
<pin id="531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_2/6 "/>
</bind>
</comp>

<comp id="533" class="1004" name="lshr_ln674_2_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="6" slack="0"/>
<pin id="536" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674_2/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="p_Result_6_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_6/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="p_Repl2_4_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Repl2_4/6 "/>
</bind>
</comp>

<comp id="549" class="1004" name="icmp_ln414_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="0" index="1" bw="5" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="trunc_ln414_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/6 "/>
</bind>
</comp>

<comp id="557" class="1004" name="trunc_ln414_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="0"/>
<pin id="559" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_1/6 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sub_ln414_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="4" slack="0"/>
<pin id="563" dir="0" index="1" bw="4" slack="0"/>
<pin id="564" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414_1/6 "/>
</bind>
</comp>

<comp id="567" class="1004" name="select_ln414_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="4" slack="0"/>
<pin id="570" dir="0" index="2" bw="4" slack="0"/>
<pin id="571" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="select_ln414_2_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="4" slack="0"/>
<pin id="578" dir="0" index="2" bw="4" slack="0"/>
<pin id="579" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_2/6 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sub_ln414_2_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="4" slack="0"/>
<pin id="585" dir="0" index="1" bw="4" slack="0"/>
<pin id="586" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414_2/6 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln414_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="4" slack="0"/>
<pin id="591" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_1/6 "/>
</bind>
</comp>

<comp id="593" class="1004" name="shl_ln414_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="0"/>
<pin id="595" dir="0" index="1" bw="4" slack="0"/>
<pin id="596" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414/6 "/>
</bind>
</comp>

<comp id="599" class="1004" name="store_ln1056_store_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="0" index="1" bw="32" slack="5"/>
<pin id="602" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1056/6 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln674_4_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="6" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_4/7 "/>
</bind>
</comp>

<comp id="607" class="1004" name="lshr_ln674_4_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="6" slack="0"/>
<pin id="610" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674_4/7 "/>
</bind>
</comp>

<comp id="613" class="1004" name="p_Result_8_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="0" index="1" bw="32" slack="0"/>
<pin id="616" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_8/7 "/>
</bind>
</comp>

<comp id="618" class="1004" name="trunc_ln358_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln358/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln674_1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="6" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_1/7 "/>
</bind>
</comp>

<comp id="626" class="1004" name="lshr_ln674_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="6" slack="0"/>
<pin id="629" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674_1/7 "/>
</bind>
</comp>

<comp id="632" class="1004" name="p_Result_s_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="1"/>
<pin id="634" dir="0" index="1" bw="32" slack="0"/>
<pin id="635" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="637" class="1004" name="p_Repl2_s_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Repl2_s/7 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sub_ln414_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="4" slack="0"/>
<pin id="643" dir="0" index="1" bw="4" slack="1"/>
<pin id="644" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414/7 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln414_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="4" slack="0"/>
<pin id="648" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="lshr_ln414_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="4" slack="0"/>
<pin id="653" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln414/7 "/>
</bind>
</comp>

<comp id="656" class="1004" name="p_Result_5_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="0" index="1" bw="8" slack="0"/>
<pin id="659" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_5/7 "/>
</bind>
</comp>

<comp id="662" class="1004" name="p_Val2_6_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="1"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="0" index="2" bw="8" slack="0"/>
<pin id="666" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_6/7 "/>
</bind>
</comp>

<comp id="669" class="1004" name="select_ln414_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="0" index="1" bw="4" slack="1"/>
<pin id="672" dir="0" index="2" bw="4" slack="1"/>
<pin id="673" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_1/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln414_2_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="4" slack="0"/>
<pin id="676" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_2/7 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln414_3_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="4" slack="1"/>
<pin id="680" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_3/7 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="0"/>
<pin id="683" dir="0" index="1" bw="8" slack="1"/>
<pin id="684" dir="0" index="2" bw="4" slack="0"/>
<pin id="685" dir="0" index="3" bw="1" slack="0"/>
<pin id="686" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="690" class="1004" name="select_ln414_3_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="1"/>
<pin id="692" dir="0" index="1" bw="8" slack="0"/>
<pin id="693" dir="0" index="2" bw="8" slack="1"/>
<pin id="694" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_3/7 "/>
</bind>
</comp>

<comp id="696" class="1004" name="shl_ln414_1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="4" slack="0"/>
<pin id="699" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414_1/7 "/>
</bind>
</comp>

<comp id="702" class="1004" name="lshr_ln414_1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="4" slack="0"/>
<pin id="705" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln414_1/7 "/>
</bind>
</comp>

<comp id="708" class="1004" name="and_ln414_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="0" index="1" bw="8" slack="0"/>
<pin id="711" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/7 "/>
</bind>
</comp>

<comp id="714" class="1004" name="xor_ln414_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/7 "/>
</bind>
</comp>

<comp id="720" class="1004" name="and_ln414_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="0"/>
<pin id="722" dir="0" index="1" bw="8" slack="0"/>
<pin id="723" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_1/7 "/>
</bind>
</comp>

<comp id="726" class="1004" name="and_ln414_2_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="0"/>
<pin id="728" dir="0" index="1" bw="8" slack="0"/>
<pin id="729" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_2/7 "/>
</bind>
</comp>

<comp id="732" class="1004" name="p_Result_7_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="0"/>
<pin id="734" dir="0" index="1" bw="8" slack="0"/>
<pin id="735" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_7/7 "/>
</bind>
</comp>

<comp id="739" class="1007" name="grp_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="11" slack="0"/>
<pin id="741" dir="0" index="1" bw="11" slack="0"/>
<pin id="742" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1038/1 "/>
</bind>
</comp>

<comp id="745" class="1005" name="rem_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rem "/>
</bind>
</comp>

<comp id="753" class="1005" name="p_Val2_s_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="760" class="1005" name="cols_bound_per_npc_1_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="11" slack="3"/>
<pin id="762" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="cols_bound_per_npc_1 "/>
</bind>
</comp>

<comp id="765" class="1005" name="last_blk_width_1_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="4" slack="3"/>
<pin id="767" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="last_blk_width_1 "/>
</bind>
</comp>

<comp id="771" class="1005" name="rows_1_cast_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="22" slack="1"/>
<pin id="773" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="rows_1_cast "/>
</bind>
</comp>

<comp id="776" class="1005" name="cols_bound_per_npc_1_cast_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="22" slack="1"/>
<pin id="778" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="cols_bound_per_npc_1_cast "/>
</bind>
</comp>

<comp id="781" class="1005" name="sub_cast_i_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="1"/>
<pin id="783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_cast_i "/>
</bind>
</comp>

<comp id="786" class="1005" name="sub2_i_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="6" slack="1"/>
<pin id="788" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub2_i "/>
</bind>
</comp>

<comp id="791" class="1005" name="add_ln1057_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="6" slack="2"/>
<pin id="793" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="add_ln1057 "/>
</bind>
</comp>

<comp id="796" class="1005" name="mul_ln1038_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="22" slack="1"/>
<pin id="798" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1038 "/>
</bind>
</comp>

<comp id="801" class="1005" name="icmp_ln1038_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="1"/>
<pin id="803" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1038 "/>
</bind>
</comp>

<comp id="805" class="1005" name="i_1_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="22" slack="0"/>
<pin id="807" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="810" class="1005" name="rem_load_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="1"/>
<pin id="812" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rem_load "/>
</bind>
</comp>

<comp id="821" class="1005" name="bLast_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="1"/>
<pin id="823" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bLast "/>
</bind>
</comp>

<comp id="826" class="1005" name="xf_bits_per_clock_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="4" slack="1"/>
<pin id="828" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="xf_bits_per_clock "/>
</bind>
</comp>

<comp id="831" class="1005" name="icmp_ln1049_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="1"/>
<pin id="833" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1049 "/>
</bind>
</comp>

<comp id="835" class="1005" name="j_2_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="0"/>
<pin id="837" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="840" class="1005" name="sub_ln674_7_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="6" slack="1"/>
<pin id="842" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln674_7 "/>
</bind>
</comp>

<comp id="845" class="1005" name="lshr_ln674_3_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="1"/>
<pin id="847" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln674_3 "/>
</bind>
</comp>

<comp id="850" class="1005" name="icmp_ln1050_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="1"/>
<pin id="852" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1050 "/>
</bind>
</comp>

<comp id="855" class="1005" name="trunc_ln1051_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="4" slack="1"/>
<pin id="857" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1051 "/>
</bind>
</comp>

<comp id="860" class="1005" name="sub_ln674_2_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="6" slack="1"/>
<pin id="862" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln674_2 "/>
</bind>
</comp>

<comp id="865" class="1005" name="lshr_ln674_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="1"/>
<pin id="867" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln674 "/>
</bind>
</comp>

<comp id="870" class="1005" name="icmp_ln414_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="1"/>
<pin id="872" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln414 "/>
</bind>
</comp>

<comp id="876" class="1005" name="trunc_ln414_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="4" slack="1"/>
<pin id="878" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414 "/>
</bind>
</comp>

<comp id="881" class="1005" name="trunc_ln414_1_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="4" slack="1"/>
<pin id="883" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414_1 "/>
</bind>
</comp>

<comp id="886" class="1005" name="sub_ln414_2_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="4" slack="1"/>
<pin id="888" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln414_2 "/>
</bind>
</comp>

<comp id="891" class="1005" name="shl_ln414_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="1"/>
<pin id="893" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln414 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="80" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="94" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="166"><net_src comp="160" pin="4"/><net_sink comp="128" pin=2"/></net>

<net id="171"><net_src comp="66" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="104" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="110" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="36" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="190" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="190" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="150" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="150" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="236"><net_src comp="139" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="247"><net_src comp="237" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="232" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="46" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="258"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="229" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="244" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="229" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="244" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="229" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="255" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="139" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="10" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="232" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="16" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="287" pin="2"/><net_sink comp="293" pin=2"/></net>

<net id="312"><net_src comp="64" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="307" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="167" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="167" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="317" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="68" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="304" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="70" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="16" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="350"><net_src comp="328" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="332" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="38" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="328" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="332" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="328" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="322" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="346" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="358" pin="2"/><net_sink comp="364" pin=2"/></net>

<net id="377"><net_src comp="322" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="336" pin="4"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="304" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="385"><net_src comp="322" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="352" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="328" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="392"><net_src comp="38" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="364" pin="3"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="380" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="372" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="16" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="418"><net_src comp="72" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="167" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="74" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="70" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="426"><net_src comp="412" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="76" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="167" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="68" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="304" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="70" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="16" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="446"><net_src comp="78" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="428" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="38" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="428" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="38" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="428" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="422" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="442" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="454" pin="2"/><net_sink comp="460" pin=2"/></net>

<net id="473"><net_src comp="422" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="432" pin="4"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="304" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="481"><net_src comp="422" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="448" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="428" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="38" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="460" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="476" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="468" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="490" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="82" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="301" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="500" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="521"><net_src comp="514" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="510" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="38" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="517" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="50" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="529" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="122" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="533" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="506" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="560"><net_src comp="500" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="84" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="554" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="572"><net_src comp="549" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="554" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="557" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="580"><net_src comp="549" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="561" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="554" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="587"><net_src comp="84" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="567" pin="3"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="575" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="545" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="589" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="122" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="611"><net_src comp="50" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="607" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="621"><net_src comp="613" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="630"><net_src comp="50" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="623" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="626" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="640"><net_src comp="632" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="44" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="641" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="86" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="646" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="637" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="650" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="667"><net_src comp="88" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="668"><net_src comp="656" pin="2"/><net_sink comp="662" pin=2"/></net>

<net id="677"><net_src comp="669" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="687"><net_src comp="90" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="92" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="689"><net_src comp="16" pin="0"/><net_sink comp="681" pin=3"/></net>

<net id="695"><net_src comp="681" pin="4"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="86" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="674" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="86" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="678" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="696" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="702" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="708" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="86" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="662" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="714" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="690" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="708" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="720" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="726" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="738"><net_src comp="732" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="743"><net_src comp="176" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="172" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="748"><net_src comp="96" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="751"><net_src comp="745" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="752"><net_src comp="745" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="756"><net_src comp="100" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="758"><net_src comp="753" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="759"><net_src comp="753" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="763"><net_src comp="110" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="768"><net_src comp="116" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="774"><net_src comp="172" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="779"><net_src comp="176" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="784"><net_src comp="202" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="789"><net_src comp="206" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="794"><net_src comp="212" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="799"><net_src comp="739" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="804"><net_src comp="218" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="223" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="813"><net_src comp="229" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="816"><net_src comp="810" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="817"><net_src comp="810" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="818"><net_src comp="810" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="819"><net_src comp="810" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="820"><net_src comp="810" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="824"><net_src comp="232" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="829"><net_src comp="237" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="834"><net_src comp="259" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="293" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="843"><net_src comp="388" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="848"><net_src comp="398" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="853"><net_src comp="404" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="858"><net_src comp="409" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="863"><net_src comp="484" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="868"><net_src comp="494" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="873"><net_src comp="549" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="879"><net_src comp="554" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="669" pin=2"/></net>

<net id="884"><net_src comp="557" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="889"><net_src comp="583" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="894"><net_src comp="593" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="690" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_harris_mat_419 | {7 }
 - Input state : 
	Port: AxiStream2MatStream : ldata1 | {6 }
	Port: AxiStream2MatStream : rows | {1 }
	Port: AxiStream2MatStream : cols_bound_per_npc | {1 }
	Port: AxiStream2MatStream : last_blk_width | {1 }
  - Chain level:
	State 1
		mul_ln1038 : 1
		store_ln1038 : 1
		store_ln1038 : 1
	State 2
	State 3
	State 4
		sub_i : 1
		sub_cast_i : 2
		sub2_i : 1
		add_ln1057 : 1
	State 5
		icmp_ln1038 : 1
		i_1 : 1
		br_ln1038 : 2
		bLast : 1
		xf_bits_per_clock : 2
		zext_ln1044 : 3
		ptr_width_minus : 2
		zext_ln1045 : 3
		icmp_ln1049 : 4
		br_ln1049 : 5
		rem_2 : 4
		store_ln1058 : 5
		rem_1 : 4
		store_ln1056 : 5
		add_ln1061 : 1
		j_2 : 2
	State 6
		zext_ln1057 : 1
		sub_ln1057 : 2
		icmp_ln674_1 : 3
		trunc_ln674_1 : 1
		trunc_ln674_2 : 3
		tmp_3 : 1
		sub_ln674_4 : 4
		sub_ln674_5 : 2
		sub_ln674_6 : 4
		select_ln674_3 : 5
		select_ln674_4 : 4
		select_ln674_5 : 4
		sub_ln674_7 : 6
		zext_ln674_3 : 5
		lshr_ln674_3 : 6
		tmp : 1
		icmp_ln674 : 2
		trunc_ln674 : 1
		tmp_1 : 1
		add_ln674 : 2
		sub_ln674 : 2
		sub_ln674_1 : 2
		select_ln674 : 3
		select_ln674_1 : 3
		select_ln674_2 : 3
		sub_ln674_2 : 4
		zext_ln674 : 4
		lshr_ln674 : 5
		add_ln1054 : 1
		sext_ln1054 : 2
		sext_ln1054_1 : 2
		sub_ln674_3 : 3
		add_ln674_1 : 4
		zext_ln674_2 : 5
		lshr_ln674_2 : 6
		p_Result_6 : 7
		p_Repl2_4 : 7
		icmp_ln414 : 3
		trunc_ln414_1 : 2
		sub_ln414_1 : 1
		select_ln414 : 4
		select_ln414_2 : 4
		sub_ln414_2 : 5
		zext_ln414_1 : 5
		shl_ln414 : 8
	State 7
		lshr_ln674_4 : 1
		p_Result_8 : 2
		trunc_ln358 : 2
		lshr_ln674_1 : 1
		p_Result_s : 2
		p_Repl2_s : 2
		zext_ln414 : 1
		lshr_ln414 : 2
		p_Result_5 : 3
		p_Val2_6 : 3
		zext_ln414_2 : 1
		select_ln414_3 : 1
		shl_ln414_1 : 2
		lshr_ln414_1 : 1
		and_ln414 : 3
		xor_ln414 : 3
		and_ln414_1 : 4
		and_ln414_2 : 3
		p_Result_7 : 4
		empty : 4
		write_ln167 : 5
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |             grp_fu_167            |    0    |    0    |    39   |
|          |           sub2_i_fu_206           |    0    |    0    |    15   |
|          |            rem_2_fu_265           |    0    |    0    |    39   |
|          |         sub_ln1057_fu_317         |    0    |    0    |    39   |
|          |         sub_ln674_4_fu_346        |    0    |    0    |    15   |
|          |         sub_ln674_5_fu_352        |    0    |    0    |    15   |
|          |         sub_ln674_6_fu_358        |    0    |    0    |    15   |
|    sub   |         sub_ln674_7_fu_388        |    0    |    0    |    15   |
|          |          sub_ln674_fu_448         |    0    |    0    |    15   |
|          |         sub_ln674_1_fu_454        |    0    |    0    |    15   |
|          |         sub_ln674_2_fu_484        |    0    |    0    |    15   |
|          |         sub_ln674_3_fu_517        |    0    |    0    |    13   |
|          |         sub_ln414_1_fu_561        |    0    |    0    |    12   |
|          |         sub_ln414_2_fu_583        |    0    |    0    |    12   |
|          |          sub_ln414_fu_641         |    0    |    0    |    12   |
|----------|-----------------------------------|---------|---------|---------|
|          |        lshr_ln674_3_fu_398        |    0    |    0    |    97   |
|          |         lshr_ln674_fu_494         |    0    |    0    |    97   |
|          |        lshr_ln674_2_fu_533        |    0    |    0    |    13   |
|   lshr   |        lshr_ln674_4_fu_607        |    0    |    0    |    13   |
|          |        lshr_ln674_1_fu_626        |    0    |    0    |    13   |
|          |         lshr_ln414_fu_650         |    0    |    0    |    9    |
|          |        lshr_ln414_1_fu_702        |    0    |    0    |    9    |
|----------|-----------------------------------|---------|---------|---------|
|          |            sub_i_fu_196           |    0    |    0    |    18   |
|          |         add_ln1057_fu_212         |    0    |    0    |    15   |
|          |             i_1_fu_223            |    0    |    0    |    29   |
|    add   |            rem_1_fu_276           |    0    |    0    |    39   |
|          |         add_ln1061_fu_287         |    0    |    0    |    39   |
|          |          add_ln674_fu_442         |    0    |    0    |    15   |
|          |         add_ln1054_fu_500         |    0    |    0    |    12   |
|          |         add_ln674_1_fu_523        |    0    |    0    |    13   |
|----------|-----------------------------------|---------|---------|---------|
|          |      xf_bits_per_clock_fu_237     |    0    |    0    |    4    |
|          |       ptr_width_minus_fu_248      |    0    |    0    |    6    |
|          |             j_2_fu_293            |    0    |    0    |    32   |
|          |        select_ln1057_fu_307       |    0    |    0    |    6    |
|          |       select_ln674_3_fu_364       |    0    |    0    |    6    |
|          |       select_ln674_4_fu_372       |    0    |    0    |    32   |
|          |       select_ln674_5_fu_380       |    0    |    0    |    6    |
|  select  |        select_ln674_fu_460        |    0    |    0    |    6    |
|          |       select_ln674_1_fu_468       |    0    |    0    |    32   |
|          |       select_ln674_2_fu_476       |    0    |    0    |    6    |
|          |        select_ln414_fu_567        |    0    |    0    |    4    |
|          |       select_ln414_2_fu_575       |    0    |    0    |    4    |
|          |          p_Val2_6_fu_662          |    0    |    0    |    8    |
|          |       select_ln414_1_fu_669       |    0    |    0    |    4    |
|          |       select_ln414_3_fu_690       |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|
|          |         icmp_ln1038_fu_218        |    0    |    0    |    20   |
|          |            bLast_fu_232           |    0    |    0    |    20   |
|          |         icmp_ln1049_fu_259        |    0    |    0    |    20   |
|   icmp   |        icmp_ln674_1_fu_322        |    0    |    0    |    20   |
|          |         icmp_ln1050_fu_404        |    0    |    0    |    20   |
|          |         icmp_ln674_fu_422         |    0    |    0    |    20   |
|          |         icmp_ln414_fu_549         |    0    |    0    |    20   |
|----------|-----------------------------------|---------|---------|---------|
|          |         p_Result_6_fu_539         |    0    |    0    |    32   |
|          |         p_Result_8_fu_613         |    0    |    0    |    32   |
|          |         p_Result_s_fu_632         |    0    |    0    |    32   |
|    and   |         p_Result_5_fu_656         |    0    |    0    |    8    |
|          |          and_ln414_fu_708         |    0    |    0    |    8    |
|          |         and_ln414_1_fu_720        |    0    |    0    |    8    |
|          |         and_ln414_2_fu_726        |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|
|    shl   |          shl_ln414_fu_593         |    0    |    0    |    16   |
|          |         shl_ln414_1_fu_696        |    0    |    0    |    9    |
|----------|-----------------------------------|---------|---------|---------|
|    xor   |          xor_ln414_fu_714         |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|
|    or    |         p_Result_7_fu_732         |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |             grp_fu_739            |    1    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         rows_1_read_fu_104        |    0    |    0    |    0    |
|   read   |  cols_bound_per_npc_1_read_fu_110 |    0    |    0    |    0    |
|          |    last_blk_width_1_read_fu_116   |    0    |    0    |    0    |
|          |          val_read_fu_122          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |      write_ln167_write_fu_128     |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         rows_1_cast_fu_172        |    0    |    0    |    0    |
|          |  cols_bound_per_npc_1_cast_fu_176 |    0    |    0    |    0    |
|          |   last_blk_width_cast2_i_fu_190   |    0    |    0    |    0    |
|          | cols_bound_per_npc_cast4_i_fu_193 |    0    |    0    |    0    |
|          |         zext_ln1044_fu_244        |    0    |    0    |    0    |
|          |         zext_ln1045_fu_255        |    0    |    0    |    0    |
|          |        zext_ln1044_1_fu_301       |    0    |    0    |    0    |
|          |         zext_ln1057_fu_313        |    0    |    0    |    0    |
|   zext   |        zext_ln674_3_fu_394        |    0    |    0    |    0    |
|          |         zext_ln674_fu_490         |    0    |    0    |    0    |
|          |        zext_ln674_2_fu_529        |    0    |    0    |    0    |
|          |        zext_ln414_1_fu_589        |    0    |    0    |    0    |
|          |        zext_ln674_4_fu_604        |    0    |    0    |    0    |
|          |        zext_ln674_1_fu_623        |    0    |    0    |    0    |
|          |         zext_ln414_fu_646         |    0    |    0    |    0    |
|          |        zext_ln414_2_fu_674        |    0    |    0    |    0    |
|          |        zext_ln414_3_fu_678        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         sub_cast_i_fu_202         |    0    |    0    |    0    |
|   sext   |         sext_ln1054_fu_506        |    0    |    0    |    0    |
|          |        sext_ln1054_1_fu_510       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |        trunc_ln674_1_fu_328       |    0    |    0    |    0    |
|          |        trunc_ln674_2_fu_332       |    0    |    0    |    0    |
|          |        trunc_ln1051_fu_409        |    0    |    0    |    0    |
|          |         trunc_ln674_fu_428        |    0    |    0    |    0    |
|   trunc  |        trunc_ln1054_fu_514        |    0    |    0    |    0    |
|          |          p_Repl2_4_fu_545         |    0    |    0    |    0    |
|          |         trunc_ln414_fu_554        |    0    |    0    |    0    |
|          |        trunc_ln414_1_fu_557       |    0    |    0    |    0    |
|          |         trunc_ln358_fu_618        |    0    |    0    |    0    |
|          |          p_Repl2_s_fu_637         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp_3_fu_336           |    0    |    0    |    0    |
|partselect|             tmp_fu_412            |    0    |    0    |    0    |
|          |            tmp_1_fu_432           |    0    |    0    |    0    |
|          |            tmp_2_fu_681           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    1    |    0    |   1190  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|        add_ln1057_reg_791       |    6   |
|          bLast_reg_821          |    1   |
|cols_bound_per_npc_1_cast_reg_776|   22   |
|   cols_bound_per_npc_1_reg_760  |   11   |
|          empty_reg_157          |    8   |
|           i_1_reg_805           |   22   |
|            i_reg_146            |   22   |
|       icmp_ln1038_reg_801       |    1   |
|       icmp_ln1049_reg_831       |    1   |
|       icmp_ln1050_reg_850       |    1   |
|        icmp_ln414_reg_870       |    1   |
|           j_2_reg_835           |   32   |
|            j_reg_135            |   32   |
|     last_blk_width_1_reg_765    |    4   |
|       lshr_ln674_3_reg_845      |   32   |
|        lshr_ln674_reg_865       |   32   |
|        mul_ln1038_reg_796       |   22   |
|         p_Val2_s_reg_753        |   32   |
|         rem_load_reg_810        |   32   |
|           rem_reg_745           |   32   |
|       rows_1_cast_reg_771       |   22   |
|        shl_ln414_reg_891        |    8   |
|          sub2_i_reg_786         |    6   |
|        sub_cast_i_reg_781       |   32   |
|       sub_ln414_2_reg_886       |    4   |
|       sub_ln674_2_reg_860       |    6   |
|       sub_ln674_7_reg_840       |    6   |
|       trunc_ln1051_reg_855      |    4   |
|      trunc_ln414_1_reg_881      |    4   |
|       trunc_ln414_reg_876       |    4   |
|    xf_bits_per_clock_reg_826    |    4   |
+---------------------------------+--------+
|              Total              |   446  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_739 |  p0  |   2  |  11  |   22   ||    9    |
| grp_fu_739 |  p1  |   2  |  11  |   22   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   44   ||  1.312  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |  1190  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   446  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   446  |  1208  |
+-----------+--------+--------+--------+--------+
