
kea-pump.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .interrupts   000000c0  00000000  00000000  000000d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .cfmprotect   00000010  00000400  00000400  00000194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00008400  00000410  00000410  000001a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         00000024  1ffff000  00008810  000085a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000398  1ffff024  00008834  000085cc  2**2
                  ALLOC
  5 .romp         00000018  1ffff3bc  00008834  000085cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 ._user_heap_stack 00000400  1ffff3d4  0000884c  000085e4  2**0
                  ALLOC
  7 .ARM.attributes 00000031  00000000  00000000  000085e4  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000b87e  00000000  00000000  00008615  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000037fe  00000000  00000000  00013e93  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000062ed  00000000  00000000  00017691  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000fb0  00000000  00000000  0001d97e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macinfo 0080fa4d  00000000  00000000  0001e92e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000dcd6  00000000  00000000  0082e37b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00003cd0  00000000  00000000  0083c051  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      00000079  00000000  00000000  0083fd21  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00002e90  00000000  00000000  0083fd9c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000410 <__gnu_thumb1_case_sqi>:
     410:	b402      	push	{r1}
     412:	4671      	mov	r1, lr
     414:	0849      	lsrs	r1, r1, #1
     416:	0049      	lsls	r1, r1, #1
     418:	5609      	ldrsb	r1, [r1, r0]
     41a:	0049      	lsls	r1, r1, #1
     41c:	448e      	add	lr, r1
     41e:	bc02      	pop	{r1}
     420:	4770      	bx	lr
     422:	46c0      	nop			; (mov r8, r8)

00000424 <__gnu_thumb1_case_uqi>:
     424:	b402      	push	{r1}
     426:	4671      	mov	r1, lr
     428:	0849      	lsrs	r1, r1, #1
     42a:	0049      	lsls	r1, r1, #1
     42c:	5c09      	ldrb	r1, [r1, r0]
     42e:	0049      	lsls	r1, r1, #1
     430:	448e      	add	lr, r1
     432:	bc02      	pop	{r1}
     434:	4770      	bx	lr
     436:	46c0      	nop			; (mov r8, r8)

00000438 <__aeabi_uidiv>:
     438:	2900      	cmp	r1, #0
     43a:	d034      	beq.n	4a6 <.udivsi3_skip_div0_test+0x6a>

0000043c <.udivsi3_skip_div0_test>:
     43c:	2301      	movs	r3, #1
     43e:	2200      	movs	r2, #0
     440:	b410      	push	{r4}
     442:	4288      	cmp	r0, r1
     444:	d32c      	bcc.n	4a0 <.udivsi3_skip_div0_test+0x64>
     446:	2401      	movs	r4, #1
     448:	0724      	lsls	r4, r4, #28
     44a:	42a1      	cmp	r1, r4
     44c:	d204      	bcs.n	458 <.udivsi3_skip_div0_test+0x1c>
     44e:	4281      	cmp	r1, r0
     450:	d202      	bcs.n	458 <.udivsi3_skip_div0_test+0x1c>
     452:	0109      	lsls	r1, r1, #4
     454:	011b      	lsls	r3, r3, #4
     456:	e7f8      	b.n	44a <.udivsi3_skip_div0_test+0xe>
     458:	00e4      	lsls	r4, r4, #3
     45a:	42a1      	cmp	r1, r4
     45c:	d204      	bcs.n	468 <.udivsi3_skip_div0_test+0x2c>
     45e:	4281      	cmp	r1, r0
     460:	d202      	bcs.n	468 <.udivsi3_skip_div0_test+0x2c>
     462:	0049      	lsls	r1, r1, #1
     464:	005b      	lsls	r3, r3, #1
     466:	e7f8      	b.n	45a <.udivsi3_skip_div0_test+0x1e>
     468:	4288      	cmp	r0, r1
     46a:	d301      	bcc.n	470 <.udivsi3_skip_div0_test+0x34>
     46c:	1a40      	subs	r0, r0, r1
     46e:	431a      	orrs	r2, r3
     470:	084c      	lsrs	r4, r1, #1
     472:	42a0      	cmp	r0, r4
     474:	d302      	bcc.n	47c <.udivsi3_skip_div0_test+0x40>
     476:	1b00      	subs	r0, r0, r4
     478:	085c      	lsrs	r4, r3, #1
     47a:	4322      	orrs	r2, r4
     47c:	088c      	lsrs	r4, r1, #2
     47e:	42a0      	cmp	r0, r4
     480:	d302      	bcc.n	488 <.udivsi3_skip_div0_test+0x4c>
     482:	1b00      	subs	r0, r0, r4
     484:	089c      	lsrs	r4, r3, #2
     486:	4322      	orrs	r2, r4
     488:	08cc      	lsrs	r4, r1, #3
     48a:	42a0      	cmp	r0, r4
     48c:	d302      	bcc.n	494 <.udivsi3_skip_div0_test+0x58>
     48e:	1b00      	subs	r0, r0, r4
     490:	08dc      	lsrs	r4, r3, #3
     492:	4322      	orrs	r2, r4
     494:	2800      	cmp	r0, #0
     496:	d003      	beq.n	4a0 <.udivsi3_skip_div0_test+0x64>
     498:	091b      	lsrs	r3, r3, #4
     49a:	d001      	beq.n	4a0 <.udivsi3_skip_div0_test+0x64>
     49c:	0909      	lsrs	r1, r1, #4
     49e:	e7e3      	b.n	468 <.udivsi3_skip_div0_test+0x2c>
     4a0:	1c10      	adds	r0, r2, #0
     4a2:	bc10      	pop	{r4}
     4a4:	4770      	bx	lr
     4a6:	2800      	cmp	r0, #0
     4a8:	d001      	beq.n	4ae <.udivsi3_skip_div0_test+0x72>
     4aa:	2000      	movs	r0, #0
     4ac:	43c0      	mvns	r0, r0
     4ae:	b407      	push	{r0, r1, r2}
     4b0:	4802      	ldr	r0, [pc, #8]	; (4bc <.udivsi3_skip_div0_test+0x80>)
     4b2:	a102      	add	r1, pc, #8	; (adr r1, 4bc <.udivsi3_skip_div0_test+0x80>)
     4b4:	1840      	adds	r0, r0, r1
     4b6:	9002      	str	r0, [sp, #8]
     4b8:	bd03      	pop	{r0, r1, pc}
     4ba:	46c0      	nop			; (mov r8, r8)
     4bc:	00000019 	.word	0x00000019

000004c0 <__aeabi_uidivmod>:
     4c0:	2900      	cmp	r1, #0
     4c2:	d0f0      	beq.n	4a6 <.udivsi3_skip_div0_test+0x6a>
     4c4:	b503      	push	{r0, r1, lr}
     4c6:	f7ff ffb9 	bl	43c <.udivsi3_skip_div0_test>
     4ca:	bc0e      	pop	{r1, r2, r3}
     4cc:	4342      	muls	r2, r0
     4ce:	1a89      	subs	r1, r1, r2
     4d0:	4718      	bx	r3
     4d2:	46c0      	nop			; (mov r8, r8)

000004d4 <__aeabi_idiv0>:
     4d4:	4770      	bx	lr
     4d6:	46c0      	nop			; (mov r8, r8)

000004d8 <__aeabi_cdrcmple>:
     4d8:	4684      	mov	ip, r0
     4da:	1c10      	adds	r0, r2, #0
     4dc:	4662      	mov	r2, ip
     4de:	468c      	mov	ip, r1
     4e0:	1c19      	adds	r1, r3, #0
     4e2:	4663      	mov	r3, ip
     4e4:	e000      	b.n	4e8 <__aeabi_cdcmpeq>
     4e6:	46c0      	nop			; (mov r8, r8)

000004e8 <__aeabi_cdcmpeq>:
     4e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
     4ea:	f001 f8c9 	bl	1680 <__ledf2>
     4ee:	2800      	cmp	r0, #0
     4f0:	d401      	bmi.n	4f6 <__aeabi_cdcmpeq+0xe>
     4f2:	2100      	movs	r1, #0
     4f4:	42c8      	cmn	r0, r1
     4f6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000004f8 <__aeabi_dcmpeq>:
     4f8:	b510      	push	{r4, lr}
     4fa:	f001 f80f 	bl	151c <__eqdf2>
     4fe:	4240      	negs	r0, r0
     500:	3001      	adds	r0, #1
     502:	bd10      	pop	{r4, pc}

00000504 <__aeabi_dcmplt>:
     504:	b510      	push	{r4, lr}
     506:	f001 f8bb 	bl	1680 <__ledf2>
     50a:	2800      	cmp	r0, #0
     50c:	db01      	blt.n	512 <__aeabi_dcmplt+0xe>
     50e:	2000      	movs	r0, #0
     510:	bd10      	pop	{r4, pc}
     512:	2001      	movs	r0, #1
     514:	bd10      	pop	{r4, pc}
     516:	46c0      	nop			; (mov r8, r8)

00000518 <__aeabi_dcmple>:
     518:	b510      	push	{r4, lr}
     51a:	f001 f8b1 	bl	1680 <__ledf2>
     51e:	2800      	cmp	r0, #0
     520:	dd01      	ble.n	526 <__aeabi_dcmple+0xe>
     522:	2000      	movs	r0, #0
     524:	bd10      	pop	{r4, pc}
     526:	2001      	movs	r0, #1
     528:	bd10      	pop	{r4, pc}
     52a:	46c0      	nop			; (mov r8, r8)

0000052c <__aeabi_dcmpgt>:
     52c:	b510      	push	{r4, lr}
     52e:	f001 f833 	bl	1598 <__gedf2>
     532:	2800      	cmp	r0, #0
     534:	dc01      	bgt.n	53a <__aeabi_dcmpgt+0xe>
     536:	2000      	movs	r0, #0
     538:	bd10      	pop	{r4, pc}
     53a:	2001      	movs	r0, #1
     53c:	bd10      	pop	{r4, pc}
     53e:	46c0      	nop			; (mov r8, r8)

00000540 <__aeabi_dcmpge>:
     540:	b510      	push	{r4, lr}
     542:	f001 f829 	bl	1598 <__gedf2>
     546:	2800      	cmp	r0, #0
     548:	da01      	bge.n	54e <__aeabi_dcmpge+0xe>
     54a:	2000      	movs	r0, #0
     54c:	bd10      	pop	{r4, pc}
     54e:	2001      	movs	r0, #1
     550:	bd10      	pop	{r4, pc}
     552:	46c0      	nop			; (mov r8, r8)

00000554 <__aeabi_cfrcmple>:
     554:	4684      	mov	ip, r0
     556:	1c08      	adds	r0, r1, #0
     558:	4661      	mov	r1, ip
     55a:	e7ff      	b.n	55c <__aeabi_cfcmpeq>

0000055c <__aeabi_cfcmpeq>:
     55c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
     55e:	f000 fbc7 	bl	cf0 <__lesf2>
     562:	2800      	cmp	r0, #0
     564:	d401      	bmi.n	56a <__aeabi_cfcmpeq+0xe>
     566:	2100      	movs	r1, #0
     568:	42c8      	cmn	r0, r1
     56a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0000056c <__aeabi_fcmpeq>:
     56c:	b510      	push	{r4, lr}
     56e:	f000 fb4f 	bl	c10 <__eqsf2>
     572:	4240      	negs	r0, r0
     574:	3001      	adds	r0, #1
     576:	bd10      	pop	{r4, pc}

00000578 <__aeabi_fcmplt>:
     578:	b510      	push	{r4, lr}
     57a:	f000 fbb9 	bl	cf0 <__lesf2>
     57e:	2800      	cmp	r0, #0
     580:	db01      	blt.n	586 <__aeabi_fcmplt+0xe>
     582:	2000      	movs	r0, #0
     584:	bd10      	pop	{r4, pc}
     586:	2001      	movs	r0, #1
     588:	bd10      	pop	{r4, pc}
     58a:	46c0      	nop			; (mov r8, r8)

0000058c <__aeabi_fcmple>:
     58c:	b510      	push	{r4, lr}
     58e:	f000 fbaf 	bl	cf0 <__lesf2>
     592:	2800      	cmp	r0, #0
     594:	dd01      	ble.n	59a <__aeabi_fcmple+0xe>
     596:	2000      	movs	r0, #0
     598:	bd10      	pop	{r4, pc}
     59a:	2001      	movs	r0, #1
     59c:	bd10      	pop	{r4, pc}
     59e:	46c0      	nop			; (mov r8, r8)

000005a0 <__aeabi_fcmpgt>:
     5a0:	b510      	push	{r4, lr}
     5a2:	f000 fb5d 	bl	c60 <__gesf2>
     5a6:	2800      	cmp	r0, #0
     5a8:	dc01      	bgt.n	5ae <__aeabi_fcmpgt+0xe>
     5aa:	2000      	movs	r0, #0
     5ac:	bd10      	pop	{r4, pc}
     5ae:	2001      	movs	r0, #1
     5b0:	bd10      	pop	{r4, pc}
     5b2:	46c0      	nop			; (mov r8, r8)

000005b4 <__aeabi_fcmpge>:
     5b4:	b510      	push	{r4, lr}
     5b6:	f000 fb53 	bl	c60 <__gesf2>
     5ba:	2800      	cmp	r0, #0
     5bc:	da01      	bge.n	5c2 <__aeabi_fcmpge+0xe>
     5be:	2000      	movs	r0, #0
     5c0:	bd10      	pop	{r4, pc}
     5c2:	2001      	movs	r0, #1
     5c4:	bd10      	pop	{r4, pc}
     5c6:	46c0      	nop			; (mov r8, r8)

000005c8 <__aeabi_f2uiz>:
     5c8:	219e      	movs	r1, #158	; 0x9e
     5ca:	b510      	push	{r4, lr}
     5cc:	05c9      	lsls	r1, r1, #23
     5ce:	1c04      	adds	r4, r0, #0
     5d0:	f7ff fff0 	bl	5b4 <__aeabi_fcmpge>
     5d4:	2800      	cmp	r0, #0
     5d6:	d103      	bne.n	5e0 <__aeabi_f2uiz+0x18>
     5d8:	1c20      	adds	r0, r4, #0
     5da:	f000 fed7 	bl	138c <__aeabi_f2iz>
     5de:	bd10      	pop	{r4, pc}
     5e0:	229e      	movs	r2, #158	; 0x9e
     5e2:	1c20      	adds	r0, r4, #0
     5e4:	05d1      	lsls	r1, r2, #23
     5e6:	f000 fcfb 	bl	fe0 <__aeabi_fsub>
     5ea:	f000 fecf 	bl	138c <__aeabi_f2iz>
     5ee:	2380      	movs	r3, #128	; 0x80
     5f0:	061c      	lsls	r4, r3, #24
     5f2:	1900      	adds	r0, r0, r4
     5f4:	e7f3      	b.n	5de <__aeabi_f2uiz+0x16>
     5f6:	46c0      	nop			; (mov r8, r8)

000005f8 <__aeabi_fadd>:
     5f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     5fa:	0243      	lsls	r3, r0, #9
     5fc:	0042      	lsls	r2, r0, #1
     5fe:	024f      	lsls	r7, r1, #9
     600:	004c      	lsls	r4, r1, #1
     602:	0fc0      	lsrs	r0, r0, #31
     604:	099b      	lsrs	r3, r3, #6
     606:	0e12      	lsrs	r2, r2, #24
     608:	1c06      	adds	r6, r0, #0
     60a:	469c      	mov	ip, r3
     60c:	0e24      	lsrs	r4, r4, #24
     60e:	0fc9      	lsrs	r1, r1, #31
     610:	09bf      	lsrs	r7, r7, #6
     612:	4288      	cmp	r0, r1
     614:	d054      	beq.n	6c0 <__aeabi_fadd+0xc8>
     616:	1b15      	subs	r5, r2, r4
     618:	2d00      	cmp	r5, #0
     61a:	dc00      	bgt.n	61e <__aeabi_fadd+0x26>
     61c:	e07b      	b.n	716 <__aeabi_fadd+0x11e>
     61e:	2c00      	cmp	r4, #0
     620:	d13e      	bne.n	6a0 <__aeabi_fadd+0xa8>
     622:	2f00      	cmp	r7, #0
     624:	d061      	beq.n	6ea <__aeabi_fadd+0xf2>
     626:	3d01      	subs	r5, #1
     628:	2d00      	cmp	r5, #0
     62a:	d000      	beq.n	62e <__aeabi_fadd+0x36>
     62c:	e0a8      	b.n	780 <__aeabi_fadd+0x188>
     62e:	1bdb      	subs	r3, r3, r7
     630:	1c14      	adds	r4, r2, #0
     632:	1c06      	adds	r6, r0, #0
     634:	0159      	lsls	r1, r3, #5
     636:	d541      	bpl.n	6bc <__aeabi_fadd+0xc4>
     638:	019a      	lsls	r2, r3, #6
     63a:	0995      	lsrs	r5, r2, #6
     63c:	1c28      	adds	r0, r5, #0
     63e:	f001 ffa1 	bl	2584 <__clzsi2>
     642:	3805      	subs	r0, #5
     644:	4085      	lsls	r5, r0
     646:	4284      	cmp	r4, r0
     648:	dd00      	ble.n	64c <__aeabi_fadd+0x54>
     64a:	e076      	b.n	73a <__aeabi_fadd+0x142>
     64c:	1b00      	subs	r0, r0, r4
     64e:	241f      	movs	r4, #31
     650:	1c2b      	adds	r3, r5, #0
     652:	1c41      	adds	r1, r0, #1
     654:	1a22      	subs	r2, r4, r0
     656:	40cb      	lsrs	r3, r1
     658:	4095      	lsls	r5, r2
     65a:	1c1f      	adds	r7, r3, #0
     65c:	1c2b      	adds	r3, r5, #0
     65e:	1e5d      	subs	r5, r3, #1
     660:	41ab      	sbcs	r3, r5
     662:	433b      	orrs	r3, r7
     664:	2501      	movs	r5, #1
     666:	2400      	movs	r4, #0
     668:	200f      	movs	r0, #15
     66a:	4018      	ands	r0, r3
     66c:	2804      	cmp	r0, #4
     66e:	d000      	beq.n	672 <__aeabi_fadd+0x7a>
     670:	3304      	adds	r3, #4
     672:	2101      	movs	r1, #1
     674:	400e      	ands	r6, r1
     676:	0158      	lsls	r0, r3, #5
     678:	d505      	bpl.n	686 <__aeabi_fadd+0x8e>
     67a:	2dff      	cmp	r5, #255	; 0xff
     67c:	d05a      	beq.n	734 <__aeabi_fadd+0x13c>
     67e:	4cb3      	ldr	r4, [pc, #716]	; (94c <__aeabi_fadd+0x354>)
     680:	4023      	ands	r3, r4
     682:	1c2c      	adds	r4, r5, #0
     684:	3501      	adds	r5, #1
     686:	b2ed      	uxtb	r5, r5
     688:	08d9      	lsrs	r1, r3, #3
     68a:	2d01      	cmp	r5, #1
     68c:	dd3b      	ble.n	706 <__aeabi_fadd+0x10e>
     68e:	024b      	lsls	r3, r1, #9
     690:	0a59      	lsrs	r1, r3, #9
     692:	b2e4      	uxtb	r4, r4
     694:	05e4      	lsls	r4, r4, #23
     696:	4321      	orrs	r1, r4
     698:	07f6      	lsls	r6, r6, #31
     69a:	1c08      	adds	r0, r1, #0
     69c:	4330      	orrs	r0, r6
     69e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     6a0:	2aff      	cmp	r2, #255	; 0xff
     6a2:	d02b      	beq.n	6fc <__aeabi_fadd+0x104>
     6a4:	2180      	movs	r1, #128	; 0x80
     6a6:	04cc      	lsls	r4, r1, #19
     6a8:	4327      	orrs	r7, r4
     6aa:	2301      	movs	r3, #1
     6ac:	2d1b      	cmp	r5, #27
     6ae:	dd49      	ble.n	744 <__aeabi_fadd+0x14c>
     6b0:	4667      	mov	r7, ip
     6b2:	1afb      	subs	r3, r7, r3
     6b4:	1c14      	adds	r4, r2, #0
     6b6:	1c06      	adds	r6, r0, #0
     6b8:	0159      	lsls	r1, r3, #5
     6ba:	d4bd      	bmi.n	638 <__aeabi_fadd+0x40>
     6bc:	1c65      	adds	r5, r4, #1
     6be:	e7d3      	b.n	668 <__aeabi_fadd+0x70>
     6c0:	1b15      	subs	r5, r2, r4
     6c2:	2d00      	cmp	r5, #0
     6c4:	dd4f      	ble.n	766 <__aeabi_fadd+0x16e>
     6c6:	2c00      	cmp	r4, #0
     6c8:	d013      	beq.n	6f2 <__aeabi_fadd+0xfa>
     6ca:	2aff      	cmp	r2, #255	; 0xff
     6cc:	d05a      	beq.n	784 <__aeabi_fadd+0x18c>
     6ce:	2480      	movs	r4, #128	; 0x80
     6d0:	04e1      	lsls	r1, r4, #19
     6d2:	430f      	orrs	r7, r1
     6d4:	2301      	movs	r3, #1
     6d6:	2d1b      	cmp	r5, #27
     6d8:	dc00      	bgt.n	6dc <__aeabi_fadd+0xe4>
     6da:	e0b0      	b.n	83e <__aeabi_fadd+0x246>
     6dc:	4463      	add	r3, ip
     6de:	1c14      	adds	r4, r2, #0
     6e0:	0159      	lsls	r1, r3, #5
     6e2:	d455      	bmi.n	790 <__aeabi_fadd+0x198>
     6e4:	1c65      	adds	r5, r4, #1
     6e6:	1c06      	adds	r6, r0, #0
     6e8:	e7be      	b.n	668 <__aeabi_fadd+0x70>
     6ea:	1c55      	adds	r5, r2, #1
     6ec:	1c14      	adds	r4, r2, #0
     6ee:	1c06      	adds	r6, r0, #0
     6f0:	e7ba      	b.n	668 <__aeabi_fadd+0x70>
     6f2:	2f00      	cmp	r7, #0
     6f4:	d17c      	bne.n	7f0 <__aeabi_fadd+0x1f8>
     6f6:	1c55      	adds	r5, r2, #1
     6f8:	1c14      	adds	r4, r2, #0
     6fa:	e7b5      	b.n	668 <__aeabi_fadd+0x70>
     6fc:	2780      	movs	r7, #128	; 0x80
     6fe:	4663      	mov	r3, ip
     700:	007d      	lsls	r5, r7, #1
     702:	24ff      	movs	r4, #255	; 0xff
     704:	e7b0      	b.n	668 <__aeabi_fadd+0x70>
     706:	2900      	cmp	r1, #0
     708:	d0c3      	beq.n	692 <__aeabi_fadd+0x9a>
     70a:	2c00      	cmp	r4, #0
     70c:	d028      	beq.n	760 <__aeabi_fadd+0x168>
     70e:	2780      	movs	r7, #128	; 0x80
     710:	03fa      	lsls	r2, r7, #15
     712:	4311      	orrs	r1, r2
     714:	e7bb      	b.n	68e <__aeabi_fadd+0x96>
     716:	2d00      	cmp	r5, #0
     718:	d147      	bne.n	7aa <__aeabi_fadd+0x1b2>
     71a:	1c50      	adds	r0, r2, #1
     71c:	b2c3      	uxtb	r3, r0
     71e:	2b01      	cmp	r3, #1
     720:	dc00      	bgt.n	724 <__aeabi_fadd+0x12c>
     722:	e096      	b.n	852 <__aeabi_fadd+0x25a>
     724:	4664      	mov	r4, ip
     726:	1be5      	subs	r5, r4, r7
     728:	0168      	lsls	r0, r5, #5
     72a:	d558      	bpl.n	7de <__aeabi_fadd+0x1e6>
     72c:	1b3d      	subs	r5, r7, r4
     72e:	1c0e      	adds	r6, r1, #0
     730:	1c14      	adds	r4, r2, #0
     732:	e783      	b.n	63c <__aeabi_fadd+0x44>
     734:	24ff      	movs	r4, #255	; 0xff
     736:	2100      	movs	r1, #0
     738:	e7ac      	b.n	694 <__aeabi_fadd+0x9c>
     73a:	4b84      	ldr	r3, [pc, #528]	; (94c <__aeabi_fadd+0x354>)
     73c:	1a24      	subs	r4, r4, r0
     73e:	402b      	ands	r3, r5
     740:	1c65      	adds	r5, r4, #1
     742:	e791      	b.n	668 <__aeabi_fadd+0x70>
     744:	1c3e      	adds	r6, r7, #0
     746:	2120      	movs	r1, #32
     748:	40ee      	lsrs	r6, r5
     74a:	1b4d      	subs	r5, r1, r5
     74c:	40af      	lsls	r7, r5
     74e:	1c3b      	adds	r3, r7, #0
     750:	1e5f      	subs	r7, r3, #1
     752:	41bb      	sbcs	r3, r7
     754:	4333      	orrs	r3, r6
     756:	4667      	mov	r7, ip
     758:	1afb      	subs	r3, r7, r3
     75a:	1c14      	adds	r4, r2, #0
     75c:	1c06      	adds	r6, r0, #0
     75e:	e7ab      	b.n	6b8 <__aeabi_fadd+0xc0>
     760:	0248      	lsls	r0, r1, #9
     762:	0a41      	lsrs	r1, r0, #9
     764:	e796      	b.n	694 <__aeabi_fadd+0x9c>
     766:	2d00      	cmp	r5, #0
     768:	d17f      	bne.n	86a <__aeabi_fadd+0x272>
     76a:	1c54      	adds	r4, r2, #1
     76c:	b2e1      	uxtb	r1, r4
     76e:	2901      	cmp	r1, #1
     770:	dd53      	ble.n	81a <__aeabi_fadd+0x222>
     772:	2cff      	cmp	r4, #255	; 0xff
     774:	d100      	bne.n	778 <__aeabi_fadd+0x180>
     776:	e09b      	b.n	8b0 <__aeabi_fadd+0x2b8>
     778:	18fb      	adds	r3, r7, r3
     77a:	085b      	lsrs	r3, r3, #1
     77c:	1c95      	adds	r5, r2, #2
     77e:	e773      	b.n	668 <__aeabi_fadd+0x70>
     780:	2aff      	cmp	r2, #255	; 0xff
     782:	d192      	bne.n	6aa <__aeabi_fadd+0xb2>
     784:	1c06      	adds	r6, r0, #0
     786:	2080      	movs	r0, #128	; 0x80
     788:	4663      	mov	r3, ip
     78a:	0045      	lsls	r5, r0, #1
     78c:	24ff      	movs	r4, #255	; 0xff
     78e:	e76b      	b.n	668 <__aeabi_fadd+0x70>
     790:	1c67      	adds	r7, r4, #1
     792:	2fff      	cmp	r7, #255	; 0xff
     794:	d03c      	beq.n	810 <__aeabi_fadd+0x218>
     796:	4a6d      	ldr	r2, [pc, #436]	; (94c <__aeabi_fadd+0x354>)
     798:	2601      	movs	r6, #1
     79a:	401e      	ands	r6, r3
     79c:	4013      	ands	r3, r2
     79e:	085b      	lsrs	r3, r3, #1
     7a0:	4333      	orrs	r3, r6
     7a2:	1ca5      	adds	r5, r4, #2
     7a4:	1c06      	adds	r6, r0, #0
     7a6:	1c3c      	adds	r4, r7, #0
     7a8:	e75e      	b.n	668 <__aeabi_fadd+0x70>
     7aa:	4268      	negs	r0, r5
     7ac:	2a00      	cmp	r2, #0
     7ae:	d025      	beq.n	7fc <__aeabi_fadd+0x204>
     7b0:	2cff      	cmp	r4, #255	; 0xff
     7b2:	d070      	beq.n	896 <__aeabi_fadd+0x29e>
     7b4:	2280      	movs	r2, #128	; 0x80
     7b6:	04d6      	lsls	r6, r2, #19
     7b8:	1c1d      	adds	r5, r3, #0
     7ba:	4335      	orrs	r5, r6
     7bc:	46ac      	mov	ip, r5
     7be:	2601      	movs	r6, #1
     7c0:	281b      	cmp	r0, #27
     7c2:	dc09      	bgt.n	7d8 <__aeabi_fadd+0x1e0>
     7c4:	4662      	mov	r2, ip
     7c6:	2520      	movs	r5, #32
     7c8:	40c2      	lsrs	r2, r0
     7ca:	1a2b      	subs	r3, r5, r0
     7cc:	4660      	mov	r0, ip
     7ce:	4098      	lsls	r0, r3
     7d0:	1c06      	adds	r6, r0, #0
     7d2:	1e70      	subs	r0, r6, #1
     7d4:	4186      	sbcs	r6, r0
     7d6:	4316      	orrs	r6, r2
     7d8:	1bbb      	subs	r3, r7, r6
     7da:	1c0e      	adds	r6, r1, #0
     7dc:	e72a      	b.n	634 <__aeabi_fadd+0x3c>
     7de:	1c14      	adds	r4, r2, #0
     7e0:	2d00      	cmp	r5, #0
     7e2:	d000      	beq.n	7e6 <__aeabi_fadd+0x1ee>
     7e4:	e72a      	b.n	63c <__aeabi_fadd+0x44>
     7e6:	2600      	movs	r6, #0
     7e8:	2501      	movs	r5, #1
     7ea:	2304      	movs	r3, #4
     7ec:	2400      	movs	r4, #0
     7ee:	e742      	b.n	676 <__aeabi_fadd+0x7e>
     7f0:	3d01      	subs	r5, #1
     7f2:	2d00      	cmp	r5, #0
     7f4:	d108      	bne.n	808 <__aeabi_fadd+0x210>
     7f6:	18fb      	adds	r3, r7, r3
     7f8:	1c14      	adds	r4, r2, #0
     7fa:	e771      	b.n	6e0 <__aeabi_fadd+0xe8>
     7fc:	2b00      	cmp	r3, #0
     7fe:	d150      	bne.n	8a2 <__aeabi_fadd+0x2aa>
     800:	1c65      	adds	r5, r4, #1
     802:	1c3b      	adds	r3, r7, #0
     804:	1c0e      	adds	r6, r1, #0
     806:	e72f      	b.n	668 <__aeabi_fadd+0x70>
     808:	2aff      	cmp	r2, #255	; 0xff
     80a:	d000      	beq.n	80e <__aeabi_fadd+0x216>
     80c:	e762      	b.n	6d4 <__aeabi_fadd+0xdc>
     80e:	e7b9      	b.n	784 <__aeabi_fadd+0x18c>
     810:	2380      	movs	r3, #128	; 0x80
     812:	005d      	lsls	r5, r3, #1
     814:	24ff      	movs	r4, #255	; 0xff
     816:	2304      	movs	r3, #4
     818:	e72d      	b.n	676 <__aeabi_fadd+0x7e>
     81a:	2a00      	cmp	r2, #0
     81c:	d17c      	bne.n	918 <__aeabi_fadd+0x320>
     81e:	2b00      	cmp	r3, #0
     820:	d100      	bne.n	824 <__aeabi_fadd+0x22c>
     822:	e0a0      	b.n	966 <__aeabi_fadd+0x36e>
     824:	2f00      	cmp	r7, #0
     826:	d100      	bne.n	82a <__aeabi_fadd+0x232>
     828:	e0ae      	b.n	988 <__aeabi_fadd+0x390>
     82a:	18fb      	adds	r3, r7, r3
     82c:	0159      	lsls	r1, r3, #5
     82e:	d400      	bmi.n	832 <__aeabi_fadd+0x23a>
     830:	e0af      	b.n	992 <__aeabi_fadd+0x39a>
     832:	4e46      	ldr	r6, [pc, #280]	; (94c <__aeabi_fadd+0x354>)
     834:	2502      	movs	r5, #2
     836:	4033      	ands	r3, r6
     838:	2401      	movs	r4, #1
     83a:	1c06      	adds	r6, r0, #0
     83c:	e714      	b.n	668 <__aeabi_fadd+0x70>
     83e:	1c3c      	adds	r4, r7, #0
     840:	2320      	movs	r3, #32
     842:	40ec      	lsrs	r4, r5
     844:	1b5d      	subs	r5, r3, r5
     846:	40af      	lsls	r7, r5
     848:	1c3b      	adds	r3, r7, #0
     84a:	1e5f      	subs	r7, r3, #1
     84c:	41bb      	sbcs	r3, r7
     84e:	4323      	orrs	r3, r4
     850:	e744      	b.n	6dc <__aeabi_fadd+0xe4>
     852:	2a00      	cmp	r2, #0
     854:	d112      	bne.n	87c <__aeabi_fadd+0x284>
     856:	4665      	mov	r5, ip
     858:	2d00      	cmp	r5, #0
     85a:	d141      	bne.n	8e0 <__aeabi_fadd+0x2e8>
     85c:	2f00      	cmp	r7, #0
     85e:	d0c2      	beq.n	7e6 <__aeabi_fadd+0x1ee>
     860:	1c3b      	adds	r3, r7, #0
     862:	1c0e      	adds	r6, r1, #0
     864:	2501      	movs	r5, #1
     866:	2400      	movs	r4, #0
     868:	e6fe      	b.n	668 <__aeabi_fadd+0x70>
     86a:	426d      	negs	r5, r5
     86c:	2a00      	cmp	r2, #0
     86e:	d123      	bne.n	8b8 <__aeabi_fadd+0x2c0>
     870:	2b00      	cmp	r3, #0
     872:	d166      	bne.n	942 <__aeabi_fadd+0x34a>
     874:	1c65      	adds	r5, r4, #1
     876:	1c3b      	adds	r3, r7, #0
     878:	1c06      	adds	r6, r0, #0
     87a:	e6f5      	b.n	668 <__aeabi_fadd+0x70>
     87c:	4662      	mov	r2, ip
     87e:	2a00      	cmp	r2, #0
     880:	d138      	bne.n	8f4 <__aeabi_fadd+0x2fc>
     882:	2f00      	cmp	r7, #0
     884:	d107      	bne.n	896 <__aeabi_fadd+0x29e>
     886:	2280      	movs	r2, #128	; 0x80
     888:	2600      	movs	r6, #0
     88a:	0055      	lsls	r5, r2, #1
     88c:	4b30      	ldr	r3, [pc, #192]	; (950 <__aeabi_fadd+0x358>)
     88e:	24ff      	movs	r4, #255	; 0xff
     890:	e6f1      	b.n	676 <__aeabi_fadd+0x7e>
     892:	2cff      	cmp	r4, #255	; 0xff
     894:	d193      	bne.n	7be <__aeabi_fadd+0x1c6>
     896:	1c3b      	adds	r3, r7, #0
     898:	2780      	movs	r7, #128	; 0x80
     89a:	1c0e      	adds	r6, r1, #0
     89c:	007d      	lsls	r5, r7, #1
     89e:	24ff      	movs	r4, #255	; 0xff
     8a0:	e6e2      	b.n	668 <__aeabi_fadd+0x70>
     8a2:	3801      	subs	r0, #1
     8a4:	2800      	cmp	r0, #0
     8a6:	d1f4      	bne.n	892 <__aeabi_fadd+0x29a>
     8a8:	4666      	mov	r6, ip
     8aa:	1bbb      	subs	r3, r7, r6
     8ac:	1c0e      	adds	r6, r1, #0
     8ae:	e6c1      	b.n	634 <__aeabi_fadd+0x3c>
     8b0:	2780      	movs	r7, #128	; 0x80
     8b2:	007d      	lsls	r5, r7, #1
     8b4:	2304      	movs	r3, #4
     8b6:	e6de      	b.n	676 <__aeabi_fadd+0x7e>
     8b8:	2cff      	cmp	r4, #255	; 0xff
     8ba:	d05b      	beq.n	974 <__aeabi_fadd+0x37c>
     8bc:	2280      	movs	r2, #128	; 0x80
     8be:	04d1      	lsls	r1, r2, #19
     8c0:	430b      	orrs	r3, r1
     8c2:	469c      	mov	ip, r3
     8c4:	2301      	movs	r3, #1
     8c6:	2d1b      	cmp	r5, #27
     8c8:	dc08      	bgt.n	8dc <__aeabi_fadd+0x2e4>
     8ca:	2120      	movs	r1, #32
     8cc:	4662      	mov	r2, ip
     8ce:	40ea      	lsrs	r2, r5
     8d0:	4663      	mov	r3, ip
     8d2:	1b4d      	subs	r5, r1, r5
     8d4:	40ab      	lsls	r3, r5
     8d6:	1e59      	subs	r1, r3, #1
     8d8:	418b      	sbcs	r3, r1
     8da:	4313      	orrs	r3, r2
     8dc:	19db      	adds	r3, r3, r7
     8de:	e6ff      	b.n	6e0 <__aeabi_fadd+0xe8>
     8e0:	2f00      	cmp	r7, #0
     8e2:	d037      	beq.n	954 <__aeabi_fadd+0x35c>
     8e4:	1beb      	subs	r3, r5, r7
     8e6:	015a      	lsls	r2, r3, #5
     8e8:	d54a      	bpl.n	980 <__aeabi_fadd+0x388>
     8ea:	1b7b      	subs	r3, r7, r5
     8ec:	1c0e      	adds	r6, r1, #0
     8ee:	2501      	movs	r5, #1
     8f0:	2400      	movs	r4, #0
     8f2:	e6b9      	b.n	668 <__aeabi_fadd+0x70>
     8f4:	2f00      	cmp	r7, #0
     8f6:	d100      	bne.n	8fa <__aeabi_fadd+0x302>
     8f8:	e700      	b.n	6fc <__aeabi_fadd+0x104>
     8fa:	2080      	movs	r0, #128	; 0x80
     8fc:	08d3      	lsrs	r3, r2, #3
     8fe:	03c4      	lsls	r4, r0, #15
     900:	4223      	tst	r3, r4
     902:	d004      	beq.n	90e <__aeabi_fadd+0x316>
     904:	08ff      	lsrs	r7, r7, #3
     906:	4227      	tst	r7, r4
     908:	d101      	bne.n	90e <__aeabi_fadd+0x316>
     90a:	1c3b      	adds	r3, r7, #0
     90c:	1c0e      	adds	r6, r1, #0
     90e:	2180      	movs	r1, #128	; 0x80
     910:	00db      	lsls	r3, r3, #3
     912:	004d      	lsls	r5, r1, #1
     914:	24ff      	movs	r4, #255	; 0xff
     916:	e6a7      	b.n	668 <__aeabi_fadd+0x70>
     918:	2b00      	cmp	r3, #0
     91a:	d01f      	beq.n	95c <__aeabi_fadd+0x364>
     91c:	2f00      	cmp	r7, #0
     91e:	d100      	bne.n	922 <__aeabi_fadd+0x32a>
     920:	e6ec      	b.n	6fc <__aeabi_fadd+0x104>
     922:	2280      	movs	r2, #128	; 0x80
     924:	08de      	lsrs	r6, r3, #3
     926:	03d5      	lsls	r5, r2, #15
     928:	1c31      	adds	r1, r6, #0
     92a:	422e      	tst	r6, r5
     92c:	d003      	beq.n	936 <__aeabi_fadd+0x33e>
     92e:	08f9      	lsrs	r1, r7, #3
     930:	4229      	tst	r1, r5
     932:	d000      	beq.n	936 <__aeabi_fadd+0x33e>
     934:	1c31      	adds	r1, r6, #0
     936:	1c06      	adds	r6, r0, #0
     938:	2080      	movs	r0, #128	; 0x80
     93a:	00cb      	lsls	r3, r1, #3
     93c:	0045      	lsls	r5, r0, #1
     93e:	24ff      	movs	r4, #255	; 0xff
     940:	e692      	b.n	668 <__aeabi_fadd+0x70>
     942:	3d01      	subs	r5, #1
     944:	2d00      	cmp	r5, #0
     946:	d113      	bne.n	970 <__aeabi_fadd+0x378>
     948:	18fb      	adds	r3, r7, r3
     94a:	e6c9      	b.n	6e0 <__aeabi_fadd+0xe8>
     94c:	fbffffff 	.word	0xfbffffff
     950:	03fffffc 	.word	0x03fffffc
     954:	4663      	mov	r3, ip
     956:	2501      	movs	r5, #1
     958:	2400      	movs	r4, #0
     95a:	e685      	b.n	668 <__aeabi_fadd+0x70>
     95c:	2480      	movs	r4, #128	; 0x80
     95e:	0065      	lsls	r5, r4, #1
     960:	1c3b      	adds	r3, r7, #0
     962:	24ff      	movs	r4, #255	; 0xff
     964:	e680      	b.n	668 <__aeabi_fadd+0x70>
     966:	1c3b      	adds	r3, r7, #0
     968:	1c06      	adds	r6, r0, #0
     96a:	2501      	movs	r5, #1
     96c:	2400      	movs	r4, #0
     96e:	e67b      	b.n	668 <__aeabi_fadd+0x70>
     970:	2cff      	cmp	r4, #255	; 0xff
     972:	d1a7      	bne.n	8c4 <__aeabi_fadd+0x2cc>
     974:	1c3b      	adds	r3, r7, #0
     976:	2780      	movs	r7, #128	; 0x80
     978:	1c06      	adds	r6, r0, #0
     97a:	007d      	lsls	r5, r7, #1
     97c:	24ff      	movs	r4, #255	; 0xff
     97e:	e673      	b.n	668 <__aeabi_fadd+0x70>
     980:	2b00      	cmp	r3, #0
     982:	d100      	bne.n	986 <__aeabi_fadd+0x38e>
     984:	e72f      	b.n	7e6 <__aeabi_fadd+0x1ee>
     986:	e66d      	b.n	664 <__aeabi_fadd+0x6c>
     988:	4663      	mov	r3, ip
     98a:	1c06      	adds	r6, r0, #0
     98c:	2501      	movs	r5, #1
     98e:	2400      	movs	r4, #0
     990:	e66a      	b.n	668 <__aeabi_fadd+0x70>
     992:	1c06      	adds	r6, r0, #0
     994:	2501      	movs	r5, #1
     996:	2400      	movs	r4, #0
     998:	e666      	b.n	668 <__aeabi_fadd+0x70>
     99a:	46c0      	nop			; (mov r8, r8)

0000099c <__aeabi_fdiv>:
     99c:	b5f0      	push	{r4, r5, r6, r7, lr}
     99e:	465f      	mov	r7, fp
     9a0:	4656      	mov	r6, sl
     9a2:	464d      	mov	r5, r9
     9a4:	4644      	mov	r4, r8
     9a6:	b4f0      	push	{r4, r5, r6, r7}
     9a8:	0245      	lsls	r5, r0, #9
     9aa:	0044      	lsls	r4, r0, #1
     9ac:	b083      	sub	sp, #12
     9ae:	1c0e      	adds	r6, r1, #0
     9b0:	0a6d      	lsrs	r5, r5, #9
     9b2:	0e24      	lsrs	r4, r4, #24
     9b4:	0fc7      	lsrs	r7, r0, #31
     9b6:	2c00      	cmp	r4, #0
     9b8:	d107      	bne.n	9ca <__aeabi_fdiv+0x2e>
     9ba:	2d00      	cmp	r5, #0
     9bc:	d000      	beq.n	9c0 <__aeabi_fdiv+0x24>
     9be:	e091      	b.n	ae4 <__aeabi_fdiv+0x148>
     9c0:	2104      	movs	r1, #4
     9c2:	2201      	movs	r2, #1
     9c4:	4688      	mov	r8, r1
     9c6:	4692      	mov	sl, r2
     9c8:	e009      	b.n	9de <__aeabi_fdiv+0x42>
     9ca:	2cff      	cmp	r4, #255	; 0xff
     9cc:	d055      	beq.n	a7a <__aeabi_fdiv+0xde>
     9ce:	2380      	movs	r3, #128	; 0x80
     9d0:	0418      	lsls	r0, r3, #16
     9d2:	2100      	movs	r1, #0
     9d4:	4305      	orrs	r5, r0
     9d6:	00ed      	lsls	r5, r5, #3
     9d8:	3c7f      	subs	r4, #127	; 0x7f
     9da:	4688      	mov	r8, r1
     9dc:	468a      	mov	sl, r1
     9de:	1c33      	adds	r3, r6, #0
     9e0:	0058      	lsls	r0, r3, #1
     9e2:	0276      	lsls	r6, r6, #9
     9e4:	0fd9      	lsrs	r1, r3, #31
     9e6:	0a76      	lsrs	r6, r6, #9
     9e8:	0e00      	lsrs	r0, r0, #24
     9ea:	468b      	mov	fp, r1
     9ec:	d14c      	bne.n	a88 <__aeabi_fdiv+0xec>
     9ee:	2201      	movs	r2, #1
     9f0:	4694      	mov	ip, r2
     9f2:	2e00      	cmp	r6, #0
     9f4:	d000      	beq.n	9f8 <__aeabi_fdiv+0x5c>
     9f6:	e081      	b.n	afc <__aeabi_fdiv+0x160>
     9f8:	465b      	mov	r3, fp
     9fa:	407b      	eors	r3, r7
     9fc:	4662      	mov	r2, ip
     9fe:	4641      	mov	r1, r8
     a00:	9301      	str	r3, [sp, #4]
     a02:	430a      	orrs	r2, r1
     a04:	2a0f      	cmp	r2, #15
     a06:	d950      	bls.n	aaa <__aeabi_fdiv+0x10e>
     a08:	1a20      	subs	r0, r4, r0
     a0a:	0169      	lsls	r1, r5, #5
     a0c:	4681      	mov	r9, r0
     a0e:	0175      	lsls	r5, r6, #5
     a10:	42a9      	cmp	r1, r5
     a12:	d300      	bcc.n	a16 <__aeabi_fdiv+0x7a>
     a14:	e0b3      	b.n	b7e <__aeabi_fdiv+0x1e2>
     a16:	2201      	movs	r2, #1
     a18:	4253      	negs	r3, r2
     a1a:	4499      	add	r9, r3
     a1c:	241b      	movs	r4, #27
     a1e:	2600      	movs	r6, #0
     a20:	2701      	movs	r7, #1
     a22:	1e62      	subs	r2, r4, #1
     a24:	1c38      	adds	r0, r7, #0
     a26:	4010      	ands	r0, r2
     a28:	004b      	lsls	r3, r1, #1
     a2a:	0076      	lsls	r6, r6, #1
     a2c:	2900      	cmp	r1, #0
     a2e:	da00      	bge.n	a32 <__aeabi_fdiv+0x96>
     a30:	e0a9      	b.n	b86 <__aeabi_fdiv+0x1ea>
     a32:	429d      	cmp	r5, r3
     a34:	d800      	bhi.n	a38 <__aeabi_fdiv+0x9c>
     a36:	e0a6      	b.n	b86 <__aeabi_fdiv+0x1ea>
     a38:	3c01      	subs	r4, #1
     a3a:	2c00      	cmp	r4, #0
     a3c:	dc00      	bgt.n	a40 <__aeabi_fdiv+0xa4>
     a3e:	e0ab      	b.n	b98 <__aeabi_fdiv+0x1fc>
     a40:	2800      	cmp	r0, #0
     a42:	d00c      	beq.n	a5e <__aeabi_fdiv+0xc2>
     a44:	1c19      	adds	r1, r3, #0
     a46:	0076      	lsls	r6, r6, #1
     a48:	005b      	lsls	r3, r3, #1
     a4a:	2900      	cmp	r1, #0
     a4c:	db01      	blt.n	a52 <__aeabi_fdiv+0xb6>
     a4e:	429d      	cmp	r5, r3
     a50:	d801      	bhi.n	a56 <__aeabi_fdiv+0xba>
     a52:	1b5b      	subs	r3, r3, r5
     a54:	433e      	orrs	r6, r7
     a56:	3c01      	subs	r4, #1
     a58:	2c00      	cmp	r4, #0
     a5a:	dc00      	bgt.n	a5e <__aeabi_fdiv+0xc2>
     a5c:	e09c      	b.n	b98 <__aeabi_fdiv+0x1fc>
     a5e:	0059      	lsls	r1, r3, #1
     a60:	0072      	lsls	r2, r6, #1
     a62:	2b00      	cmp	r3, #0
     a64:	db01      	blt.n	a6a <__aeabi_fdiv+0xce>
     a66:	428d      	cmp	r5, r1
     a68:	d801      	bhi.n	a6e <__aeabi_fdiv+0xd2>
     a6a:	1b49      	subs	r1, r1, r5
     a6c:	433a      	orrs	r2, r7
     a6e:	3c01      	subs	r4, #1
     a70:	004b      	lsls	r3, r1, #1
     a72:	0056      	lsls	r6, r2, #1
     a74:	2900      	cmp	r1, #0
     a76:	daea      	bge.n	a4e <__aeabi_fdiv+0xb2>
     a78:	e7eb      	b.n	a52 <__aeabi_fdiv+0xb6>
     a7a:	2d00      	cmp	r5, #0
     a7c:	d12d      	bne.n	ada <__aeabi_fdiv+0x13e>
     a7e:	2008      	movs	r0, #8
     a80:	2102      	movs	r1, #2
     a82:	4680      	mov	r8, r0
     a84:	468a      	mov	sl, r1
     a86:	e7aa      	b.n	9de <__aeabi_fdiv+0x42>
     a88:	28ff      	cmp	r0, #255	; 0xff
     a8a:	d020      	beq.n	ace <__aeabi_fdiv+0x132>
     a8c:	2280      	movs	r2, #128	; 0x80
     a8e:	0413      	lsls	r3, r2, #16
     a90:	2100      	movs	r1, #0
     a92:	431e      	orrs	r6, r3
     a94:	468c      	mov	ip, r1
     a96:	465b      	mov	r3, fp
     a98:	407b      	eors	r3, r7
     a9a:	4662      	mov	r2, ip
     a9c:	4641      	mov	r1, r8
     a9e:	00f6      	lsls	r6, r6, #3
     aa0:	387f      	subs	r0, #127	; 0x7f
     aa2:	9301      	str	r3, [sp, #4]
     aa4:	430a      	orrs	r2, r1
     aa6:	2a0f      	cmp	r2, #15
     aa8:	d8ae      	bhi.n	a08 <__aeabi_fdiv+0x6c>
     aaa:	4956      	ldr	r1, [pc, #344]	; (c04 <__aeabi_fdiv+0x268>)
     aac:	0092      	lsls	r2, r2, #2
     aae:	588a      	ldr	r2, [r1, r2]
     ab0:	4697      	mov	pc, r2
     ab2:	9b01      	ldr	r3, [sp, #4]
     ab4:	26ff      	movs	r6, #255	; 0xff
     ab6:	2500      	movs	r5, #0
     ab8:	05f0      	lsls	r0, r6, #23
     aba:	4328      	orrs	r0, r5
     abc:	07de      	lsls	r6, r3, #31
     abe:	4330      	orrs	r0, r6
     ac0:	b003      	add	sp, #12
     ac2:	bc3c      	pop	{r2, r3, r4, r5}
     ac4:	4690      	mov	r8, r2
     ac6:	4699      	mov	r9, r3
     ac8:	46a2      	mov	sl, r4
     aca:	46ab      	mov	fp, r5
     acc:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ace:	1c33      	adds	r3, r6, #0
     ad0:	1e5a      	subs	r2, r3, #1
     ad2:	4193      	sbcs	r3, r2
     ad4:	3302      	adds	r3, #2
     ad6:	469c      	mov	ip, r3
     ad8:	e78e      	b.n	9f8 <__aeabi_fdiv+0x5c>
     ada:	220c      	movs	r2, #12
     adc:	2303      	movs	r3, #3
     ade:	4690      	mov	r8, r2
     ae0:	469a      	mov	sl, r3
     ae2:	e77c      	b.n	9de <__aeabi_fdiv+0x42>
     ae4:	1c28      	adds	r0, r5, #0
     ae6:	f001 fd4d 	bl	2584 <__clzsi2>
     aea:	2276      	movs	r2, #118	; 0x76
     aec:	1f44      	subs	r4, r0, #5
     aee:	4253      	negs	r3, r2
     af0:	40a5      	lsls	r5, r4
     af2:	1a1c      	subs	r4, r3, r0
     af4:	2000      	movs	r0, #0
     af6:	4680      	mov	r8, r0
     af8:	4682      	mov	sl, r0
     afa:	e770      	b.n	9de <__aeabi_fdiv+0x42>
     afc:	1c30      	adds	r0, r6, #0
     afe:	f001 fd41 	bl	2584 <__clzsi2>
     b02:	2376      	movs	r3, #118	; 0x76
     b04:	1f41      	subs	r1, r0, #5
     b06:	408e      	lsls	r6, r1
     b08:	425a      	negs	r2, r3
     b0a:	2100      	movs	r1, #0
     b0c:	1a10      	subs	r0, r2, r0
     b0e:	468c      	mov	ip, r1
     b10:	e772      	b.n	9f8 <__aeabi_fdiv+0x5c>
     b12:	2300      	movs	r3, #0
     b14:	4d3c      	ldr	r5, [pc, #240]	; (c08 <__aeabi_fdiv+0x26c>)
     b16:	26ff      	movs	r6, #255	; 0xff
     b18:	e7ce      	b.n	ab8 <__aeabi_fdiv+0x11c>
     b1a:	465f      	mov	r7, fp
     b1c:	1c35      	adds	r5, r6, #0
     b1e:	9701      	str	r7, [sp, #4]
     b20:	4663      	mov	r3, ip
     b22:	2b02      	cmp	r3, #2
     b24:	d0c5      	beq.n	ab2 <__aeabi_fdiv+0x116>
     b26:	2b03      	cmp	r3, #3
     b28:	d063      	beq.n	bf2 <__aeabi_fdiv+0x256>
     b2a:	2b01      	cmp	r3, #1
     b2c:	d043      	beq.n	bb6 <__aeabi_fdiv+0x21a>
     b2e:	4649      	mov	r1, r9
     b30:	317f      	adds	r1, #127	; 0x7f
     b32:	2900      	cmp	r1, #0
     b34:	dd35      	ble.n	ba2 <__aeabi_fdiv+0x206>
     b36:	270f      	movs	r7, #15
     b38:	402f      	ands	r7, r5
     b3a:	2f04      	cmp	r7, #4
     b3c:	d000      	beq.n	b40 <__aeabi_fdiv+0x1a4>
     b3e:	3504      	adds	r5, #4
     b40:	012b      	lsls	r3, r5, #4
     b42:	d503      	bpl.n	b4c <__aeabi_fdiv+0x1b0>
     b44:	4a31      	ldr	r2, [pc, #196]	; (c0c <__aeabi_fdiv+0x270>)
     b46:	4649      	mov	r1, r9
     b48:	4015      	ands	r5, r2
     b4a:	3180      	adds	r1, #128	; 0x80
     b4c:	29fe      	cmp	r1, #254	; 0xfe
     b4e:	dcb0      	bgt.n	ab2 <__aeabi_fdiv+0x116>
     b50:	01a8      	lsls	r0, r5, #6
     b52:	0a45      	lsrs	r5, r0, #9
     b54:	b2ce      	uxtb	r6, r1
     b56:	9b01      	ldr	r3, [sp, #4]
     b58:	e7ae      	b.n	ab8 <__aeabi_fdiv+0x11c>
     b5a:	2600      	movs	r6, #0
     b5c:	2500      	movs	r5, #0
     b5e:	e7ab      	b.n	ab8 <__aeabi_fdiv+0x11c>
     b60:	2080      	movs	r0, #128	; 0x80
     b62:	03c1      	lsls	r1, r0, #15
     b64:	420d      	tst	r5, r1
     b66:	d011      	beq.n	b8c <__aeabi_fdiv+0x1f0>
     b68:	420e      	tst	r6, r1
     b6a:	d10f      	bne.n	b8c <__aeabi_fdiv+0x1f0>
     b6c:	430e      	orrs	r6, r1
     b6e:	0273      	lsls	r3, r6, #9
     b70:	0a5d      	lsrs	r5, r3, #9
     b72:	26ff      	movs	r6, #255	; 0xff
     b74:	465b      	mov	r3, fp
     b76:	e79f      	b.n	ab8 <__aeabi_fdiv+0x11c>
     b78:	9701      	str	r7, [sp, #4]
     b7a:	4653      	mov	r3, sl
     b7c:	e7d1      	b.n	b22 <__aeabi_fdiv+0x186>
     b7e:	1b49      	subs	r1, r1, r5
     b80:	241a      	movs	r4, #26
     b82:	2601      	movs	r6, #1
     b84:	e74c      	b.n	a20 <__aeabi_fdiv+0x84>
     b86:	1b5b      	subs	r3, r3, r5
     b88:	433e      	orrs	r6, r7
     b8a:	e755      	b.n	a38 <__aeabi_fdiv+0x9c>
     b8c:	430d      	orrs	r5, r1
     b8e:	026a      	lsls	r2, r5, #9
     b90:	0a55      	lsrs	r5, r2, #9
     b92:	1c3b      	adds	r3, r7, #0
     b94:	26ff      	movs	r6, #255	; 0xff
     b96:	e78f      	b.n	ab8 <__aeabi_fdiv+0x11c>
     b98:	1c1d      	adds	r5, r3, #0
     b9a:	1e6b      	subs	r3, r5, #1
     b9c:	419d      	sbcs	r5, r3
     b9e:	4335      	orrs	r5, r6
     ba0:	e7c5      	b.n	b2e <__aeabi_fdiv+0x192>
     ba2:	247e      	movs	r4, #126	; 0x7e
     ba4:	4267      	negs	r7, r4
     ba6:	464a      	mov	r2, r9
     ba8:	1ab9      	subs	r1, r7, r2
     baa:	291b      	cmp	r1, #27
     bac:	dd08      	ble.n	bc0 <__aeabi_fdiv+0x224>
     bae:	9b01      	ldr	r3, [sp, #4]
     bb0:	2600      	movs	r6, #0
     bb2:	2500      	movs	r5, #0
     bb4:	e780      	b.n	ab8 <__aeabi_fdiv+0x11c>
     bb6:	9d01      	ldr	r5, [sp, #4]
     bb8:	2600      	movs	r6, #0
     bba:	402b      	ands	r3, r5
     bbc:	2500      	movs	r5, #0
     bbe:	e77b      	b.n	ab8 <__aeabi_fdiv+0x11c>
     bc0:	464e      	mov	r6, r9
     bc2:	369e      	adds	r6, #158	; 0x9e
     bc4:	1c28      	adds	r0, r5, #0
     bc6:	40b5      	lsls	r5, r6
     bc8:	1c2b      	adds	r3, r5, #0
     bca:	1e5d      	subs	r5, r3, #1
     bcc:	41ab      	sbcs	r3, r5
     bce:	40c8      	lsrs	r0, r1
     bd0:	4303      	orrs	r3, r0
     bd2:	250f      	movs	r5, #15
     bd4:	401d      	ands	r5, r3
     bd6:	2d04      	cmp	r5, #4
     bd8:	d000      	beq.n	bdc <__aeabi_fdiv+0x240>
     bda:	3304      	adds	r3, #4
     bdc:	015a      	lsls	r2, r3, #5
     bde:	d503      	bpl.n	be8 <__aeabi_fdiv+0x24c>
     be0:	9b01      	ldr	r3, [sp, #4]
     be2:	2601      	movs	r6, #1
     be4:	2500      	movs	r5, #0
     be6:	e767      	b.n	ab8 <__aeabi_fdiv+0x11c>
     be8:	019c      	lsls	r4, r3, #6
     bea:	0a65      	lsrs	r5, r4, #9
     bec:	9b01      	ldr	r3, [sp, #4]
     bee:	2600      	movs	r6, #0
     bf0:	e762      	b.n	ab8 <__aeabi_fdiv+0x11c>
     bf2:	2780      	movs	r7, #128	; 0x80
     bf4:	03fc      	lsls	r4, r7, #15
     bf6:	4325      	orrs	r5, r4
     bf8:	026e      	lsls	r6, r5, #9
     bfa:	0a75      	lsrs	r5, r6, #9
     bfc:	9b01      	ldr	r3, [sp, #4]
     bfe:	26ff      	movs	r6, #255	; 0xff
     c00:	e75a      	b.n	ab8 <__aeabi_fdiv+0x11c>
     c02:	46c0      	nop			; (mov r8, r8)
     c04:	000083f8 	.word	0x000083f8
     c08:	007fffff 	.word	0x007fffff
     c0c:	f7ffffff 	.word	0xf7ffffff

00000c10 <__eqsf2>:
     c10:	0243      	lsls	r3, r0, #9
     c12:	0042      	lsls	r2, r0, #1
     c14:	b570      	push	{r4, r5, r6, lr}
     c16:	0a5c      	lsrs	r4, r3, #9
     c18:	0fc6      	lsrs	r6, r0, #31
     c1a:	0e13      	lsrs	r3, r2, #24
     c1c:	0248      	lsls	r0, r1, #9
     c1e:	004a      	lsls	r2, r1, #1
     c20:	0a45      	lsrs	r5, r0, #9
     c22:	0e12      	lsrs	r2, r2, #24
     c24:	0fc9      	lsrs	r1, r1, #31
     c26:	2bff      	cmp	r3, #255	; 0xff
     c28:	d005      	beq.n	c36 <__eqsf2+0x26>
     c2a:	2aff      	cmp	r2, #255	; 0xff
     c2c:	d008      	beq.n	c40 <__eqsf2+0x30>
     c2e:	2001      	movs	r0, #1
     c30:	4293      	cmp	r3, r2
     c32:	d00b      	beq.n	c4c <__eqsf2+0x3c>
     c34:	bd70      	pop	{r4, r5, r6, pc}
     c36:	2001      	movs	r0, #1
     c38:	2c00      	cmp	r4, #0
     c3a:	d1fb      	bne.n	c34 <__eqsf2+0x24>
     c3c:	2aff      	cmp	r2, #255	; 0xff
     c3e:	d1f6      	bne.n	c2e <__eqsf2+0x1e>
     c40:	2001      	movs	r0, #1
     c42:	2d00      	cmp	r5, #0
     c44:	d1f6      	bne.n	c34 <__eqsf2+0x24>
     c46:	2001      	movs	r0, #1
     c48:	4293      	cmp	r3, r2
     c4a:	d1f3      	bne.n	c34 <__eqsf2+0x24>
     c4c:	42ac      	cmp	r4, r5
     c4e:	d1f1      	bne.n	c34 <__eqsf2+0x24>
     c50:	428e      	cmp	r6, r1
     c52:	d003      	beq.n	c5c <__eqsf2+0x4c>
     c54:	2b00      	cmp	r3, #0
     c56:	d1ed      	bne.n	c34 <__eqsf2+0x24>
     c58:	2c00      	cmp	r4, #0
     c5a:	d1eb      	bne.n	c34 <__eqsf2+0x24>
     c5c:	2000      	movs	r0, #0
     c5e:	e7e9      	b.n	c34 <__eqsf2+0x24>

00000c60 <__gesf2>:
     c60:	b5f0      	push	{r4, r5, r6, r7, lr}
     c62:	0243      	lsls	r3, r0, #9
     c64:	0042      	lsls	r2, r0, #1
     c66:	004f      	lsls	r7, r1, #1
     c68:	0fc6      	lsrs	r6, r0, #31
     c6a:	0248      	lsls	r0, r1, #9
     c6c:	0a5c      	lsrs	r4, r3, #9
     c6e:	0a45      	lsrs	r5, r0, #9
     c70:	0e13      	lsrs	r3, r2, #24
     c72:	0fc9      	lsrs	r1, r1, #31
     c74:	0e3a      	lsrs	r2, r7, #24
     c76:	2bff      	cmp	r3, #255	; 0xff
     c78:	d026      	beq.n	cc8 <__gesf2+0x68>
     c7a:	2aff      	cmp	r2, #255	; 0xff
     c7c:	d029      	beq.n	cd2 <__gesf2+0x72>
     c7e:	2b00      	cmp	r3, #0
     c80:	d10c      	bne.n	c9c <__gesf2+0x3c>
     c82:	4260      	negs	r0, r4
     c84:	4160      	adcs	r0, r4
     c86:	4684      	mov	ip, r0
     c88:	2a00      	cmp	r2, #0
     c8a:	d00a      	beq.n	ca2 <__gesf2+0x42>
     c8c:	2800      	cmp	r0, #0
     c8e:	d116      	bne.n	cbe <__gesf2+0x5e>
     c90:	428e      	cmp	r6, r1
     c92:	d021      	beq.n	cd8 <__gesf2+0x78>
     c94:	2e00      	cmp	r6, #0
     c96:	d114      	bne.n	cc2 <__gesf2+0x62>
     c98:	2001      	movs	r0, #1
     c9a:	e014      	b.n	cc6 <__gesf2+0x66>
     c9c:	2a00      	cmp	r2, #0
     c9e:	d1f7      	bne.n	c90 <__gesf2+0x30>
     ca0:	4694      	mov	ip, r2
     ca2:	426f      	negs	r7, r5
     ca4:	416f      	adcs	r7, r5
     ca6:	4660      	mov	r0, ip
     ca8:	2800      	cmp	r0, #0
     caa:	d105      	bne.n	cb8 <__gesf2+0x58>
     cac:	2f00      	cmp	r7, #0
     cae:	d0ef      	beq.n	c90 <__gesf2+0x30>
     cb0:	2001      	movs	r0, #1
     cb2:	2e00      	cmp	r6, #0
     cb4:	d007      	beq.n	cc6 <__gesf2+0x66>
     cb6:	e004      	b.n	cc2 <__gesf2+0x62>
     cb8:	2000      	movs	r0, #0
     cba:	2f00      	cmp	r7, #0
     cbc:	d103      	bne.n	cc6 <__gesf2+0x66>
     cbe:	2900      	cmp	r1, #0
     cc0:	d1ea      	bne.n	c98 <__gesf2+0x38>
     cc2:	2101      	movs	r1, #1
     cc4:	4248      	negs	r0, r1
     cc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     cc8:	2c00      	cmp	r4, #0
     cca:	d0d6      	beq.n	c7a <__gesf2+0x1a>
     ccc:	2202      	movs	r2, #2
     cce:	4250      	negs	r0, r2
     cd0:	e7f9      	b.n	cc6 <__gesf2+0x66>
     cd2:	2d00      	cmp	r5, #0
     cd4:	d0d3      	beq.n	c7e <__gesf2+0x1e>
     cd6:	e7f9      	b.n	ccc <__gesf2+0x6c>
     cd8:	4293      	cmp	r3, r2
     cda:	dcdb      	bgt.n	c94 <__gesf2+0x34>
     cdc:	db04      	blt.n	ce8 <__gesf2+0x88>
     cde:	42ac      	cmp	r4, r5
     ce0:	d8d8      	bhi.n	c94 <__gesf2+0x34>
     ce2:	2000      	movs	r0, #0
     ce4:	42ac      	cmp	r4, r5
     ce6:	d2ee      	bcs.n	cc6 <__gesf2+0x66>
     ce8:	2e00      	cmp	r6, #0
     cea:	d0ea      	beq.n	cc2 <__gesf2+0x62>
     cec:	2001      	movs	r0, #1
     cee:	e7ea      	b.n	cc6 <__gesf2+0x66>

00000cf0 <__lesf2>:
     cf0:	b5f0      	push	{r4, r5, r6, r7, lr}
     cf2:	0243      	lsls	r3, r0, #9
     cf4:	0042      	lsls	r2, r0, #1
     cf6:	004f      	lsls	r7, r1, #1
     cf8:	0fc6      	lsrs	r6, r0, #31
     cfa:	0248      	lsls	r0, r1, #9
     cfc:	0a5c      	lsrs	r4, r3, #9
     cfe:	0a45      	lsrs	r5, r0, #9
     d00:	0e13      	lsrs	r3, r2, #24
     d02:	0fc9      	lsrs	r1, r1, #31
     d04:	0e3a      	lsrs	r2, r7, #24
     d06:	2bff      	cmp	r3, #255	; 0xff
     d08:	d026      	beq.n	d58 <__lesf2+0x68>
     d0a:	2aff      	cmp	r2, #255	; 0xff
     d0c:	d028      	beq.n	d60 <__lesf2+0x70>
     d0e:	2b00      	cmp	r3, #0
     d10:	d00f      	beq.n	d32 <__lesf2+0x42>
     d12:	2a00      	cmp	r2, #0
     d14:	d114      	bne.n	d40 <__lesf2+0x50>
     d16:	4694      	mov	ip, r2
     d18:	426f      	negs	r7, r5
     d1a:	416f      	adcs	r7, r5
     d1c:	4660      	mov	r0, ip
     d1e:	2800      	cmp	r0, #0
     d20:	d014      	beq.n	d4c <__lesf2+0x5c>
     d22:	2000      	movs	r0, #0
     d24:	2f00      	cmp	r7, #0
     d26:	d103      	bne.n	d30 <__lesf2+0x40>
     d28:	2900      	cmp	r1, #0
     d2a:	d10d      	bne.n	d48 <__lesf2+0x58>
     d2c:	2101      	movs	r1, #1
     d2e:	4248      	negs	r0, r1
     d30:	bdf0      	pop	{r4, r5, r6, r7, pc}
     d32:	4260      	negs	r0, r4
     d34:	4160      	adcs	r0, r4
     d36:	4684      	mov	ip, r0
     d38:	2a00      	cmp	r2, #0
     d3a:	d0ed      	beq.n	d18 <__lesf2+0x28>
     d3c:	2800      	cmp	r0, #0
     d3e:	d1f3      	bne.n	d28 <__lesf2+0x38>
     d40:	428e      	cmp	r6, r1
     d42:	d011      	beq.n	d68 <__lesf2+0x78>
     d44:	2e00      	cmp	r6, #0
     d46:	d1f1      	bne.n	d2c <__lesf2+0x3c>
     d48:	2001      	movs	r0, #1
     d4a:	e7f1      	b.n	d30 <__lesf2+0x40>
     d4c:	2f00      	cmp	r7, #0
     d4e:	d0f7      	beq.n	d40 <__lesf2+0x50>
     d50:	2001      	movs	r0, #1
     d52:	2e00      	cmp	r6, #0
     d54:	d0ec      	beq.n	d30 <__lesf2+0x40>
     d56:	e7e9      	b.n	d2c <__lesf2+0x3c>
     d58:	2002      	movs	r0, #2
     d5a:	2c00      	cmp	r4, #0
     d5c:	d1e8      	bne.n	d30 <__lesf2+0x40>
     d5e:	e7d4      	b.n	d0a <__lesf2+0x1a>
     d60:	2002      	movs	r0, #2
     d62:	2d00      	cmp	r5, #0
     d64:	d1e4      	bne.n	d30 <__lesf2+0x40>
     d66:	e7d2      	b.n	d0e <__lesf2+0x1e>
     d68:	4293      	cmp	r3, r2
     d6a:	dceb      	bgt.n	d44 <__lesf2+0x54>
     d6c:	db04      	blt.n	d78 <__lesf2+0x88>
     d6e:	42ac      	cmp	r4, r5
     d70:	d8e8      	bhi.n	d44 <__lesf2+0x54>
     d72:	2000      	movs	r0, #0
     d74:	42ac      	cmp	r4, r5
     d76:	d2db      	bcs.n	d30 <__lesf2+0x40>
     d78:	2e00      	cmp	r6, #0
     d7a:	d0d7      	beq.n	d2c <__lesf2+0x3c>
     d7c:	2001      	movs	r0, #1
     d7e:	e7d7      	b.n	d30 <__lesf2+0x40>

00000d80 <__aeabi_fmul>:
     d80:	b5f0      	push	{r4, r5, r6, r7, lr}
     d82:	465f      	mov	r7, fp
     d84:	4656      	mov	r6, sl
     d86:	464d      	mov	r5, r9
     d88:	4644      	mov	r4, r8
     d8a:	b4f0      	push	{r4, r5, r6, r7}
     d8c:	0245      	lsls	r5, r0, #9
     d8e:	0046      	lsls	r6, r0, #1
     d90:	b083      	sub	sp, #12
     d92:	1c0f      	adds	r7, r1, #0
     d94:	0a6d      	lsrs	r5, r5, #9
     d96:	0e36      	lsrs	r6, r6, #24
     d98:	0fc4      	lsrs	r4, r0, #31
     d9a:	2e00      	cmp	r6, #0
     d9c:	d106      	bne.n	dac <__aeabi_fmul+0x2c>
     d9e:	2d00      	cmp	r5, #0
     da0:	d170      	bne.n	e84 <__aeabi_fmul+0x104>
     da2:	2104      	movs	r1, #4
     da4:	2201      	movs	r2, #1
     da6:	4688      	mov	r8, r1
     da8:	4692      	mov	sl, r2
     daa:	e009      	b.n	dc0 <__aeabi_fmul+0x40>
     dac:	2eff      	cmp	r6, #255	; 0xff
     dae:	d043      	beq.n	e38 <__aeabi_fmul+0xb8>
     db0:	2380      	movs	r3, #128	; 0x80
     db2:	0418      	lsls	r0, r3, #16
     db4:	2100      	movs	r1, #0
     db6:	4305      	orrs	r5, r0
     db8:	00ed      	lsls	r5, r5, #3
     dba:	3e7f      	subs	r6, #127	; 0x7f
     dbc:	4688      	mov	r8, r1
     dbe:	468a      	mov	sl, r1
     dc0:	1c38      	adds	r0, r7, #0
     dc2:	0043      	lsls	r3, r0, #1
     dc4:	027f      	lsls	r7, r7, #9
     dc6:	0fc1      	lsrs	r1, r0, #31
     dc8:	0a7f      	lsrs	r7, r7, #9
     dca:	0e1b      	lsrs	r3, r3, #24
     dcc:	468b      	mov	fp, r1
     dce:	d13a      	bne.n	e46 <__aeabi_fmul+0xc6>
     dd0:	2101      	movs	r1, #1
     dd2:	2f00      	cmp	r7, #0
     dd4:	d162      	bne.n	e9c <__aeabi_fmul+0x11c>
     dd6:	4658      	mov	r0, fp
     dd8:	4060      	eors	r0, r4
     dda:	4642      	mov	r2, r8
     ddc:	9001      	str	r0, [sp, #4]
     dde:	430a      	orrs	r2, r1
     de0:	2a0f      	cmp	r2, #15
     de2:	d93f      	bls.n	e64 <__aeabi_fmul+0xe4>
     de4:	042c      	lsls	r4, r5, #16
     de6:	18f0      	adds	r0, r6, r3
     de8:	0c26      	lsrs	r6, r4, #16
     dea:	043b      	lsls	r3, r7, #16
     dec:	0c1a      	lsrs	r2, r3, #16
     dee:	1c31      	adds	r1, r6, #0
     df0:	4351      	muls	r1, r2
     df2:	0c3f      	lsrs	r7, r7, #16
     df4:	0c2d      	lsrs	r5, r5, #16
     df6:	437e      	muls	r6, r7
     df8:	436a      	muls	r2, r5
     dfa:	4681      	mov	r9, r0
     dfc:	0c08      	lsrs	r0, r1, #16
     dfe:	1836      	adds	r6, r6, r0
     e00:	1c2c      	adds	r4, r5, #0
     e02:	18b3      	adds	r3, r6, r2
     e04:	437c      	muls	r4, r7
     e06:	429a      	cmp	r2, r3
     e08:	d900      	bls.n	e0c <__aeabi_fmul+0x8c>
     e0a:	e09a      	b.n	f42 <__aeabi_fmul+0x1c2>
     e0c:	0409      	lsls	r1, r1, #16
     e0e:	041d      	lsls	r5, r3, #16
     e10:	0c08      	lsrs	r0, r1, #16
     e12:	182e      	adds	r6, r5, r0
     e14:	01b5      	lsls	r5, r6, #6
     e16:	0c1b      	lsrs	r3, r3, #16
     e18:	1e69      	subs	r1, r5, #1
     e1a:	418d      	sbcs	r5, r1
     e1c:	0eb2      	lsrs	r2, r6, #26
     e1e:	18e7      	adds	r7, r4, r3
     e20:	4315      	orrs	r5, r2
     e22:	01bc      	lsls	r4, r7, #6
     e24:	4325      	orrs	r5, r4
     e26:	012b      	lsls	r3, r5, #4
     e28:	d54b      	bpl.n	ec2 <__aeabi_fmul+0x142>
     e2a:	2001      	movs	r0, #1
     e2c:	4028      	ands	r0, r5
     e2e:	2101      	movs	r1, #1
     e30:	086d      	lsrs	r5, r5, #1
     e32:	4489      	add	r9, r1
     e34:	4305      	orrs	r5, r0
     e36:	e044      	b.n	ec2 <__aeabi_fmul+0x142>
     e38:	2d00      	cmp	r5, #0
     e3a:	d11e      	bne.n	e7a <__aeabi_fmul+0xfa>
     e3c:	2008      	movs	r0, #8
     e3e:	2102      	movs	r1, #2
     e40:	4680      	mov	r8, r0
     e42:	468a      	mov	sl, r1
     e44:	e7bc      	b.n	dc0 <__aeabi_fmul+0x40>
     e46:	2bff      	cmp	r3, #255	; 0xff
     e48:	d012      	beq.n	e70 <__aeabi_fmul+0xf0>
     e4a:	2280      	movs	r2, #128	; 0x80
     e4c:	0410      	lsls	r0, r2, #16
     e4e:	4307      	orrs	r7, r0
     e50:	4658      	mov	r0, fp
     e52:	2100      	movs	r1, #0
     e54:	4060      	eors	r0, r4
     e56:	4642      	mov	r2, r8
     e58:	00ff      	lsls	r7, r7, #3
     e5a:	3b7f      	subs	r3, #127	; 0x7f
     e5c:	9001      	str	r0, [sp, #4]
     e5e:	430a      	orrs	r2, r1
     e60:	2a0f      	cmp	r2, #15
     e62:	d8bf      	bhi.n	de4 <__aeabi_fmul+0x64>
     e64:	0090      	lsls	r0, r2, #2
     e66:	4a5b      	ldr	r2, [pc, #364]	; (fd4 <__aeabi_fmul+0x254>)
     e68:	4684      	mov	ip, r0
     e6a:	4462      	add	r2, ip
     e6c:	6810      	ldr	r0, [r2, #0]
     e6e:	4687      	mov	pc, r0
     e70:	1c39      	adds	r1, r7, #0
     e72:	1e4a      	subs	r2, r1, #1
     e74:	4191      	sbcs	r1, r2
     e76:	3102      	adds	r1, #2
     e78:	e7ad      	b.n	dd6 <__aeabi_fmul+0x56>
     e7a:	220c      	movs	r2, #12
     e7c:	2303      	movs	r3, #3
     e7e:	4690      	mov	r8, r2
     e80:	469a      	mov	sl, r3
     e82:	e79d      	b.n	dc0 <__aeabi_fmul+0x40>
     e84:	1c28      	adds	r0, r5, #0
     e86:	f001 fb7d 	bl	2584 <__clzsi2>
     e8a:	2276      	movs	r2, #118	; 0x76
     e8c:	1f46      	subs	r6, r0, #5
     e8e:	4253      	negs	r3, r2
     e90:	40b5      	lsls	r5, r6
     e92:	1a1e      	subs	r6, r3, r0
     e94:	2000      	movs	r0, #0
     e96:	4680      	mov	r8, r0
     e98:	4682      	mov	sl, r0
     e9a:	e791      	b.n	dc0 <__aeabi_fmul+0x40>
     e9c:	1c38      	adds	r0, r7, #0
     e9e:	f001 fb71 	bl	2584 <__clzsi2>
     ea2:	2176      	movs	r1, #118	; 0x76
     ea4:	1f43      	subs	r3, r0, #5
     ea6:	424a      	negs	r2, r1
     ea8:	409f      	lsls	r7, r3
     eaa:	2100      	movs	r1, #0
     eac:	1a13      	subs	r3, r2, r0
     eae:	e792      	b.n	dd6 <__aeabi_fmul+0x56>
     eb0:	9401      	str	r4, [sp, #4]
     eb2:	4651      	mov	r1, sl
     eb4:	2902      	cmp	r1, #2
     eb6:	d02c      	beq.n	f12 <__aeabi_fmul+0x192>
     eb8:	2903      	cmp	r1, #3
     eba:	d100      	bne.n	ebe <__aeabi_fmul+0x13e>
     ebc:	e080      	b.n	fc0 <__aeabi_fmul+0x240>
     ebe:	2901      	cmp	r1, #1
     ec0:	d048      	beq.n	f54 <__aeabi_fmul+0x1d4>
     ec2:	464e      	mov	r6, r9
     ec4:	367f      	adds	r6, #127	; 0x7f
     ec6:	2e00      	cmp	r6, #0
     ec8:	dd51      	ble.n	f6e <__aeabi_fmul+0x1ee>
     eca:	240f      	movs	r4, #15
     ecc:	402c      	ands	r4, r5
     ece:	2c04      	cmp	r4, #4
     ed0:	d000      	beq.n	ed4 <__aeabi_fmul+0x154>
     ed2:	3504      	adds	r5, #4
     ed4:	012a      	lsls	r2, r5, #4
     ed6:	d503      	bpl.n	ee0 <__aeabi_fmul+0x160>
     ed8:	493f      	ldr	r1, [pc, #252]	; (fd8 <__aeabi_fmul+0x258>)
     eda:	464e      	mov	r6, r9
     edc:	400d      	ands	r5, r1
     ede:	3680      	adds	r6, #128	; 0x80
     ee0:	2efe      	cmp	r6, #254	; 0xfe
     ee2:	dd3d      	ble.n	f60 <__aeabi_fmul+0x1e0>
     ee4:	9b01      	ldr	r3, [sp, #4]
     ee6:	2401      	movs	r4, #1
     ee8:	401c      	ands	r4, r3
     eea:	21ff      	movs	r1, #255	; 0xff
     eec:	2500      	movs	r5, #0
     eee:	05c8      	lsls	r0, r1, #23
     ef0:	07e2      	lsls	r2, r4, #31
     ef2:	4328      	orrs	r0, r5
     ef4:	4310      	orrs	r0, r2
     ef6:	b003      	add	sp, #12
     ef8:	bc3c      	pop	{r2, r3, r4, r5}
     efa:	4690      	mov	r8, r2
     efc:	4699      	mov	r9, r3
     efe:	46a2      	mov	sl, r4
     f00:	46ab      	mov	fp, r5
     f02:	bdf0      	pop	{r4, r5, r6, r7, pc}
     f04:	2400      	movs	r4, #0
     f06:	4d35      	ldr	r5, [pc, #212]	; (fdc <__aeabi_fmul+0x25c>)
     f08:	21ff      	movs	r1, #255	; 0xff
     f0a:	e7f0      	b.n	eee <__aeabi_fmul+0x16e>
     f0c:	4651      	mov	r1, sl
     f0e:	2902      	cmp	r1, #2
     f10:	d1d2      	bne.n	eb8 <__aeabi_fmul+0x138>
     f12:	9d01      	ldr	r5, [sp, #4]
     f14:	2401      	movs	r4, #1
     f16:	402c      	ands	r4, r5
     f18:	21ff      	movs	r1, #255	; 0xff
     f1a:	2500      	movs	r5, #0
     f1c:	e7e7      	b.n	eee <__aeabi_fmul+0x16e>
     f1e:	465e      	mov	r6, fp
     f20:	1c3d      	adds	r5, r7, #0
     f22:	9601      	str	r6, [sp, #4]
     f24:	e7c6      	b.n	eb4 <__aeabi_fmul+0x134>
     f26:	1c3d      	adds	r5, r7, #0
     f28:	e7c4      	b.n	eb4 <__aeabi_fmul+0x134>
     f2a:	2680      	movs	r6, #128	; 0x80
     f2c:	03f3      	lsls	r3, r6, #15
     f2e:	421d      	tst	r5, r3
     f30:	d00b      	beq.n	f4a <__aeabi_fmul+0x1ca>
     f32:	421f      	tst	r7, r3
     f34:	d109      	bne.n	f4a <__aeabi_fmul+0x1ca>
     f36:	431f      	orrs	r7, r3
     f38:	027a      	lsls	r2, r7, #9
     f3a:	0a55      	lsrs	r5, r2, #9
     f3c:	465c      	mov	r4, fp
     f3e:	21ff      	movs	r1, #255	; 0xff
     f40:	e7d5      	b.n	eee <__aeabi_fmul+0x16e>
     f42:	2280      	movs	r2, #128	; 0x80
     f44:	0257      	lsls	r7, r2, #9
     f46:	19e4      	adds	r4, r4, r7
     f48:	e760      	b.n	e0c <__aeabi_fmul+0x8c>
     f4a:	431d      	orrs	r5, r3
     f4c:	026f      	lsls	r7, r5, #9
     f4e:	0a7d      	lsrs	r5, r7, #9
     f50:	21ff      	movs	r1, #255	; 0xff
     f52:	e7cc      	b.n	eee <__aeabi_fmul+0x16e>
     f54:	9b01      	ldr	r3, [sp, #4]
     f56:	2500      	movs	r5, #0
     f58:	4019      	ands	r1, r3
     f5a:	b2cc      	uxtb	r4, r1
     f5c:	2100      	movs	r1, #0
     f5e:	e7c6      	b.n	eee <__aeabi_fmul+0x16e>
     f60:	9801      	ldr	r0, [sp, #4]
     f62:	01ad      	lsls	r5, r5, #6
     f64:	2401      	movs	r4, #1
     f66:	0a6d      	lsrs	r5, r5, #9
     f68:	b2f1      	uxtb	r1, r6
     f6a:	4004      	ands	r4, r0
     f6c:	e7bf      	b.n	eee <__aeabi_fmul+0x16e>
     f6e:	267e      	movs	r6, #126	; 0x7e
     f70:	4273      	negs	r3, r6
     f72:	464a      	mov	r2, r9
     f74:	1a9f      	subs	r7, r3, r2
     f76:	2f1b      	cmp	r7, #27
     f78:	dd05      	ble.n	f86 <__aeabi_fmul+0x206>
     f7a:	9d01      	ldr	r5, [sp, #4]
     f7c:	2401      	movs	r4, #1
     f7e:	402c      	ands	r4, r5
     f80:	2100      	movs	r1, #0
     f82:	2500      	movs	r5, #0
     f84:	e7b3      	b.n	eee <__aeabi_fmul+0x16e>
     f86:	4649      	mov	r1, r9
     f88:	319e      	adds	r1, #158	; 0x9e
     f8a:	1c2c      	adds	r4, r5, #0
     f8c:	408d      	lsls	r5, r1
     f8e:	1c2e      	adds	r6, r5, #0
     f90:	40fc      	lsrs	r4, r7
     f92:	1e75      	subs	r5, r6, #1
     f94:	41ae      	sbcs	r6, r5
     f96:	4326      	orrs	r6, r4
     f98:	200f      	movs	r0, #15
     f9a:	4030      	ands	r0, r6
     f9c:	2804      	cmp	r0, #4
     f9e:	d000      	beq.n	fa2 <__aeabi_fmul+0x222>
     fa0:	3604      	adds	r6, #4
     fa2:	0170      	lsls	r0, r6, #5
     fa4:	d505      	bpl.n	fb2 <__aeabi_fmul+0x232>
     fa6:	9f01      	ldr	r7, [sp, #4]
     fa8:	2401      	movs	r4, #1
     faa:	403c      	ands	r4, r7
     fac:	2101      	movs	r1, #1
     fae:	2500      	movs	r5, #0
     fb0:	e79d      	b.n	eee <__aeabi_fmul+0x16e>
     fb2:	9a01      	ldr	r2, [sp, #4]
     fb4:	01b3      	lsls	r3, r6, #6
     fb6:	2401      	movs	r4, #1
     fb8:	0a5d      	lsrs	r5, r3, #9
     fba:	4014      	ands	r4, r2
     fbc:	2100      	movs	r1, #0
     fbe:	e796      	b.n	eee <__aeabi_fmul+0x16e>
     fc0:	2280      	movs	r2, #128	; 0x80
     fc2:	03d0      	lsls	r0, r2, #15
     fc4:	4305      	orrs	r5, r0
     fc6:	026c      	lsls	r4, r5, #9
     fc8:	9901      	ldr	r1, [sp, #4]
     fca:	0a65      	lsrs	r5, r4, #9
     fcc:	2401      	movs	r4, #1
     fce:	400c      	ands	r4, r1
     fd0:	21ff      	movs	r1, #255	; 0xff
     fd2:	e78c      	b.n	eee <__aeabi_fmul+0x16e>
     fd4:	00008438 	.word	0x00008438
     fd8:	f7ffffff 	.word	0xf7ffffff
     fdc:	007fffff 	.word	0x007fffff

00000fe0 <__aeabi_fsub>:
     fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     fe2:	0243      	lsls	r3, r0, #9
     fe4:	0045      	lsls	r5, r0, #1
     fe6:	024f      	lsls	r7, r1, #9
     fe8:	004c      	lsls	r4, r1, #1
     fea:	0fc2      	lsrs	r2, r0, #31
     fec:	0998      	lsrs	r0, r3, #6
     fee:	4684      	mov	ip, r0
     ff0:	0e2d      	lsrs	r5, r5, #24
     ff2:	0e20      	lsrs	r0, r4, #24
     ff4:	0fc9      	lsrs	r1, r1, #31
     ff6:	09bf      	lsrs	r7, r7, #6
     ff8:	28ff      	cmp	r0, #255	; 0xff
     ffa:	d051      	beq.n	10a0 <__aeabi_fsub+0xc0>
     ffc:	2601      	movs	r6, #1
     ffe:	4071      	eors	r1, r6
    1000:	428a      	cmp	r2, r1
    1002:	d038      	beq.n	1076 <__aeabi_fsub+0x96>
    1004:	1a2c      	subs	r4, r5, r0
    1006:	2c00      	cmp	r4, #0
    1008:	dc00      	bgt.n	100c <__aeabi_fsub+0x2c>
    100a:	e086      	b.n	111a <__aeabi_fsub+0x13a>
    100c:	2800      	cmp	r0, #0
    100e:	d122      	bne.n	1056 <__aeabi_fsub+0x76>
    1010:	2f00      	cmp	r7, #0
    1012:	d148      	bne.n	10a6 <__aeabi_fsub+0xc6>
    1014:	1c6e      	adds	r6, r5, #1
    1016:	1c2c      	adds	r4, r5, #0
    1018:	4663      	mov	r3, ip
    101a:	1c15      	adds	r5, r2, #0
    101c:	220f      	movs	r2, #15
    101e:	401a      	ands	r2, r3
    1020:	2a04      	cmp	r2, #4
    1022:	d000      	beq.n	1026 <__aeabi_fsub+0x46>
    1024:	3304      	adds	r3, #4
    1026:	2201      	movs	r2, #1
    1028:	402a      	ands	r2, r5
    102a:	0158      	lsls	r0, r3, #5
    102c:	d506      	bpl.n	103c <__aeabi_fsub+0x5c>
    102e:	2eff      	cmp	r6, #255	; 0xff
    1030:	d100      	bne.n	1034 <__aeabi_fsub+0x54>
    1032:	e081      	b.n	1138 <__aeabi_fsub+0x158>
    1034:	4db0      	ldr	r5, [pc, #704]	; (12f8 <__aeabi_fsub+0x318>)
    1036:	1c34      	adds	r4, r6, #0
    1038:	402b      	ands	r3, r5
    103a:	3601      	adds	r6, #1
    103c:	b2f6      	uxtb	r6, r6
    103e:	08dd      	lsrs	r5, r3, #3
    1040:	2e01      	cmp	r6, #1
    1042:	dd62      	ble.n	110a <__aeabi_fsub+0x12a>
    1044:	0268      	lsls	r0, r5, #9
    1046:	0a45      	lsrs	r5, r0, #9
    1048:	b2e4      	uxtb	r4, r4
    104a:	05e4      	lsls	r4, r4, #23
    104c:	4325      	orrs	r5, r4
    104e:	1c28      	adds	r0, r5, #0
    1050:	07d2      	lsls	r2, r2, #31
    1052:	4310      	orrs	r0, r2
    1054:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1056:	2dff      	cmp	r5, #255	; 0xff
    1058:	d051      	beq.n	10fe <__aeabi_fsub+0x11e>
    105a:	2180      	movs	r1, #128	; 0x80
    105c:	04cb      	lsls	r3, r1, #19
    105e:	431f      	orrs	r7, r3
    1060:	2601      	movs	r6, #1
    1062:	2c1b      	cmp	r4, #27
    1064:	dd70      	ble.n	1148 <__aeabi_fsub+0x168>
    1066:	4667      	mov	r7, ip
    1068:	1c2c      	adds	r4, r5, #0
    106a:	1bbb      	subs	r3, r7, r6
    106c:	1c15      	adds	r5, r2, #0
    106e:	0158      	lsls	r0, r3, #5
    1070:	d422      	bmi.n	10b8 <__aeabi_fsub+0xd8>
    1072:	1c66      	adds	r6, r4, #1
    1074:	e7d2      	b.n	101c <__aeabi_fsub+0x3c>
    1076:	1a2e      	subs	r6, r5, r0
    1078:	2e00      	cmp	r6, #0
    107a:	dd76      	ble.n	116a <__aeabi_fsub+0x18a>
    107c:	2800      	cmp	r0, #0
    107e:	d032      	beq.n	10e6 <__aeabi_fsub+0x106>
    1080:	2dff      	cmp	r5, #255	; 0xff
    1082:	d03c      	beq.n	10fe <__aeabi_fsub+0x11e>
    1084:	2480      	movs	r4, #128	; 0x80
    1086:	04e1      	lsls	r1, r4, #19
    1088:	430f      	orrs	r7, r1
    108a:	2301      	movs	r3, #1
    108c:	2e1b      	cmp	r6, #27
    108e:	dc00      	bgt.n	1092 <__aeabi_fsub+0xb2>
    1090:	e0d1      	b.n	1236 <__aeabi_fsub+0x256>
    1092:	4463      	add	r3, ip
    1094:	1c2c      	adds	r4, r5, #0
    1096:	0158      	lsls	r0, r3, #5
    1098:	d47a      	bmi.n	1190 <__aeabi_fsub+0x1b0>
    109a:	1c66      	adds	r6, r4, #1
    109c:	1c15      	adds	r5, r2, #0
    109e:	e7bd      	b.n	101c <__aeabi_fsub+0x3c>
    10a0:	2f00      	cmp	r7, #0
    10a2:	d1ad      	bne.n	1000 <__aeabi_fsub+0x20>
    10a4:	e7aa      	b.n	ffc <__aeabi_fsub+0x1c>
    10a6:	3c01      	subs	r4, #1
    10a8:	2c00      	cmp	r4, #0
    10aa:	d16d      	bne.n	1188 <__aeabi_fsub+0x1a8>
    10ac:	4663      	mov	r3, ip
    10ae:	1c2c      	adds	r4, r5, #0
    10b0:	1bdb      	subs	r3, r3, r7
    10b2:	1c15      	adds	r5, r2, #0
    10b4:	0158      	lsls	r0, r3, #5
    10b6:	d5dc      	bpl.n	1072 <__aeabi_fsub+0x92>
    10b8:	019a      	lsls	r2, r3, #6
    10ba:	0996      	lsrs	r6, r2, #6
    10bc:	1c30      	adds	r0, r6, #0
    10be:	f001 fa61 	bl	2584 <__clzsi2>
    10c2:	3805      	subs	r0, #5
    10c4:	4086      	lsls	r6, r0
    10c6:	4284      	cmp	r4, r0
    10c8:	dc39      	bgt.n	113e <__aeabi_fsub+0x15e>
    10ca:	1b00      	subs	r0, r0, r4
    10cc:	231f      	movs	r3, #31
    10ce:	1a1a      	subs	r2, r3, r0
    10d0:	1c33      	adds	r3, r6, #0
    10d2:	1c31      	adds	r1, r6, #0
    10d4:	1c44      	adds	r4, r0, #1
    10d6:	4093      	lsls	r3, r2
    10d8:	40e1      	lsrs	r1, r4
    10da:	1e5e      	subs	r6, r3, #1
    10dc:	41b3      	sbcs	r3, r6
    10de:	430b      	orrs	r3, r1
    10e0:	2601      	movs	r6, #1
    10e2:	2400      	movs	r4, #0
    10e4:	e79a      	b.n	101c <__aeabi_fsub+0x3c>
    10e6:	2f00      	cmp	r7, #0
    10e8:	d100      	bne.n	10ec <__aeabi_fsub+0x10c>
    10ea:	e793      	b.n	1014 <__aeabi_fsub+0x34>
    10ec:	3e01      	subs	r6, #1
    10ee:	2e00      	cmp	r6, #0
    10f0:	d103      	bne.n	10fa <__aeabi_fsub+0x11a>
    10f2:	4664      	mov	r4, ip
    10f4:	193b      	adds	r3, r7, r4
    10f6:	1c2c      	adds	r4, r5, #0
    10f8:	e7cd      	b.n	1096 <__aeabi_fsub+0xb6>
    10fa:	2dff      	cmp	r5, #255	; 0xff
    10fc:	d1c5      	bne.n	108a <__aeabi_fsub+0xaa>
    10fe:	1c15      	adds	r5, r2, #0
    1100:	2280      	movs	r2, #128	; 0x80
    1102:	4663      	mov	r3, ip
    1104:	0056      	lsls	r6, r2, #1
    1106:	24ff      	movs	r4, #255	; 0xff
    1108:	e788      	b.n	101c <__aeabi_fsub+0x3c>
    110a:	2d00      	cmp	r5, #0
    110c:	d09c      	beq.n	1048 <__aeabi_fsub+0x68>
    110e:	2c00      	cmp	r4, #0
    1110:	d028      	beq.n	1164 <__aeabi_fsub+0x184>
    1112:	2780      	movs	r7, #128	; 0x80
    1114:	03f9      	lsls	r1, r7, #15
    1116:	430d      	orrs	r5, r1
    1118:	e794      	b.n	1044 <__aeabi_fsub+0x64>
    111a:	2c00      	cmp	r4, #0
    111c:	d145      	bne.n	11aa <__aeabi_fsub+0x1ca>
    111e:	1c6b      	adds	r3, r5, #1
    1120:	b2d8      	uxtb	r0, r3
    1122:	2801      	cmp	r0, #1
    1124:	dc00      	bgt.n	1128 <__aeabi_fsub+0x148>
    1126:	e090      	b.n	124a <__aeabi_fsub+0x26a>
    1128:	4664      	mov	r4, ip
    112a:	1be6      	subs	r6, r4, r7
    112c:	0173      	lsls	r3, r6, #5
    112e:	d557      	bpl.n	11e0 <__aeabi_fsub+0x200>
    1130:	1b3e      	subs	r6, r7, r4
    1132:	1c2c      	adds	r4, r5, #0
    1134:	1c0d      	adds	r5, r1, #0
    1136:	e7c1      	b.n	10bc <__aeabi_fsub+0xdc>
    1138:	24ff      	movs	r4, #255	; 0xff
    113a:	2500      	movs	r5, #0
    113c:	e785      	b.n	104a <__aeabi_fsub+0x6a>
    113e:	4b6e      	ldr	r3, [pc, #440]	; (12f8 <__aeabi_fsub+0x318>)
    1140:	1a24      	subs	r4, r4, r0
    1142:	4033      	ands	r3, r6
    1144:	1c66      	adds	r6, r4, #1
    1146:	e769      	b.n	101c <__aeabi_fsub+0x3c>
    1148:	1c38      	adds	r0, r7, #0
    114a:	2120      	movs	r1, #32
    114c:	40e0      	lsrs	r0, r4
    114e:	1b0c      	subs	r4, r1, r4
    1150:	40a7      	lsls	r7, r4
    1152:	1c3e      	adds	r6, r7, #0
    1154:	1e77      	subs	r7, r6, #1
    1156:	41be      	sbcs	r6, r7
    1158:	4306      	orrs	r6, r0
    115a:	4667      	mov	r7, ip
    115c:	1c2c      	adds	r4, r5, #0
    115e:	1bbb      	subs	r3, r7, r6
    1160:	1c15      	adds	r5, r2, #0
    1162:	e784      	b.n	106e <__aeabi_fsub+0x8e>
    1164:	026b      	lsls	r3, r5, #9
    1166:	0a5d      	lsrs	r5, r3, #9
    1168:	e76f      	b.n	104a <__aeabi_fsub+0x6a>
    116a:	2e00      	cmp	r6, #0
    116c:	d179      	bne.n	1262 <__aeabi_fsub+0x282>
    116e:	1c6c      	adds	r4, r5, #1
    1170:	b2e0      	uxtb	r0, r4
    1172:	2801      	cmp	r0, #1
    1174:	dd4b      	ble.n	120e <__aeabi_fsub+0x22e>
    1176:	2cff      	cmp	r4, #255	; 0xff
    1178:	d100      	bne.n	117c <__aeabi_fsub+0x19c>
    117a:	e098      	b.n	12ae <__aeabi_fsub+0x2ce>
    117c:	4661      	mov	r1, ip
    117e:	187f      	adds	r7, r7, r1
    1180:	1cae      	adds	r6, r5, #2
    1182:	087b      	lsrs	r3, r7, #1
    1184:	1c15      	adds	r5, r2, #0
    1186:	e749      	b.n	101c <__aeabi_fsub+0x3c>
    1188:	2dff      	cmp	r5, #255	; 0xff
    118a:	d000      	beq.n	118e <__aeabi_fsub+0x1ae>
    118c:	e768      	b.n	1060 <__aeabi_fsub+0x80>
    118e:	e7b6      	b.n	10fe <__aeabi_fsub+0x11e>
    1190:	1c67      	adds	r7, r4, #1
    1192:	2fff      	cmp	r7, #255	; 0xff
    1194:	d036      	beq.n	1204 <__aeabi_fsub+0x224>
    1196:	4858      	ldr	r0, [pc, #352]	; (12f8 <__aeabi_fsub+0x318>)
    1198:	2101      	movs	r1, #1
    119a:	4019      	ands	r1, r3
    119c:	4003      	ands	r3, r0
    119e:	085b      	lsrs	r3, r3, #1
    11a0:	1ca6      	adds	r6, r4, #2
    11a2:	430b      	orrs	r3, r1
    11a4:	1c3c      	adds	r4, r7, #0
    11a6:	1c15      	adds	r5, r2, #0
    11a8:	e738      	b.n	101c <__aeabi_fsub+0x3c>
    11aa:	4266      	negs	r6, r4
    11ac:	2d00      	cmp	r5, #0
    11ae:	d01e      	beq.n	11ee <__aeabi_fsub+0x20e>
    11b0:	28ff      	cmp	r0, #255	; 0xff
    11b2:	d06f      	beq.n	1294 <__aeabi_fsub+0x2b4>
    11b4:	2580      	movs	r5, #128	; 0x80
    11b6:	4662      	mov	r2, ip
    11b8:	04eb      	lsls	r3, r5, #19
    11ba:	431a      	orrs	r2, r3
    11bc:	4694      	mov	ip, r2
    11be:	2501      	movs	r5, #1
    11c0:	2e1b      	cmp	r6, #27
    11c2:	dc09      	bgt.n	11d8 <__aeabi_fsub+0x1f8>
    11c4:	4662      	mov	r2, ip
    11c6:	2320      	movs	r3, #32
    11c8:	40f2      	lsrs	r2, r6
    11ca:	4664      	mov	r4, ip
    11cc:	1b9e      	subs	r6, r3, r6
    11ce:	40b4      	lsls	r4, r6
    11d0:	1c25      	adds	r5, r4, #0
    11d2:	1e6c      	subs	r4, r5, #1
    11d4:	41a5      	sbcs	r5, r4
    11d6:	4315      	orrs	r5, r2
    11d8:	1b7b      	subs	r3, r7, r5
    11da:	1c04      	adds	r4, r0, #0
    11dc:	1c0d      	adds	r5, r1, #0
    11de:	e769      	b.n	10b4 <__aeabi_fsub+0xd4>
    11e0:	2e00      	cmp	r6, #0
    11e2:	d10c      	bne.n	11fe <__aeabi_fsub+0x21e>
    11e4:	2200      	movs	r2, #0
    11e6:	2601      	movs	r6, #1
    11e8:	2304      	movs	r3, #4
    11ea:	2400      	movs	r4, #0
    11ec:	e71d      	b.n	102a <__aeabi_fsub+0x4a>
    11ee:	4664      	mov	r4, ip
    11f0:	2c00      	cmp	r4, #0
    11f2:	d155      	bne.n	12a0 <__aeabi_fsub+0x2c0>
    11f4:	1c46      	adds	r6, r0, #1
    11f6:	1c3b      	adds	r3, r7, #0
    11f8:	1c04      	adds	r4, r0, #0
    11fa:	1c0d      	adds	r5, r1, #0
    11fc:	e70e      	b.n	101c <__aeabi_fsub+0x3c>
    11fe:	1c2c      	adds	r4, r5, #0
    1200:	1c15      	adds	r5, r2, #0
    1202:	e75b      	b.n	10bc <__aeabi_fsub+0xdc>
    1204:	2380      	movs	r3, #128	; 0x80
    1206:	005e      	lsls	r6, r3, #1
    1208:	24ff      	movs	r4, #255	; 0xff
    120a:	2304      	movs	r3, #4
    120c:	e70d      	b.n	102a <__aeabi_fsub+0x4a>
    120e:	2d00      	cmp	r5, #0
    1210:	d000      	beq.n	1214 <__aeabi_fsub+0x234>
    1212:	e08c      	b.n	132e <__aeabi_fsub+0x34e>
    1214:	4665      	mov	r5, ip
    1216:	2d00      	cmp	r5, #0
    1218:	d100      	bne.n	121c <__aeabi_fsub+0x23c>
    121a:	e0ac      	b.n	1376 <__aeabi_fsub+0x396>
    121c:	2f00      	cmp	r7, #0
    121e:	d100      	bne.n	1222 <__aeabi_fsub+0x242>
    1220:	e080      	b.n	1324 <__aeabi_fsub+0x344>
    1222:	197b      	adds	r3, r7, r5
    1224:	015c      	lsls	r4, r3, #5
    1226:	d400      	bmi.n	122a <__aeabi_fsub+0x24a>
    1228:	e07d      	b.n	1326 <__aeabi_fsub+0x346>
    122a:	4f33      	ldr	r7, [pc, #204]	; (12f8 <__aeabi_fsub+0x318>)
    122c:	1c15      	adds	r5, r2, #0
    122e:	403b      	ands	r3, r7
    1230:	2602      	movs	r6, #2
    1232:	2401      	movs	r4, #1
    1234:	e6f2      	b.n	101c <__aeabi_fsub+0x3c>
    1236:	1c38      	adds	r0, r7, #0
    1238:	2320      	movs	r3, #32
    123a:	40f0      	lsrs	r0, r6
    123c:	1b9e      	subs	r6, r3, r6
    123e:	40b7      	lsls	r7, r6
    1240:	1c3b      	adds	r3, r7, #0
    1242:	1e5f      	subs	r7, r3, #1
    1244:	41bb      	sbcs	r3, r7
    1246:	4303      	orrs	r3, r0
    1248:	e723      	b.n	1092 <__aeabi_fsub+0xb2>
    124a:	2d00      	cmp	r5, #0
    124c:	d115      	bne.n	127a <__aeabi_fsub+0x29a>
    124e:	4665      	mov	r5, ip
    1250:	2d00      	cmp	r5, #0
    1252:	d147      	bne.n	12e4 <__aeabi_fsub+0x304>
    1254:	2f00      	cmp	r7, #0
    1256:	d0c5      	beq.n	11e4 <__aeabi_fsub+0x204>
    1258:	1c3b      	adds	r3, r7, #0
    125a:	1c0d      	adds	r5, r1, #0
    125c:	2601      	movs	r6, #1
    125e:	2400      	movs	r4, #0
    1260:	e6dc      	b.n	101c <__aeabi_fsub+0x3c>
    1262:	4276      	negs	r6, r6
    1264:	2d00      	cmp	r5, #0
    1266:	d126      	bne.n	12b6 <__aeabi_fsub+0x2d6>
    1268:	4665      	mov	r5, ip
    126a:	2d00      	cmp	r5, #0
    126c:	d000      	beq.n	1270 <__aeabi_fsub+0x290>
    126e:	e07c      	b.n	136a <__aeabi_fsub+0x38a>
    1270:	1c46      	adds	r6, r0, #1
    1272:	1c3b      	adds	r3, r7, #0
    1274:	1c04      	adds	r4, r0, #0
    1276:	1c15      	adds	r5, r2, #0
    1278:	e6d0      	b.n	101c <__aeabi_fsub+0x3c>
    127a:	4665      	mov	r5, ip
    127c:	2d00      	cmp	r5, #0
    127e:	d13f      	bne.n	1300 <__aeabi_fsub+0x320>
    1280:	2f00      	cmp	r7, #0
    1282:	d107      	bne.n	1294 <__aeabi_fsub+0x2b4>
    1284:	2180      	movs	r1, #128	; 0x80
    1286:	2200      	movs	r2, #0
    1288:	004e      	lsls	r6, r1, #1
    128a:	4b1c      	ldr	r3, [pc, #112]	; (12fc <__aeabi_fsub+0x31c>)
    128c:	24ff      	movs	r4, #255	; 0xff
    128e:	e6cc      	b.n	102a <__aeabi_fsub+0x4a>
    1290:	28ff      	cmp	r0, #255	; 0xff
    1292:	d194      	bne.n	11be <__aeabi_fsub+0x1de>
    1294:	2080      	movs	r0, #128	; 0x80
    1296:	1c3b      	adds	r3, r7, #0
    1298:	1c0d      	adds	r5, r1, #0
    129a:	0046      	lsls	r6, r0, #1
    129c:	24ff      	movs	r4, #255	; 0xff
    129e:	e6bd      	b.n	101c <__aeabi_fsub+0x3c>
    12a0:	3e01      	subs	r6, #1
    12a2:	2e00      	cmp	r6, #0
    12a4:	d1f4      	bne.n	1290 <__aeabi_fsub+0x2b0>
    12a6:	1b3b      	subs	r3, r7, r4
    12a8:	1c0d      	adds	r5, r1, #0
    12aa:	1c04      	adds	r4, r0, #0
    12ac:	e702      	b.n	10b4 <__aeabi_fsub+0xd4>
    12ae:	2580      	movs	r5, #128	; 0x80
    12b0:	006e      	lsls	r6, r5, #1
    12b2:	2304      	movs	r3, #4
    12b4:	e6b9      	b.n	102a <__aeabi_fsub+0x4a>
    12b6:	28ff      	cmp	r0, #255	; 0xff
    12b8:	d051      	beq.n	135e <__aeabi_fsub+0x37e>
    12ba:	2480      	movs	r4, #128	; 0x80
    12bc:	4661      	mov	r1, ip
    12be:	04e3      	lsls	r3, r4, #19
    12c0:	4319      	orrs	r1, r3
    12c2:	468c      	mov	ip, r1
    12c4:	2301      	movs	r3, #1
    12c6:	2e1b      	cmp	r6, #27
    12c8:	dc09      	bgt.n	12de <__aeabi_fsub+0x2fe>
    12ca:	2120      	movs	r1, #32
    12cc:	4664      	mov	r4, ip
    12ce:	40f4      	lsrs	r4, r6
    12d0:	4665      	mov	r5, ip
    12d2:	1b8e      	subs	r6, r1, r6
    12d4:	40b5      	lsls	r5, r6
    12d6:	1c2b      	adds	r3, r5, #0
    12d8:	1e59      	subs	r1, r3, #1
    12da:	418b      	sbcs	r3, r1
    12dc:	4323      	orrs	r3, r4
    12de:	19db      	adds	r3, r3, r7
    12e0:	1c04      	adds	r4, r0, #0
    12e2:	e6d8      	b.n	1096 <__aeabi_fsub+0xb6>
    12e4:	2f00      	cmp	r7, #0
    12e6:	d01d      	beq.n	1324 <__aeabi_fsub+0x344>
    12e8:	1beb      	subs	r3, r5, r7
    12ea:	0158      	lsls	r0, r3, #5
    12ec:	d54a      	bpl.n	1384 <__aeabi_fsub+0x3a4>
    12ee:	1b7b      	subs	r3, r7, r5
    12f0:	2601      	movs	r6, #1
    12f2:	1c0d      	adds	r5, r1, #0
    12f4:	2400      	movs	r4, #0
    12f6:	e691      	b.n	101c <__aeabi_fsub+0x3c>
    12f8:	fbffffff 	.word	0xfbffffff
    12fc:	03fffffc 	.word	0x03fffffc
    1300:	2f00      	cmp	r7, #0
    1302:	d100      	bne.n	1306 <__aeabi_fsub+0x326>
    1304:	e6fb      	b.n	10fe <__aeabi_fsub+0x11e>
    1306:	2080      	movs	r0, #128	; 0x80
    1308:	08eb      	lsrs	r3, r5, #3
    130a:	03c4      	lsls	r4, r0, #15
    130c:	4223      	tst	r3, r4
    130e:	d037      	beq.n	1380 <__aeabi_fsub+0x3a0>
    1310:	08ff      	lsrs	r7, r7, #3
    1312:	4227      	tst	r7, r4
    1314:	d134      	bne.n	1380 <__aeabi_fsub+0x3a0>
    1316:	1c3b      	adds	r3, r7, #0
    1318:	1c0d      	adds	r5, r1, #0
    131a:	2280      	movs	r2, #128	; 0x80
    131c:	00db      	lsls	r3, r3, #3
    131e:	0056      	lsls	r6, r2, #1
    1320:	24ff      	movs	r4, #255	; 0xff
    1322:	e67b      	b.n	101c <__aeabi_fsub+0x3c>
    1324:	4663      	mov	r3, ip
    1326:	1c15      	adds	r5, r2, #0
    1328:	2601      	movs	r6, #1
    132a:	2400      	movs	r4, #0
    132c:	e676      	b.n	101c <__aeabi_fsub+0x3c>
    132e:	4664      	mov	r4, ip
    1330:	2c00      	cmp	r4, #0
    1332:	d014      	beq.n	135e <__aeabi_fsub+0x37e>
    1334:	2f00      	cmp	r7, #0
    1336:	d100      	bne.n	133a <__aeabi_fsub+0x35a>
    1338:	e6e1      	b.n	10fe <__aeabi_fsub+0x11e>
    133a:	2380      	movs	r3, #128	; 0x80
    133c:	08e6      	lsrs	r6, r4, #3
    133e:	03d8      	lsls	r0, r3, #15
    1340:	1c31      	adds	r1, r6, #0
    1342:	4206      	tst	r6, r0
    1344:	d003      	beq.n	134e <__aeabi_fsub+0x36e>
    1346:	08f9      	lsrs	r1, r7, #3
    1348:	4201      	tst	r1, r0
    134a:	d000      	beq.n	134e <__aeabi_fsub+0x36e>
    134c:	1c31      	adds	r1, r6, #0
    134e:	1c15      	adds	r5, r2, #0
    1350:	2280      	movs	r2, #128	; 0x80
    1352:	00cb      	lsls	r3, r1, #3
    1354:	0056      	lsls	r6, r2, #1
    1356:	24ff      	movs	r4, #255	; 0xff
    1358:	e660      	b.n	101c <__aeabi_fsub+0x3c>
    135a:	28ff      	cmp	r0, #255	; 0xff
    135c:	d1b2      	bne.n	12c4 <__aeabi_fsub+0x2e4>
    135e:	2080      	movs	r0, #128	; 0x80
    1360:	1c3b      	adds	r3, r7, #0
    1362:	1c15      	adds	r5, r2, #0
    1364:	0046      	lsls	r6, r0, #1
    1366:	24ff      	movs	r4, #255	; 0xff
    1368:	e658      	b.n	101c <__aeabi_fsub+0x3c>
    136a:	3e01      	subs	r6, #1
    136c:	2e00      	cmp	r6, #0
    136e:	d1f4      	bne.n	135a <__aeabi_fsub+0x37a>
    1370:	197b      	adds	r3, r7, r5
    1372:	1c04      	adds	r4, r0, #0
    1374:	e68f      	b.n	1096 <__aeabi_fsub+0xb6>
    1376:	1c3b      	adds	r3, r7, #0
    1378:	1c15      	adds	r5, r2, #0
    137a:	2601      	movs	r6, #1
    137c:	2400      	movs	r4, #0
    137e:	e64d      	b.n	101c <__aeabi_fsub+0x3c>
    1380:	1c15      	adds	r5, r2, #0
    1382:	e7ca      	b.n	131a <__aeabi_fsub+0x33a>
    1384:	2b00      	cmp	r3, #0
    1386:	d100      	bne.n	138a <__aeabi_fsub+0x3aa>
    1388:	e72c      	b.n	11e4 <__aeabi_fsub+0x204>
    138a:	e7cc      	b.n	1326 <__aeabi_fsub+0x346>

0000138c <__aeabi_f2iz>:
    138c:	0243      	lsls	r3, r0, #9
    138e:	0042      	lsls	r2, r0, #1
    1390:	0a59      	lsrs	r1, r3, #9
    1392:	b500      	push	{lr}
    1394:	0e13      	lsrs	r3, r2, #24
    1396:	0fc2      	lsrs	r2, r0, #31
    1398:	2000      	movs	r0, #0
    139a:	2b7e      	cmp	r3, #126	; 0x7e
    139c:	dd0d      	ble.n	13ba <__aeabi_f2iz+0x2e>
    139e:	2b9d      	cmp	r3, #157	; 0x9d
    13a0:	dc0c      	bgt.n	13bc <__aeabi_f2iz+0x30>
    13a2:	2080      	movs	r0, #128	; 0x80
    13a4:	0400      	lsls	r0, r0, #16
    13a6:	4301      	orrs	r1, r0
    13a8:	2b95      	cmp	r3, #149	; 0x95
    13aa:	dc0a      	bgt.n	13c2 <__aeabi_f2iz+0x36>
    13ac:	2096      	movs	r0, #150	; 0x96
    13ae:	1ac3      	subs	r3, r0, r3
    13b0:	40d9      	lsrs	r1, r3
    13b2:	4248      	negs	r0, r1
    13b4:	2a00      	cmp	r2, #0
    13b6:	d100      	bne.n	13ba <__aeabi_f2iz+0x2e>
    13b8:	1c08      	adds	r0, r1, #0
    13ba:	bd00      	pop	{pc}
    13bc:	4902      	ldr	r1, [pc, #8]	; (13c8 <__aeabi_f2iz+0x3c>)
    13be:	1850      	adds	r0, r2, r1
    13c0:	e7fb      	b.n	13ba <__aeabi_f2iz+0x2e>
    13c2:	3b96      	subs	r3, #150	; 0x96
    13c4:	4099      	lsls	r1, r3
    13c6:	e7f4      	b.n	13b2 <__aeabi_f2iz+0x26>
    13c8:	7fffffff 	.word	0x7fffffff

000013cc <__aeabi_i2f>:
    13cc:	b570      	push	{r4, r5, r6, lr}
    13ce:	1e04      	subs	r4, r0, #0
    13d0:	d03c      	beq.n	144c <__aeabi_i2f+0x80>
    13d2:	0fc5      	lsrs	r5, r0, #31
    13d4:	d000      	beq.n	13d8 <__aeabi_i2f+0xc>
    13d6:	4244      	negs	r4, r0
    13d8:	1c20      	adds	r0, r4, #0
    13da:	f001 f8d3 	bl	2584 <__clzsi2>
    13de:	219e      	movs	r1, #158	; 0x9e
    13e0:	1c26      	adds	r6, r4, #0
    13e2:	1a0b      	subs	r3, r1, r0
    13e4:	2b96      	cmp	r3, #150	; 0x96
    13e6:	dc0a      	bgt.n	13fe <__aeabi_i2f+0x32>
    13e8:	3808      	subs	r0, #8
    13ea:	4084      	lsls	r4, r0
    13ec:	0261      	lsls	r1, r4, #9
    13ee:	0a4c      	lsrs	r4, r1, #9
    13f0:	b2db      	uxtb	r3, r3
    13f2:	05db      	lsls	r3, r3, #23
    13f4:	431c      	orrs	r4, r3
    13f6:	07ed      	lsls	r5, r5, #31
    13f8:	1c20      	adds	r0, r4, #0
    13fa:	4328      	orrs	r0, r5
    13fc:	bd70      	pop	{r4, r5, r6, pc}
    13fe:	2b99      	cmp	r3, #153	; 0x99
    1400:	dd0a      	ble.n	1418 <__aeabi_i2f+0x4c>
    1402:	2205      	movs	r2, #5
    1404:	1a14      	subs	r4, r2, r0
    1406:	1c31      	adds	r1, r6, #0
    1408:	40e1      	lsrs	r1, r4
    140a:	1c04      	adds	r4, r0, #0
    140c:	341b      	adds	r4, #27
    140e:	40a6      	lsls	r6, r4
    1410:	1c0a      	adds	r2, r1, #0
    1412:	1e71      	subs	r1, r6, #1
    1414:	418e      	sbcs	r6, r1
    1416:	4316      	orrs	r6, r2
    1418:	2805      	cmp	r0, #5
    141a:	dc1b      	bgt.n	1454 <__aeabi_i2f+0x88>
    141c:	4c14      	ldr	r4, [pc, #80]	; (1470 <__aeabi_i2f+0xa4>)
    141e:	220f      	movs	r2, #15
    1420:	4034      	ands	r4, r6
    1422:	4016      	ands	r6, r2
    1424:	2e04      	cmp	r6, #4
    1426:	d000      	beq.n	142a <__aeabi_i2f+0x5e>
    1428:	3404      	adds	r4, #4
    142a:	0162      	lsls	r2, r4, #5
    142c:	d505      	bpl.n	143a <__aeabi_i2f+0x6e>
    142e:	239f      	movs	r3, #159	; 0x9f
    1430:	1a1b      	subs	r3, r3, r0
    1432:	2bff      	cmp	r3, #255	; 0xff
    1434:	d00c      	beq.n	1450 <__aeabi_i2f+0x84>
    1436:	480e      	ldr	r0, [pc, #56]	; (1470 <__aeabi_i2f+0xa4>)
    1438:	4004      	ands	r4, r0
    143a:	1c5e      	adds	r6, r3, #1
    143c:	b2f1      	uxtb	r1, r6
    143e:	08e4      	lsrs	r4, r4, #3
    1440:	2901      	cmp	r1, #1
    1442:	dd0a      	ble.n	145a <__aeabi_i2f+0x8e>
    1444:	0264      	lsls	r4, r4, #9
    1446:	0a64      	lsrs	r4, r4, #9
    1448:	b2db      	uxtb	r3, r3
    144a:	e7d2      	b.n	13f2 <__aeabi_i2f+0x26>
    144c:	2500      	movs	r5, #0
    144e:	2300      	movs	r3, #0
    1450:	2400      	movs	r4, #0
    1452:	e7ce      	b.n	13f2 <__aeabi_i2f+0x26>
    1454:	1f41      	subs	r1, r0, #5
    1456:	408e      	lsls	r6, r1
    1458:	e7e0      	b.n	141c <__aeabi_i2f+0x50>
    145a:	2c00      	cmp	r4, #0
    145c:	d0f4      	beq.n	1448 <__aeabi_i2f+0x7c>
    145e:	2b00      	cmp	r3, #0
    1460:	d003      	beq.n	146a <__aeabi_i2f+0x9e>
    1462:	2280      	movs	r2, #128	; 0x80
    1464:	03d0      	lsls	r0, r2, #15
    1466:	4304      	orrs	r4, r0
    1468:	e7ec      	b.n	1444 <__aeabi_i2f+0x78>
    146a:	0266      	lsls	r6, r4, #9
    146c:	0a74      	lsrs	r4, r6, #9
    146e:	e7c0      	b.n	13f2 <__aeabi_i2f+0x26>
    1470:	fbffffff 	.word	0xfbffffff

00001474 <__aeabi_ui2f>:
    1474:	b510      	push	{r4, lr}
    1476:	1e04      	subs	r4, r0, #0
    1478:	d034      	beq.n	14e4 <__aeabi_ui2f+0x70>
    147a:	f001 f883 	bl	2584 <__clzsi2>
    147e:	239e      	movs	r3, #158	; 0x9e
    1480:	1a1b      	subs	r3, r3, r0
    1482:	2b96      	cmp	r3, #150	; 0x96
    1484:	dc07      	bgt.n	1496 <__aeabi_ui2f+0x22>
    1486:	3808      	subs	r0, #8
    1488:	4084      	lsls	r4, r0
    148a:	0264      	lsls	r4, r4, #9
    148c:	0a61      	lsrs	r1, r4, #9
    148e:	b2db      	uxtb	r3, r3
    1490:	05d8      	lsls	r0, r3, #23
    1492:	4308      	orrs	r0, r1
    1494:	bd10      	pop	{r4, pc}
    1496:	2b99      	cmp	r3, #153	; 0x99
    1498:	dd0a      	ble.n	14b0 <__aeabi_ui2f+0x3c>
    149a:	1c02      	adds	r2, r0, #0
    149c:	321b      	adds	r2, #27
    149e:	1c21      	adds	r1, r4, #0
    14a0:	4091      	lsls	r1, r2
    14a2:	1c0a      	adds	r2, r1, #0
    14a4:	1e51      	subs	r1, r2, #1
    14a6:	418a      	sbcs	r2, r1
    14a8:	2105      	movs	r1, #5
    14aa:	1a09      	subs	r1, r1, r0
    14ac:	40cc      	lsrs	r4, r1
    14ae:	4314      	orrs	r4, r2
    14b0:	2805      	cmp	r0, #5
    14b2:	dc1a      	bgt.n	14ea <__aeabi_ui2f+0x76>
    14b4:	4a18      	ldr	r2, [pc, #96]	; (1518 <__aeabi_ui2f+0xa4>)
    14b6:	210f      	movs	r1, #15
    14b8:	4022      	ands	r2, r4
    14ba:	400c      	ands	r4, r1
    14bc:	2c04      	cmp	r4, #4
    14be:	d000      	beq.n	14c2 <__aeabi_ui2f+0x4e>
    14c0:	3204      	adds	r2, #4
    14c2:	0151      	lsls	r1, r2, #5
    14c4:	d505      	bpl.n	14d2 <__aeabi_ui2f+0x5e>
    14c6:	249f      	movs	r4, #159	; 0x9f
    14c8:	1a23      	subs	r3, r4, r0
    14ca:	2bff      	cmp	r3, #255	; 0xff
    14cc:	d021      	beq.n	1512 <__aeabi_ui2f+0x9e>
    14ce:	4812      	ldr	r0, [pc, #72]	; (1518 <__aeabi_ui2f+0xa4>)
    14d0:	4002      	ands	r2, r0
    14d2:	1c59      	adds	r1, r3, #1
    14d4:	b2cc      	uxtb	r4, r1
    14d6:	08d2      	lsrs	r2, r2, #3
    14d8:	2c01      	cmp	r4, #1
    14da:	dd09      	ble.n	14f0 <__aeabi_ui2f+0x7c>
    14dc:	0250      	lsls	r0, r2, #9
    14de:	0a41      	lsrs	r1, r0, #9
    14e0:	b2db      	uxtb	r3, r3
    14e2:	e7d5      	b.n	1490 <__aeabi_ui2f+0x1c>
    14e4:	2300      	movs	r3, #0
    14e6:	2100      	movs	r1, #0
    14e8:	e7d2      	b.n	1490 <__aeabi_ui2f+0x1c>
    14ea:	1f42      	subs	r2, r0, #5
    14ec:	4094      	lsls	r4, r2
    14ee:	e7e1      	b.n	14b4 <__aeabi_ui2f+0x40>
    14f0:	2a00      	cmp	r2, #0
    14f2:	d00b      	beq.n	150c <__aeabi_ui2f+0x98>
    14f4:	2b00      	cmp	r3, #0
    14f6:	d006      	beq.n	1506 <__aeabi_ui2f+0x92>
    14f8:	2180      	movs	r1, #128	; 0x80
    14fa:	03cc      	lsls	r4, r1, #15
    14fc:	4322      	orrs	r2, r4
    14fe:	0252      	lsls	r2, r2, #9
    1500:	0a51      	lsrs	r1, r2, #9
    1502:	b2db      	uxtb	r3, r3
    1504:	e7c4      	b.n	1490 <__aeabi_ui2f+0x1c>
    1506:	0250      	lsls	r0, r2, #9
    1508:	0a41      	lsrs	r1, r0, #9
    150a:	e7c1      	b.n	1490 <__aeabi_ui2f+0x1c>
    150c:	b2db      	uxtb	r3, r3
    150e:	2100      	movs	r1, #0
    1510:	e7be      	b.n	1490 <__aeabi_ui2f+0x1c>
    1512:	23ff      	movs	r3, #255	; 0xff
    1514:	2100      	movs	r1, #0
    1516:	e7bb      	b.n	1490 <__aeabi_ui2f+0x1c>
    1518:	fbffffff 	.word	0xfbffffff

0000151c <__eqdf2>:
    151c:	b5f0      	push	{r4, r5, r6, r7, lr}
    151e:	4694      	mov	ip, r2
    1520:	4647      	mov	r7, r8
    1522:	031a      	lsls	r2, r3, #12
    1524:	1c06      	adds	r6, r0, #0
    1526:	0058      	lsls	r0, r3, #1
    1528:	b480      	push	{r7}
    152a:	0b17      	lsrs	r7, r2, #12
    152c:	0d42      	lsrs	r2, r0, #21
    152e:	4819      	ldr	r0, [pc, #100]	; (1594 <__eqdf2+0x78>)
    1530:	030d      	lsls	r5, r1, #12
    1532:	004c      	lsls	r4, r1, #1
    1534:	0fdb      	lsrs	r3, r3, #31
    1536:	0b2d      	lsrs	r5, r5, #12
    1538:	0d64      	lsrs	r4, r4, #21
    153a:	0fc9      	lsrs	r1, r1, #31
    153c:	4698      	mov	r8, r3
    153e:	4284      	cmp	r4, r0
    1540:	d008      	beq.n	1554 <__eqdf2+0x38>
    1542:	4814      	ldr	r0, [pc, #80]	; (1594 <__eqdf2+0x78>)
    1544:	4282      	cmp	r2, r0
    1546:	d00d      	beq.n	1564 <__eqdf2+0x48>
    1548:	2001      	movs	r0, #1
    154a:	4294      	cmp	r4, r2
    154c:	d012      	beq.n	1574 <__eqdf2+0x58>
    154e:	bc04      	pop	{r2}
    1550:	4690      	mov	r8, r2
    1552:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1554:	1c2b      	adds	r3, r5, #0
    1556:	4333      	orrs	r3, r6
    1558:	2001      	movs	r0, #1
    155a:	2b00      	cmp	r3, #0
    155c:	d1f7      	bne.n	154e <__eqdf2+0x32>
    155e:	480d      	ldr	r0, [pc, #52]	; (1594 <__eqdf2+0x78>)
    1560:	4282      	cmp	r2, r0
    1562:	d1f1      	bne.n	1548 <__eqdf2+0x2c>
    1564:	4663      	mov	r3, ip
    1566:	433b      	orrs	r3, r7
    1568:	2001      	movs	r0, #1
    156a:	2b00      	cmp	r3, #0
    156c:	d1ef      	bne.n	154e <__eqdf2+0x32>
    156e:	2001      	movs	r0, #1
    1570:	4294      	cmp	r4, r2
    1572:	d1ec      	bne.n	154e <__eqdf2+0x32>
    1574:	42bd      	cmp	r5, r7
    1576:	d1ea      	bne.n	154e <__eqdf2+0x32>
    1578:	4566      	cmp	r6, ip
    157a:	d1e8      	bne.n	154e <__eqdf2+0x32>
    157c:	4541      	cmp	r1, r8
    157e:	d006      	beq.n	158e <__eqdf2+0x72>
    1580:	2c00      	cmp	r4, #0
    1582:	d1e4      	bne.n	154e <__eqdf2+0x32>
    1584:	1c28      	adds	r0, r5, #0
    1586:	4330      	orrs	r0, r6
    1588:	1e45      	subs	r5, r0, #1
    158a:	41a8      	sbcs	r0, r5
    158c:	e7df      	b.n	154e <__eqdf2+0x32>
    158e:	2000      	movs	r0, #0
    1590:	e7dd      	b.n	154e <__eqdf2+0x32>
    1592:	46c0      	nop			; (mov r8, r8)
    1594:	000007ff 	.word	0x000007ff

00001598 <__gedf2>:
    1598:	b5f0      	push	{r4, r5, r6, r7, lr}
    159a:	4657      	mov	r7, sl
    159c:	464e      	mov	r6, r9
    159e:	4645      	mov	r5, r8
    15a0:	b4e0      	push	{r5, r6, r7}
    15a2:	1c04      	adds	r4, r0, #0
    15a4:	004e      	lsls	r6, r1, #1
    15a6:	0308      	lsls	r0, r1, #12
    15a8:	0fc9      	lsrs	r1, r1, #31
    15aa:	468a      	mov	sl, r1
    15ac:	1c17      	adds	r7, r2, #0
    15ae:	0059      	lsls	r1, r3, #1
    15b0:	031a      	lsls	r2, r3, #12
    15b2:	0b05      	lsrs	r5, r0, #12
    15b4:	0d70      	lsrs	r0, r6, #21
    15b6:	0b16      	lsrs	r6, r2, #12
    15b8:	0d4a      	lsrs	r2, r1, #21
    15ba:	4930      	ldr	r1, [pc, #192]	; (167c <__gedf2+0xe4>)
    15bc:	0fdb      	lsrs	r3, r3, #31
    15be:	469c      	mov	ip, r3
    15c0:	4288      	cmp	r0, r1
    15c2:	d032      	beq.n	162a <__gedf2+0x92>
    15c4:	492d      	ldr	r1, [pc, #180]	; (167c <__gedf2+0xe4>)
    15c6:	428a      	cmp	r2, r1
    15c8:	d035      	beq.n	1636 <__gedf2+0x9e>
    15ca:	2800      	cmp	r0, #0
    15cc:	d10f      	bne.n	15ee <__gedf2+0x56>
    15ce:	1c29      	adds	r1, r5, #0
    15d0:	4321      	orrs	r1, r4
    15d2:	424b      	negs	r3, r1
    15d4:	414b      	adcs	r3, r1
    15d6:	4698      	mov	r8, r3
    15d8:	2a00      	cmp	r2, #0
    15da:	d00b      	beq.n	15f4 <__gedf2+0x5c>
    15dc:	2b00      	cmp	r3, #0
    15de:	d11a      	bne.n	1616 <__gedf2+0x7e>
    15e0:	45e2      	cmp	sl, ip
    15e2:	d02c      	beq.n	163e <__gedf2+0xa6>
    15e4:	4655      	mov	r5, sl
    15e6:	2d00      	cmp	r5, #0
    15e8:	d118      	bne.n	161c <__gedf2+0x84>
    15ea:	2001      	movs	r0, #1
    15ec:	e018      	b.n	1620 <__gedf2+0x88>
    15ee:	2a00      	cmp	r2, #0
    15f0:	d1f6      	bne.n	15e0 <__gedf2+0x48>
    15f2:	4690      	mov	r8, r2
    15f4:	1c31      	adds	r1, r6, #0
    15f6:	4339      	orrs	r1, r7
    15f8:	424b      	negs	r3, r1
    15fa:	414b      	adcs	r3, r1
    15fc:	4641      	mov	r1, r8
    15fe:	2900      	cmp	r1, #0
    1600:	d106      	bne.n	1610 <__gedf2+0x78>
    1602:	2b00      	cmp	r3, #0
    1604:	d0ec      	beq.n	15e0 <__gedf2+0x48>
    1606:	4656      	mov	r6, sl
    1608:	2001      	movs	r0, #1
    160a:	2e00      	cmp	r6, #0
    160c:	d008      	beq.n	1620 <__gedf2+0x88>
    160e:	e005      	b.n	161c <__gedf2+0x84>
    1610:	2000      	movs	r0, #0
    1612:	2b00      	cmp	r3, #0
    1614:	d104      	bne.n	1620 <__gedf2+0x88>
    1616:	4667      	mov	r7, ip
    1618:	2f00      	cmp	r7, #0
    161a:	d1e6      	bne.n	15ea <__gedf2+0x52>
    161c:	2301      	movs	r3, #1
    161e:	4258      	negs	r0, r3
    1620:	bc1c      	pop	{r2, r3, r4}
    1622:	4690      	mov	r8, r2
    1624:	4699      	mov	r9, r3
    1626:	46a2      	mov	sl, r4
    1628:	bdf0      	pop	{r4, r5, r6, r7, pc}
    162a:	1c2b      	adds	r3, r5, #0
    162c:	4323      	orrs	r3, r4
    162e:	d0c9      	beq.n	15c4 <__gedf2+0x2c>
    1630:	2102      	movs	r1, #2
    1632:	4248      	negs	r0, r1
    1634:	e7f4      	b.n	1620 <__gedf2+0x88>
    1636:	1c33      	adds	r3, r6, #0
    1638:	433b      	orrs	r3, r7
    163a:	d0c6      	beq.n	15ca <__gedf2+0x32>
    163c:	e7f8      	b.n	1630 <__gedf2+0x98>
    163e:	4290      	cmp	r0, r2
    1640:	dc05      	bgt.n	164e <__gedf2+0xb6>
    1642:	da09      	bge.n	1658 <__gedf2+0xc0>
    1644:	4652      	mov	r2, sl
    1646:	2a00      	cmp	r2, #0
    1648:	d0e8      	beq.n	161c <__gedf2+0x84>
    164a:	2001      	movs	r0, #1
    164c:	e7e8      	b.n	1620 <__gedf2+0x88>
    164e:	4654      	mov	r4, sl
    1650:	2c00      	cmp	r4, #0
    1652:	d1e3      	bne.n	161c <__gedf2+0x84>
    1654:	2001      	movs	r0, #1
    1656:	e7e3      	b.n	1620 <__gedf2+0x88>
    1658:	42b5      	cmp	r5, r6
    165a:	d8c3      	bhi.n	15e4 <__gedf2+0x4c>
    165c:	d007      	beq.n	166e <__gedf2+0xd6>
    165e:	2000      	movs	r0, #0
    1660:	42b5      	cmp	r5, r6
    1662:	d2dd      	bcs.n	1620 <__gedf2+0x88>
    1664:	4650      	mov	r0, sl
    1666:	2800      	cmp	r0, #0
    1668:	d0d8      	beq.n	161c <__gedf2+0x84>
    166a:	2001      	movs	r0, #1
    166c:	e7d8      	b.n	1620 <__gedf2+0x88>
    166e:	42bc      	cmp	r4, r7
    1670:	d8b8      	bhi.n	15e4 <__gedf2+0x4c>
    1672:	2000      	movs	r0, #0
    1674:	42bc      	cmp	r4, r7
    1676:	d3f5      	bcc.n	1664 <__gedf2+0xcc>
    1678:	e7d2      	b.n	1620 <__gedf2+0x88>
    167a:	46c0      	nop			; (mov r8, r8)
    167c:	000007ff 	.word	0x000007ff

00001680 <__ledf2>:
    1680:	b5f0      	push	{r4, r5, r6, r7, lr}
    1682:	4644      	mov	r4, r8
    1684:	465f      	mov	r7, fp
    1686:	4656      	mov	r6, sl
    1688:	464d      	mov	r5, r9
    168a:	b4f0      	push	{r4, r5, r6, r7}
    168c:	4694      	mov	ip, r2
    168e:	1c06      	adds	r6, r0, #0
    1690:	031a      	lsls	r2, r3, #12
    1692:	0058      	lsls	r0, r3, #1
    1694:	0b17      	lsrs	r7, r2, #12
    1696:	0d42      	lsrs	r2, r0, #21
    1698:	482e      	ldr	r0, [pc, #184]	; (1754 <__ledf2+0xd4>)
    169a:	030d      	lsls	r5, r1, #12
    169c:	004c      	lsls	r4, r1, #1
    169e:	0fdb      	lsrs	r3, r3, #31
    16a0:	0b2d      	lsrs	r5, r5, #12
    16a2:	0d64      	lsrs	r4, r4, #21
    16a4:	0fc9      	lsrs	r1, r1, #31
    16a6:	4698      	mov	r8, r3
    16a8:	4284      	cmp	r4, r0
    16aa:	d033      	beq.n	1714 <__ledf2+0x94>
    16ac:	4829      	ldr	r0, [pc, #164]	; (1754 <__ledf2+0xd4>)
    16ae:	4282      	cmp	r2, r0
    16b0:	d036      	beq.n	1720 <__ledf2+0xa0>
    16b2:	2c00      	cmp	r4, #0
    16b4:	d019      	beq.n	16ea <__ledf2+0x6a>
    16b6:	2a00      	cmp	r2, #0
    16b8:	d120      	bne.n	16fc <__ledf2+0x7c>
    16ba:	4693      	mov	fp, r2
    16bc:	4663      	mov	r3, ip
    16be:	433b      	orrs	r3, r7
    16c0:	4258      	negs	r0, r3
    16c2:	4158      	adcs	r0, r3
    16c4:	465b      	mov	r3, fp
    16c6:	4682      	mov	sl, r0
    16c8:	2b00      	cmp	r3, #0
    16ca:	d01d      	beq.n	1708 <__ledf2+0x88>
    16cc:	4651      	mov	r1, sl
    16ce:	2000      	movs	r0, #0
    16d0:	2900      	cmp	r1, #0
    16d2:	d104      	bne.n	16de <__ledf2+0x5e>
    16d4:	4642      	mov	r2, r8
    16d6:	2a00      	cmp	r2, #0
    16d8:	d114      	bne.n	1704 <__ledf2+0x84>
    16da:	2401      	movs	r4, #1
    16dc:	4260      	negs	r0, r4
    16de:	bc3c      	pop	{r2, r3, r4, r5}
    16e0:	4690      	mov	r8, r2
    16e2:	4699      	mov	r9, r3
    16e4:	46a2      	mov	sl, r4
    16e6:	46ab      	mov	fp, r5
    16e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    16ea:	1c2b      	adds	r3, r5, #0
    16ec:	4333      	orrs	r3, r6
    16ee:	4258      	negs	r0, r3
    16f0:	4143      	adcs	r3, r0
    16f2:	469b      	mov	fp, r3
    16f4:	2a00      	cmp	r2, #0
    16f6:	d0e1      	beq.n	16bc <__ledf2+0x3c>
    16f8:	2b00      	cmp	r3, #0
    16fa:	d1eb      	bne.n	16d4 <__ledf2+0x54>
    16fc:	4541      	cmp	r1, r8
    16fe:	d015      	beq.n	172c <__ledf2+0xac>
    1700:	2900      	cmp	r1, #0
    1702:	d1ea      	bne.n	16da <__ledf2+0x5a>
    1704:	2001      	movs	r0, #1
    1706:	e7ea      	b.n	16de <__ledf2+0x5e>
    1708:	2800      	cmp	r0, #0
    170a:	d0f7      	beq.n	16fc <__ledf2+0x7c>
    170c:	2001      	movs	r0, #1
    170e:	2900      	cmp	r1, #0
    1710:	d0e5      	beq.n	16de <__ledf2+0x5e>
    1712:	e7e2      	b.n	16da <__ledf2+0x5a>
    1714:	1c2b      	adds	r3, r5, #0
    1716:	4333      	orrs	r3, r6
    1718:	2002      	movs	r0, #2
    171a:	2b00      	cmp	r3, #0
    171c:	d1df      	bne.n	16de <__ledf2+0x5e>
    171e:	e7c5      	b.n	16ac <__ledf2+0x2c>
    1720:	4663      	mov	r3, ip
    1722:	433b      	orrs	r3, r7
    1724:	2002      	movs	r0, #2
    1726:	2b00      	cmp	r3, #0
    1728:	d1d9      	bne.n	16de <__ledf2+0x5e>
    172a:	e7c2      	b.n	16b2 <__ledf2+0x32>
    172c:	4294      	cmp	r4, r2
    172e:	dce7      	bgt.n	1700 <__ledf2+0x80>
    1730:	db05      	blt.n	173e <__ledf2+0xbe>
    1732:	42bd      	cmp	r5, r7
    1734:	d8e4      	bhi.n	1700 <__ledf2+0x80>
    1736:	d006      	beq.n	1746 <__ledf2+0xc6>
    1738:	2000      	movs	r0, #0
    173a:	42bd      	cmp	r5, r7
    173c:	d2cf      	bcs.n	16de <__ledf2+0x5e>
    173e:	2900      	cmp	r1, #0
    1740:	d0cb      	beq.n	16da <__ledf2+0x5a>
    1742:	2001      	movs	r0, #1
    1744:	e7cb      	b.n	16de <__ledf2+0x5e>
    1746:	4566      	cmp	r6, ip
    1748:	d8da      	bhi.n	1700 <__ledf2+0x80>
    174a:	2000      	movs	r0, #0
    174c:	4566      	cmp	r6, ip
    174e:	d3f6      	bcc.n	173e <__ledf2+0xbe>
    1750:	e7c5      	b.n	16de <__ledf2+0x5e>
    1752:	46c0      	nop			; (mov r8, r8)
    1754:	000007ff 	.word	0x000007ff

00001758 <__aeabi_dmul>:
    1758:	b5f0      	push	{r4, r5, r6, r7, lr}
    175a:	4656      	mov	r6, sl
    175c:	4644      	mov	r4, r8
    175e:	465f      	mov	r7, fp
    1760:	464d      	mov	r5, r9
    1762:	b4f0      	push	{r4, r5, r6, r7}
    1764:	004f      	lsls	r7, r1, #1
    1766:	1c1d      	adds	r5, r3, #0
    1768:	030b      	lsls	r3, r1, #12
    176a:	1c14      	adds	r4, r2, #0
    176c:	0b1a      	lsrs	r2, r3, #12
    176e:	0d7b      	lsrs	r3, r7, #21
    1770:	b087      	sub	sp, #28
    1772:	1c06      	adds	r6, r0, #0
    1774:	4692      	mov	sl, r2
    1776:	4698      	mov	r8, r3
    1778:	0fcf      	lsrs	r7, r1, #31
    177a:	2b00      	cmp	r3, #0
    177c:	d121      	bne.n	17c2 <__aeabi_dmul+0x6a>
    177e:	4302      	orrs	r2, r0
    1780:	d100      	bne.n	1784 <__aeabi_dmul+0x2c>
    1782:	e149      	b.n	1a18 <__aeabi_dmul+0x2c0>
    1784:	4653      	mov	r3, sl
    1786:	2b00      	cmp	r3, #0
    1788:	d100      	bne.n	178c <__aeabi_dmul+0x34>
    178a:	e1e4      	b.n	1b56 <__aeabi_dmul+0x3fe>
    178c:	4650      	mov	r0, sl
    178e:	f000 fef9 	bl	2584 <__clzsi2>
    1792:	1e03      	subs	r3, r0, #0
    1794:	2b27      	cmp	r3, #39	; 0x27
    1796:	dd00      	ble.n	179a <__aeabi_dmul+0x42>
    1798:	e1d8      	b.n	1b4c <__aeabi_dmul+0x3f4>
    179a:	3b08      	subs	r3, #8
    179c:	4651      	mov	r1, sl
    179e:	4099      	lsls	r1, r3
    17a0:	2228      	movs	r2, #40	; 0x28
    17a2:	4688      	mov	r8, r1
    17a4:	1a11      	subs	r1, r2, r0
    17a6:	1c32      	adds	r2, r6, #0
    17a8:	40ca      	lsrs	r2, r1
    17aa:	4641      	mov	r1, r8
    17ac:	430a      	orrs	r2, r1
    17ae:	4692      	mov	sl, r2
    17b0:	409e      	lsls	r6, r3
    17b2:	4bd8      	ldr	r3, [pc, #864]	; (1b14 <__aeabi_dmul+0x3bc>)
    17b4:	2200      	movs	r2, #0
    17b6:	1a18      	subs	r0, r3, r0
    17b8:	2100      	movs	r1, #0
    17ba:	4680      	mov	r8, r0
    17bc:	4691      	mov	r9, r2
    17be:	9103      	str	r1, [sp, #12]
    17c0:	e011      	b.n	17e6 <__aeabi_dmul+0x8e>
    17c2:	48d5      	ldr	r0, [pc, #852]	; (1b18 <__aeabi_dmul+0x3c0>)
    17c4:	4283      	cmp	r3, r0
    17c6:	d03e      	beq.n	1846 <__aeabi_dmul+0xee>
    17c8:	2180      	movs	r1, #128	; 0x80
    17ca:	4653      	mov	r3, sl
    17cc:	034a      	lsls	r2, r1, #13
    17ce:	431a      	orrs	r2, r3
    17d0:	00d0      	lsls	r0, r2, #3
    17d2:	0f71      	lsrs	r1, r6, #29
    17d4:	4308      	orrs	r0, r1
    17d6:	4ad1      	ldr	r2, [pc, #836]	; (1b1c <__aeabi_dmul+0x3c4>)
    17d8:	4682      	mov	sl, r0
    17da:	2300      	movs	r3, #0
    17dc:	2000      	movs	r0, #0
    17de:	00f6      	lsls	r6, r6, #3
    17e0:	4490      	add	r8, r2
    17e2:	4699      	mov	r9, r3
    17e4:	9003      	str	r0, [sp, #12]
    17e6:	1c29      	adds	r1, r5, #0
    17e8:	1c20      	adds	r0, r4, #0
    17ea:	1c25      	adds	r5, r4, #0
    17ec:	004a      	lsls	r2, r1, #1
    17ee:	030c      	lsls	r4, r1, #12
    17f0:	0fcb      	lsrs	r3, r1, #31
    17f2:	0b24      	lsrs	r4, r4, #12
    17f4:	0d52      	lsrs	r2, r2, #21
    17f6:	469b      	mov	fp, r3
    17f8:	d131      	bne.n	185e <__aeabi_dmul+0x106>
    17fa:	1c21      	adds	r1, r4, #0
    17fc:	4301      	orrs	r1, r0
    17fe:	d100      	bne.n	1802 <__aeabi_dmul+0xaa>
    1800:	e112      	b.n	1a28 <__aeabi_dmul+0x2d0>
    1802:	2c00      	cmp	r4, #0
    1804:	d100      	bne.n	1808 <__aeabi_dmul+0xb0>
    1806:	e19d      	b.n	1b44 <__aeabi_dmul+0x3ec>
    1808:	1c20      	adds	r0, r4, #0
    180a:	f000 febb 	bl	2584 <__clzsi2>
    180e:	2827      	cmp	r0, #39	; 0x27
    1810:	dd00      	ble.n	1814 <__aeabi_dmul+0xbc>
    1812:	e191      	b.n	1b38 <__aeabi_dmul+0x3e0>
    1814:	1c03      	adds	r3, r0, #0
    1816:	2228      	movs	r2, #40	; 0x28
    1818:	3b08      	subs	r3, #8
    181a:	1c29      	adds	r1, r5, #0
    181c:	1a12      	subs	r2, r2, r0
    181e:	409c      	lsls	r4, r3
    1820:	40d1      	lsrs	r1, r2
    1822:	430c      	orrs	r4, r1
    1824:	409d      	lsls	r5, r3
    1826:	4bbb      	ldr	r3, [pc, #748]	; (1b14 <__aeabi_dmul+0x3bc>)
    1828:	4659      	mov	r1, fp
    182a:	1a1a      	subs	r2, r3, r0
    182c:	4079      	eors	r1, r7
    182e:	2000      	movs	r0, #0
    1830:	464b      	mov	r3, r9
    1832:	9101      	str	r1, [sp, #4]
    1834:	4303      	orrs	r3, r0
    1836:	2b0f      	cmp	r3, #15
    1838:	d826      	bhi.n	1888 <__aeabi_dmul+0x130>
    183a:	0099      	lsls	r1, r3, #2
    183c:	4bb8      	ldr	r3, [pc, #736]	; (1b20 <__aeabi_dmul+0x3c8>)
    183e:	468c      	mov	ip, r1
    1840:	4463      	add	r3, ip
    1842:	6819      	ldr	r1, [r3, #0]
    1844:	468f      	mov	pc, r1
    1846:	1c11      	adds	r1, r2, #0
    1848:	4331      	orrs	r1, r6
    184a:	d000      	beq.n	184e <__aeabi_dmul+0xf6>
    184c:	e0df      	b.n	1a0e <__aeabi_dmul+0x2b6>
    184e:	2608      	movs	r6, #8
    1850:	2000      	movs	r0, #0
    1852:	2102      	movs	r1, #2
    1854:	46b1      	mov	r9, r6
    1856:	4682      	mov	sl, r0
    1858:	2600      	movs	r6, #0
    185a:	9103      	str	r1, [sp, #12]
    185c:	e7c3      	b.n	17e6 <__aeabi_dmul+0x8e>
    185e:	48ae      	ldr	r0, [pc, #696]	; (1b18 <__aeabi_dmul+0x3c0>)
    1860:	4282      	cmp	r2, r0
    1862:	d100      	bne.n	1866 <__aeabi_dmul+0x10e>
    1864:	e0c9      	b.n	19fa <__aeabi_dmul+0x2a2>
    1866:	2180      	movs	r1, #128	; 0x80
    1868:	034b      	lsls	r3, r1, #13
    186a:	431c      	orrs	r4, r3
    186c:	49ab      	ldr	r1, [pc, #684]	; (1b1c <__aeabi_dmul+0x3c4>)
    186e:	0f68      	lsrs	r0, r5, #29
    1870:	00e4      	lsls	r4, r4, #3
    1872:	4304      	orrs	r4, r0
    1874:	00ed      	lsls	r5, r5, #3
    1876:	1852      	adds	r2, r2, r1
    1878:	2000      	movs	r0, #0
    187a:	4659      	mov	r1, fp
    187c:	4079      	eors	r1, r7
    187e:	464b      	mov	r3, r9
    1880:	9101      	str	r1, [sp, #4]
    1882:	4303      	orrs	r3, r0
    1884:	2b0f      	cmp	r3, #15
    1886:	d9d8      	bls.n	183a <__aeabi_dmul+0xe2>
    1888:	4442      	add	r2, r8
    188a:	0433      	lsls	r3, r6, #16
    188c:	0429      	lsls	r1, r5, #16
    188e:	9204      	str	r2, [sp, #16]
    1890:	0c1a      	lsrs	r2, r3, #16
    1892:	0c0f      	lsrs	r7, r1, #16
    1894:	1c10      	adds	r0, r2, #0
    1896:	4378      	muls	r0, r7
    1898:	0c36      	lsrs	r6, r6, #16
    189a:	1c33      	adds	r3, r6, #0
    189c:	4680      	mov	r8, r0
    189e:	0c2d      	lsrs	r5, r5, #16
    18a0:	437b      	muls	r3, r7
    18a2:	1c30      	adds	r0, r6, #0
    18a4:	4368      	muls	r0, r5
    18a6:	1c11      	adds	r1, r2, #0
    18a8:	4369      	muls	r1, r5
    18aa:	469c      	mov	ip, r3
    18ac:	4643      	mov	r3, r8
    18ae:	4683      	mov	fp, r0
    18b0:	0c18      	lsrs	r0, r3, #16
    18b2:	1808      	adds	r0, r1, r0
    18b4:	4460      	add	r0, ip
    18b6:	4584      	cmp	ip, r0
    18b8:	d900      	bls.n	18bc <__aeabi_dmul+0x164>
    18ba:	e11f      	b.n	1afc <__aeabi_dmul+0x3a4>
    18bc:	0c01      	lsrs	r1, r0, #16
    18be:	4643      	mov	r3, r8
    18c0:	9103      	str	r1, [sp, #12]
    18c2:	0419      	lsls	r1, r3, #16
    18c4:	0c0b      	lsrs	r3, r1, #16
    18c6:	0400      	lsls	r0, r0, #16
    18c8:	18c0      	adds	r0, r0, r3
    18ca:	0421      	lsls	r1, r4, #16
    18cc:	0c24      	lsrs	r4, r4, #16
    18ce:	9005      	str	r0, [sp, #20]
    18d0:	1c10      	adds	r0, r2, #0
    18d2:	4362      	muls	r2, r4
    18d4:	0c09      	lsrs	r1, r1, #16
    18d6:	9202      	str	r2, [sp, #8]
    18d8:	4348      	muls	r0, r1
    18da:	1c32      	adds	r2, r6, #0
    18dc:	4366      	muls	r6, r4
    18de:	434a      	muls	r2, r1
    18e0:	9b02      	ldr	r3, [sp, #8]
    18e2:	46b1      	mov	r9, r6
    18e4:	0c06      	lsrs	r6, r0, #16
    18e6:	4690      	mov	r8, r2
    18e8:	46b4      	mov	ip, r6
    18ea:	1c1a      	adds	r2, r3, #0
    18ec:	4462      	add	r2, ip
    18ee:	4442      	add	r2, r8
    18f0:	4590      	cmp	r8, r2
    18f2:	d902      	bls.n	18fa <__aeabi_dmul+0x1a2>
    18f4:	2680      	movs	r6, #128	; 0x80
    18f6:	0273      	lsls	r3, r6, #9
    18f8:	4499      	add	r9, r3
    18fa:	0c16      	lsrs	r6, r2, #16
    18fc:	46b0      	mov	r8, r6
    18fe:	44c1      	add	r9, r8
    1900:	0400      	lsls	r0, r0, #16
    1902:	464b      	mov	r3, r9
    1904:	0c06      	lsrs	r6, r0, #16
    1906:	0412      	lsls	r2, r2, #16
    1908:	9302      	str	r3, [sp, #8]
    190a:	1993      	adds	r3, r2, r6
    190c:	4656      	mov	r6, sl
    190e:	0432      	lsls	r2, r6, #16
    1910:	0c10      	lsrs	r0, r2, #16
    1912:	1c02      	adds	r2, r0, #0
    1914:	436a      	muls	r2, r5
    1916:	469c      	mov	ip, r3
    1918:	1c03      	adds	r3, r0, #0
    191a:	437b      	muls	r3, r7
    191c:	4691      	mov	r9, r2
    191e:	0c32      	lsrs	r2, r6, #16
    1920:	4357      	muls	r7, r2
    1922:	4698      	mov	r8, r3
    1924:	0c1b      	lsrs	r3, r3, #16
    1926:	469a      	mov	sl, r3
    1928:	44d1      	add	r9, sl
    192a:	44b9      	add	r9, r7
    192c:	4355      	muls	r5, r2
    192e:	454f      	cmp	r7, r9
    1930:	d902      	bls.n	1938 <__aeabi_dmul+0x1e0>
    1932:	2780      	movs	r7, #128	; 0x80
    1934:	027e      	lsls	r6, r7, #9
    1936:	19ad      	adds	r5, r5, r6
    1938:	464b      	mov	r3, r9
    193a:	0c1f      	lsrs	r7, r3, #16
    193c:	4646      	mov	r6, r8
    193e:	19ed      	adds	r5, r5, r7
    1940:	041f      	lsls	r7, r3, #16
    1942:	0433      	lsls	r3, r6, #16
    1944:	0c1e      	lsrs	r6, r3, #16
    1946:	1c03      	adds	r3, r0, #0
    1948:	434b      	muls	r3, r1
    194a:	4360      	muls	r0, r4
    194c:	4351      	muls	r1, r2
    194e:	4354      	muls	r4, r2
    1950:	0c1a      	lsrs	r2, r3, #16
    1952:	1880      	adds	r0, r0, r2
    1954:	46b0      	mov	r8, r6
    1956:	1840      	adds	r0, r0, r1
    1958:	4447      	add	r7, r8
    195a:	469a      	mov	sl, r3
    195c:	4281      	cmp	r1, r0
    195e:	d902      	bls.n	1966 <__aeabi_dmul+0x20e>
    1960:	2180      	movs	r1, #128	; 0x80
    1962:	024e      	lsls	r6, r1, #9
    1964:	19a4      	adds	r4, r4, r6
    1966:	9b03      	ldr	r3, [sp, #12]
    1968:	1c1a      	adds	r2, r3, #0
    196a:	4462      	add	r2, ip
    196c:	445a      	add	r2, fp
    196e:	4562      	cmp	r2, ip
    1970:	4189      	sbcs	r1, r1
    1972:	424e      	negs	r6, r1
    1974:	4651      	mov	r1, sl
    1976:	46b3      	mov	fp, r6
    1978:	0403      	lsls	r3, r0, #16
    197a:	040e      	lsls	r6, r1, #16
    197c:	469c      	mov	ip, r3
    197e:	9902      	ldr	r1, [sp, #8]
    1980:	0c33      	lsrs	r3, r6, #16
    1982:	4463      	add	r3, ip
    1984:	18ce      	adds	r6, r1, r3
    1986:	46b0      	mov	r8, r6
    1988:	46c2      	mov	sl, r8
    198a:	44da      	add	sl, fp
    198c:	19d2      	adds	r2, r2, r7
    198e:	42ba      	cmp	r2, r7
    1990:	41bf      	sbcs	r7, r7
    1992:	4651      	mov	r1, sl
    1994:	427b      	negs	r3, r7
    1996:	186f      	adds	r7, r5, r1
    1998:	18f9      	adds	r1, r7, r3
    199a:	4699      	mov	r9, r3
    199c:	45da      	cmp	sl, fp
    199e:	419b      	sbcs	r3, r3
    19a0:	425e      	negs	r6, r3
    19a2:	9b02      	ldr	r3, [sp, #8]
    19a4:	46b3      	mov	fp, r6
    19a6:	4598      	cmp	r8, r3
    19a8:	41b6      	sbcs	r6, r6
    19aa:	4276      	negs	r6, r6
    19ac:	465b      	mov	r3, fp
    19ae:	431e      	orrs	r6, r3
    19b0:	0c00      	lsrs	r0, r0, #16
    19b2:	4549      	cmp	r1, r9
    19b4:	419b      	sbcs	r3, r3
    19b6:	42af      	cmp	r7, r5
    19b8:	41ad      	sbcs	r5, r5
    19ba:	1836      	adds	r6, r6, r0
    19bc:	426f      	negs	r7, r5
    19be:	4258      	negs	r0, r3
    19c0:	4338      	orrs	r0, r7
    19c2:	1836      	adds	r6, r6, r0
    19c4:	9805      	ldr	r0, [sp, #20]
    19c6:	1934      	adds	r4, r6, r4
    19c8:	0256      	lsls	r6, r2, #9
    19ca:	4306      	orrs	r6, r0
    19cc:	0dcb      	lsrs	r3, r1, #23
    19ce:	0264      	lsls	r4, r4, #9
    19d0:	1e70      	subs	r0, r6, #1
    19d2:	4186      	sbcs	r6, r0
    19d4:	0dd2      	lsrs	r2, r2, #23
    19d6:	4316      	orrs	r6, r2
    19d8:	0249      	lsls	r1, r1, #9
    19da:	431c      	orrs	r4, r3
    19dc:	430e      	orrs	r6, r1
    19de:	01e0      	lsls	r0, r4, #7
    19e0:	d52f      	bpl.n	1a42 <__aeabi_dmul+0x2ea>
    19e2:	2701      	movs	r7, #1
    19e4:	9d04      	ldr	r5, [sp, #16]
    19e6:	4037      	ands	r7, r6
    19e8:	0873      	lsrs	r3, r6, #1
    19ea:	1c3e      	adds	r6, r7, #0
    19ec:	07e0      	lsls	r0, r4, #31
    19ee:	3501      	adds	r5, #1
    19f0:	431e      	orrs	r6, r3
    19f2:	9504      	str	r5, [sp, #16]
    19f4:	4306      	orrs	r6, r0
    19f6:	0864      	lsrs	r4, r4, #1
    19f8:	e023      	b.n	1a42 <__aeabi_dmul+0x2ea>
    19fa:	1c23      	adds	r3, r4, #0
    19fc:	432b      	orrs	r3, r5
    19fe:	2003      	movs	r0, #3
    1a00:	2b00      	cmp	r3, #0
    1a02:	d000      	beq.n	1a06 <__aeabi_dmul+0x2ae>
    1a04:	e739      	b.n	187a <__aeabi_dmul+0x122>
    1a06:	2400      	movs	r4, #0
    1a08:	2500      	movs	r5, #0
    1a0a:	2002      	movs	r0, #2
    1a0c:	e735      	b.n	187a <__aeabi_dmul+0x122>
    1a0e:	220c      	movs	r2, #12
    1a10:	2303      	movs	r3, #3
    1a12:	4691      	mov	r9, r2
    1a14:	9303      	str	r3, [sp, #12]
    1a16:	e6e6      	b.n	17e6 <__aeabi_dmul+0x8e>
    1a18:	2604      	movs	r6, #4
    1a1a:	2300      	movs	r3, #0
    1a1c:	2001      	movs	r0, #1
    1a1e:	46b1      	mov	r9, r6
    1a20:	469a      	mov	sl, r3
    1a22:	2600      	movs	r6, #0
    1a24:	9003      	str	r0, [sp, #12]
    1a26:	e6de      	b.n	17e6 <__aeabi_dmul+0x8e>
    1a28:	2400      	movs	r4, #0
    1a2a:	2500      	movs	r5, #0
    1a2c:	2001      	movs	r0, #1
    1a2e:	e724      	b.n	187a <__aeabi_dmul+0x122>
    1a30:	9803      	ldr	r0, [sp, #12]
    1a32:	4654      	mov	r4, sl
    1a34:	2802      	cmp	r0, #2
    1a36:	d044      	beq.n	1ac2 <__aeabi_dmul+0x36a>
    1a38:	2803      	cmp	r0, #3
    1a3a:	d100      	bne.n	1a3e <__aeabi_dmul+0x2e6>
    1a3c:	e0ea      	b.n	1c14 <__aeabi_dmul+0x4bc>
    1a3e:	2801      	cmp	r0, #1
    1a40:	d060      	beq.n	1b04 <__aeabi_dmul+0x3ac>
    1a42:	9a04      	ldr	r2, [sp, #16]
    1a44:	4937      	ldr	r1, [pc, #220]	; (1b24 <__aeabi_dmul+0x3cc>)
    1a46:	1850      	adds	r0, r2, r1
    1a48:	2800      	cmp	r0, #0
    1a4a:	dc00      	bgt.n	1a4e <__aeabi_dmul+0x2f6>
    1a4c:	e095      	b.n	1b7a <__aeabi_dmul+0x422>
    1a4e:	270f      	movs	r7, #15
    1a50:	4037      	ands	r7, r6
    1a52:	2f04      	cmp	r7, #4
    1a54:	d005      	beq.n	1a62 <__aeabi_dmul+0x30a>
    1a56:	1d31      	adds	r1, r6, #4
    1a58:	42b1      	cmp	r1, r6
    1a5a:	41b6      	sbcs	r6, r6
    1a5c:	4275      	negs	r5, r6
    1a5e:	1964      	adds	r4, r4, r5
    1a60:	1c0e      	adds	r6, r1, #0
    1a62:	01e1      	lsls	r1, r4, #7
    1a64:	d505      	bpl.n	1a72 <__aeabi_dmul+0x31a>
    1a66:	4830      	ldr	r0, [pc, #192]	; (1b28 <__aeabi_dmul+0x3d0>)
    1a68:	9a04      	ldr	r2, [sp, #16]
    1a6a:	2380      	movs	r3, #128	; 0x80
    1a6c:	00df      	lsls	r7, r3, #3
    1a6e:	4004      	ands	r4, r0
    1a70:	19d0      	adds	r0, r2, r7
    1a72:	492e      	ldr	r1, [pc, #184]	; (1b2c <__aeabi_dmul+0x3d4>)
    1a74:	4288      	cmp	r0, r1
    1a76:	dc24      	bgt.n	1ac2 <__aeabi_dmul+0x36a>
    1a78:	9b01      	ldr	r3, [sp, #4]
    1a7a:	0765      	lsls	r5, r4, #29
    1a7c:	08f6      	lsrs	r6, r6, #3
    1a7e:	0264      	lsls	r4, r4, #9
    1a80:	0542      	lsls	r2, r0, #21
    1a82:	2701      	movs	r7, #1
    1a84:	432e      	orrs	r6, r5
    1a86:	0b24      	lsrs	r4, r4, #12
    1a88:	0d52      	lsrs	r2, r2, #21
    1a8a:	401f      	ands	r7, r3
    1a8c:	2000      	movs	r0, #0
    1a8e:	2100      	movs	r1, #0
    1a90:	0d09      	lsrs	r1, r1, #20
    1a92:	050d      	lsls	r5, r1, #20
    1a94:	4325      	orrs	r5, r4
    1a96:	4c26      	ldr	r4, [pc, #152]	; (1b30 <__aeabi_dmul+0x3d8>)
    1a98:	0512      	lsls	r2, r2, #20
    1a9a:	402c      	ands	r4, r5
    1a9c:	4314      	orrs	r4, r2
    1a9e:	0063      	lsls	r3, r4, #1
    1aa0:	1c30      	adds	r0, r6, #0
    1aa2:	085e      	lsrs	r6, r3, #1
    1aa4:	07ff      	lsls	r7, r7, #31
    1aa6:	1c31      	adds	r1, r6, #0
    1aa8:	4339      	orrs	r1, r7
    1aaa:	b007      	add	sp, #28
    1aac:	bc3c      	pop	{r2, r3, r4, r5}
    1aae:	4690      	mov	r8, r2
    1ab0:	4699      	mov	r9, r3
    1ab2:	46a2      	mov	sl, r4
    1ab4:	46ab      	mov	fp, r5
    1ab6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1ab8:	465a      	mov	r2, fp
    1aba:	1c2e      	adds	r6, r5, #0
    1abc:	9201      	str	r2, [sp, #4]
    1abe:	2802      	cmp	r0, #2
    1ac0:	d1ba      	bne.n	1a38 <__aeabi_dmul+0x2e0>
    1ac2:	9e01      	ldr	r6, [sp, #4]
    1ac4:	2701      	movs	r7, #1
    1ac6:	4037      	ands	r7, r6
    1ac8:	4a13      	ldr	r2, [pc, #76]	; (1b18 <__aeabi_dmul+0x3c0>)
    1aca:	2400      	movs	r4, #0
    1acc:	2600      	movs	r6, #0
    1ace:	e7dd      	b.n	1a8c <__aeabi_dmul+0x334>
    1ad0:	4654      	mov	r4, sl
    1ad2:	9701      	str	r7, [sp, #4]
    1ad4:	9803      	ldr	r0, [sp, #12]
    1ad6:	e7ad      	b.n	1a34 <__aeabi_dmul+0x2dc>
    1ad8:	2601      	movs	r6, #1
    1ada:	2700      	movs	r7, #0
    1adc:	4c15      	ldr	r4, [pc, #84]	; (1b34 <__aeabi_dmul+0x3dc>)
    1ade:	4276      	negs	r6, r6
    1ae0:	4a0d      	ldr	r2, [pc, #52]	; (1b18 <__aeabi_dmul+0x3c0>)
    1ae2:	e7d3      	b.n	1a8c <__aeabi_dmul+0x334>
    1ae4:	1c2e      	adds	r6, r5, #0
    1ae6:	e7a5      	b.n	1a34 <__aeabi_dmul+0x2dc>
    1ae8:	2280      	movs	r2, #128	; 0x80
    1aea:	0313      	lsls	r3, r2, #12
    1aec:	4651      	mov	r1, sl
    1aee:	4219      	tst	r1, r3
    1af0:	d135      	bne.n	1b5e <__aeabi_dmul+0x406>
    1af2:	430b      	orrs	r3, r1
    1af4:	031d      	lsls	r5, r3, #12
    1af6:	0b2c      	lsrs	r4, r5, #12
    1af8:	4a07      	ldr	r2, [pc, #28]	; (1b18 <__aeabi_dmul+0x3c0>)
    1afa:	e7c7      	b.n	1a8c <__aeabi_dmul+0x334>
    1afc:	2180      	movs	r1, #128	; 0x80
    1afe:	024b      	lsls	r3, r1, #9
    1b00:	449b      	add	fp, r3
    1b02:	e6db      	b.n	18bc <__aeabi_dmul+0x164>
    1b04:	9b01      	ldr	r3, [sp, #4]
    1b06:	2200      	movs	r2, #0
    1b08:	4018      	ands	r0, r3
    1b0a:	b2c7      	uxtb	r7, r0
    1b0c:	2400      	movs	r4, #0
    1b0e:	2600      	movs	r6, #0
    1b10:	e7bc      	b.n	1a8c <__aeabi_dmul+0x334>
    1b12:	46c0      	nop			; (mov r8, r8)
    1b14:	fffffc0d 	.word	0xfffffc0d
    1b18:	000007ff 	.word	0x000007ff
    1b1c:	fffffc01 	.word	0xfffffc01
    1b20:	00008478 	.word	0x00008478
    1b24:	000003ff 	.word	0x000003ff
    1b28:	feffffff 	.word	0xfeffffff
    1b2c:	000007fe 	.word	0x000007fe
    1b30:	800fffff 	.word	0x800fffff
    1b34:	000fffff 	.word	0x000fffff
    1b38:	1c04      	adds	r4, r0, #0
    1b3a:	3c28      	subs	r4, #40	; 0x28
    1b3c:	40a5      	lsls	r5, r4
    1b3e:	1c2c      	adds	r4, r5, #0
    1b40:	2500      	movs	r5, #0
    1b42:	e670      	b.n	1826 <__aeabi_dmul+0xce>
    1b44:	f000 fd1e 	bl	2584 <__clzsi2>
    1b48:	3020      	adds	r0, #32
    1b4a:	e660      	b.n	180e <__aeabi_dmul+0xb6>
    1b4c:	3b28      	subs	r3, #40	; 0x28
    1b4e:	409e      	lsls	r6, r3
    1b50:	46b2      	mov	sl, r6
    1b52:	2600      	movs	r6, #0
    1b54:	e62d      	b.n	17b2 <__aeabi_dmul+0x5a>
    1b56:	f000 fd15 	bl	2584 <__clzsi2>
    1b5a:	3020      	adds	r0, #32
    1b5c:	e619      	b.n	1792 <__aeabi_dmul+0x3a>
    1b5e:	421c      	tst	r4, r3
    1b60:	d106      	bne.n	1b70 <__aeabi_dmul+0x418>
    1b62:	431c      	orrs	r4, r3
    1b64:	0326      	lsls	r6, r4, #12
    1b66:	0b34      	lsrs	r4, r6, #12
    1b68:	465f      	mov	r7, fp
    1b6a:	1c2e      	adds	r6, r5, #0
    1b6c:	4a2e      	ldr	r2, [pc, #184]	; (1c28 <__aeabi_dmul+0x4d0>)
    1b6e:	e78d      	b.n	1a8c <__aeabi_dmul+0x334>
    1b70:	430b      	orrs	r3, r1
    1b72:	0318      	lsls	r0, r3, #12
    1b74:	0b04      	lsrs	r4, r0, #12
    1b76:	4a2c      	ldr	r2, [pc, #176]	; (1c28 <__aeabi_dmul+0x4d0>)
    1b78:	e788      	b.n	1a8c <__aeabi_dmul+0x334>
    1b7a:	4f2c      	ldr	r7, [pc, #176]	; (1c2c <__aeabi_dmul+0x4d4>)
    1b7c:	9d04      	ldr	r5, [sp, #16]
    1b7e:	1b7b      	subs	r3, r7, r5
    1b80:	2b38      	cmp	r3, #56	; 0x38
    1b82:	dd06      	ble.n	1b92 <__aeabi_dmul+0x43a>
    1b84:	9e01      	ldr	r6, [sp, #4]
    1b86:	2701      	movs	r7, #1
    1b88:	4037      	ands	r7, r6
    1b8a:	2200      	movs	r2, #0
    1b8c:	2400      	movs	r4, #0
    1b8e:	2600      	movs	r6, #0
    1b90:	e77c      	b.n	1a8c <__aeabi_dmul+0x334>
    1b92:	2b1f      	cmp	r3, #31
    1b94:	dc21      	bgt.n	1bda <__aeabi_dmul+0x482>
    1b96:	9a04      	ldr	r2, [sp, #16]
    1b98:	4f25      	ldr	r7, [pc, #148]	; (1c30 <__aeabi_dmul+0x4d8>)
    1b9a:	1c35      	adds	r5, r6, #0
    1b9c:	19d1      	adds	r1, r2, r7
    1b9e:	1c20      	adds	r0, r4, #0
    1ba0:	408e      	lsls	r6, r1
    1ba2:	40dd      	lsrs	r5, r3
    1ba4:	4088      	lsls	r0, r1
    1ba6:	1c32      	adds	r2, r6, #0
    1ba8:	4328      	orrs	r0, r5
    1baa:	1e56      	subs	r6, r2, #1
    1bac:	41b2      	sbcs	r2, r6
    1bae:	1c06      	adds	r6, r0, #0
    1bb0:	4316      	orrs	r6, r2
    1bb2:	40dc      	lsrs	r4, r3
    1bb4:	230f      	movs	r3, #15
    1bb6:	4033      	ands	r3, r6
    1bb8:	2b04      	cmp	r3, #4
    1bba:	d005      	beq.n	1bc8 <__aeabi_dmul+0x470>
    1bbc:	1d37      	adds	r7, r6, #4
    1bbe:	42b7      	cmp	r7, r6
    1bc0:	41b6      	sbcs	r6, r6
    1bc2:	4271      	negs	r1, r6
    1bc4:	1864      	adds	r4, r4, r1
    1bc6:	1c3e      	adds	r6, r7, #0
    1bc8:	0225      	lsls	r5, r4, #8
    1bca:	d517      	bpl.n	1bfc <__aeabi_dmul+0x4a4>
    1bcc:	9b01      	ldr	r3, [sp, #4]
    1bce:	2701      	movs	r7, #1
    1bd0:	401f      	ands	r7, r3
    1bd2:	2201      	movs	r2, #1
    1bd4:	2400      	movs	r4, #0
    1bd6:	2600      	movs	r6, #0
    1bd8:	e758      	b.n	1a8c <__aeabi_dmul+0x334>
    1bda:	4816      	ldr	r0, [pc, #88]	; (1c34 <__aeabi_dmul+0x4dc>)
    1bdc:	9a04      	ldr	r2, [sp, #16]
    1bde:	1c21      	adds	r1, r4, #0
    1be0:	1a87      	subs	r7, r0, r2
    1be2:	40f9      	lsrs	r1, r7
    1be4:	1c0d      	adds	r5, r1, #0
    1be6:	2b20      	cmp	r3, #32
    1be8:	d012      	beq.n	1c10 <__aeabi_dmul+0x4b8>
    1bea:	4b13      	ldr	r3, [pc, #76]	; (1c38 <__aeabi_dmul+0x4e0>)
    1bec:	18d0      	adds	r0, r2, r3
    1bee:	4084      	lsls	r4, r0
    1bf0:	4326      	orrs	r6, r4
    1bf2:	1e72      	subs	r2, r6, #1
    1bf4:	4196      	sbcs	r6, r2
    1bf6:	432e      	orrs	r6, r5
    1bf8:	2400      	movs	r4, #0
    1bfa:	e7db      	b.n	1bb4 <__aeabi_dmul+0x45c>
    1bfc:	9a01      	ldr	r2, [sp, #4]
    1bfe:	0765      	lsls	r5, r4, #29
    1c00:	08f6      	lsrs	r6, r6, #3
    1c02:	0260      	lsls	r0, r4, #9
    1c04:	2701      	movs	r7, #1
    1c06:	4017      	ands	r7, r2
    1c08:	432e      	orrs	r6, r5
    1c0a:	0b04      	lsrs	r4, r0, #12
    1c0c:	2200      	movs	r2, #0
    1c0e:	e73d      	b.n	1a8c <__aeabi_dmul+0x334>
    1c10:	2400      	movs	r4, #0
    1c12:	e7ed      	b.n	1bf0 <__aeabi_dmul+0x498>
    1c14:	2180      	movs	r1, #128	; 0x80
    1c16:	030f      	lsls	r7, r1, #12
    1c18:	433c      	orrs	r4, r7
    1c1a:	9801      	ldr	r0, [sp, #4]
    1c1c:	0324      	lsls	r4, r4, #12
    1c1e:	2701      	movs	r7, #1
    1c20:	0b24      	lsrs	r4, r4, #12
    1c22:	4007      	ands	r7, r0
    1c24:	4a00      	ldr	r2, [pc, #0]	; (1c28 <__aeabi_dmul+0x4d0>)
    1c26:	e731      	b.n	1a8c <__aeabi_dmul+0x334>
    1c28:	000007ff 	.word	0x000007ff
    1c2c:	fffffc02 	.word	0xfffffc02
    1c30:	0000041e 	.word	0x0000041e
    1c34:	fffffbe2 	.word	0xfffffbe2
    1c38:	0000043e 	.word	0x0000043e

00001c3c <__aeabi_dsub>:
    1c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c3e:	4657      	mov	r7, sl
    1c40:	464e      	mov	r6, r9
    1c42:	4645      	mov	r5, r8
    1c44:	b4e0      	push	{r5, r6, r7}
    1c46:	1c07      	adds	r7, r0, #0
    1c48:	030d      	lsls	r5, r1, #12
    1c4a:	004e      	lsls	r6, r1, #1
    1c4c:	0a68      	lsrs	r0, r5, #9
    1c4e:	0fcc      	lsrs	r4, r1, #31
    1c50:	0f79      	lsrs	r1, r7, #29
    1c52:	4308      	orrs	r0, r1
    1c54:	4684      	mov	ip, r0
    1c56:	1c11      	adds	r1, r2, #0
    1c58:	0318      	lsls	r0, r3, #12
    1c5a:	005a      	lsls	r2, r3, #1
    1c5c:	00fd      	lsls	r5, r7, #3
    1c5e:	0a40      	lsrs	r0, r0, #9
    1c60:	0fdf      	lsrs	r7, r3, #31
    1c62:	0f4b      	lsrs	r3, r1, #29
    1c64:	4318      	orrs	r0, r3
    1c66:	4bc7      	ldr	r3, [pc, #796]	; (1f84 <__aeabi_dsub+0x348>)
    1c68:	00c9      	lsls	r1, r1, #3
    1c6a:	0d76      	lsrs	r6, r6, #21
    1c6c:	0d52      	lsrs	r2, r2, #21
    1c6e:	468a      	mov	sl, r1
    1c70:	429a      	cmp	r2, r3
    1c72:	d100      	bne.n	1c76 <__aeabi_dsub+0x3a>
    1c74:	e0de      	b.n	1e34 <__aeabi_dsub+0x1f8>
    1c76:	2301      	movs	r3, #1
    1c78:	405f      	eors	r7, r3
    1c7a:	46b9      	mov	r9, r7
    1c7c:	42bc      	cmp	r4, r7
    1c7e:	d100      	bne.n	1c82 <__aeabi_dsub+0x46>
    1c80:	e0a6      	b.n	1dd0 <__aeabi_dsub+0x194>
    1c82:	1ab7      	subs	r7, r6, r2
    1c84:	2f00      	cmp	r7, #0
    1c86:	dc00      	bgt.n	1c8a <__aeabi_dsub+0x4e>
    1c88:	e10b      	b.n	1ea2 <__aeabi_dsub+0x266>
    1c8a:	2a00      	cmp	r2, #0
    1c8c:	d112      	bne.n	1cb4 <__aeabi_dsub+0x78>
    1c8e:	4652      	mov	r2, sl
    1c90:	4302      	orrs	r2, r0
    1c92:	d100      	bne.n	1c96 <__aeabi_dsub+0x5a>
    1c94:	e0d2      	b.n	1e3c <__aeabi_dsub+0x200>
    1c96:	3f01      	subs	r7, #1
    1c98:	2f00      	cmp	r7, #0
    1c9a:	d000      	beq.n	1c9e <__aeabi_dsub+0x62>
    1c9c:	e15b      	b.n	1f56 <__aeabi_dsub+0x31a>
    1c9e:	4651      	mov	r1, sl
    1ca0:	1a6f      	subs	r7, r5, r1
    1ca2:	42bd      	cmp	r5, r7
    1ca4:	41ad      	sbcs	r5, r5
    1ca6:	4662      	mov	r2, ip
    1ca8:	426b      	negs	r3, r5
    1caa:	1a10      	subs	r0, r2, r0
    1cac:	1c3d      	adds	r5, r7, #0
    1cae:	1ac3      	subs	r3, r0, r3
    1cb0:	1c37      	adds	r7, r6, #0
    1cb2:	e024      	b.n	1cfe <__aeabi_dsub+0xc2>
    1cb4:	4ab3      	ldr	r2, [pc, #716]	; (1f84 <__aeabi_dsub+0x348>)
    1cb6:	4296      	cmp	r6, r2
    1cb8:	d100      	bne.n	1cbc <__aeabi_dsub+0x80>
    1cba:	e0de      	b.n	1e7a <__aeabi_dsub+0x23e>
    1cbc:	2180      	movs	r1, #128	; 0x80
    1cbe:	040b      	lsls	r3, r1, #16
    1cc0:	4318      	orrs	r0, r3
    1cc2:	2f38      	cmp	r7, #56	; 0x38
    1cc4:	dd00      	ble.n	1cc8 <__aeabi_dsub+0x8c>
    1cc6:	e11e      	b.n	1f06 <__aeabi_dsub+0x2ca>
    1cc8:	2f1f      	cmp	r7, #31
    1cca:	dd00      	ble.n	1cce <__aeabi_dsub+0x92>
    1ccc:	e160      	b.n	1f90 <__aeabi_dsub+0x354>
    1cce:	2120      	movs	r1, #32
    1cd0:	1bc9      	subs	r1, r1, r7
    1cd2:	1c02      	adds	r2, r0, #0
    1cd4:	4653      	mov	r3, sl
    1cd6:	408a      	lsls	r2, r1
    1cd8:	40fb      	lsrs	r3, r7
    1cda:	431a      	orrs	r2, r3
    1cdc:	4653      	mov	r3, sl
    1cde:	408b      	lsls	r3, r1
    1ce0:	1c19      	adds	r1, r3, #0
    1ce2:	1e4b      	subs	r3, r1, #1
    1ce4:	4199      	sbcs	r1, r3
    1ce6:	1c03      	adds	r3, r0, #0
    1ce8:	430a      	orrs	r2, r1
    1cea:	40fb      	lsrs	r3, r7
    1cec:	1aaa      	subs	r2, r5, r2
    1cee:	4667      	mov	r7, ip
    1cf0:	4295      	cmp	r5, r2
    1cf2:	41ad      	sbcs	r5, r5
    1cf4:	1af8      	subs	r0, r7, r3
    1cf6:	426b      	negs	r3, r5
    1cf8:	1ac3      	subs	r3, r0, r3
    1cfa:	1c15      	adds	r5, r2, #0
    1cfc:	1c37      	adds	r7, r6, #0
    1cfe:	021a      	lsls	r2, r3, #8
    1d00:	d400      	bmi.n	1d04 <__aeabi_dsub+0xc8>
    1d02:	e0c2      	b.n	1e8a <__aeabi_dsub+0x24e>
    1d04:	025e      	lsls	r6, r3, #9
    1d06:	0a71      	lsrs	r1, r6, #9
    1d08:	4688      	mov	r8, r1
    1d0a:	4642      	mov	r2, r8
    1d0c:	2a00      	cmp	r2, #0
    1d0e:	d100      	bne.n	1d12 <__aeabi_dsub+0xd6>
    1d10:	e0eb      	b.n	1eea <__aeabi_dsub+0x2ae>
    1d12:	4640      	mov	r0, r8
    1d14:	f000 fc36 	bl	2584 <__clzsi2>
    1d18:	1c02      	adds	r2, r0, #0
    1d1a:	3a08      	subs	r2, #8
    1d1c:	2a1f      	cmp	r2, #31
    1d1e:	dd00      	ble.n	1d22 <__aeabi_dsub+0xe6>
    1d20:	e0ec      	b.n	1efc <__aeabi_dsub+0x2c0>
    1d22:	2328      	movs	r3, #40	; 0x28
    1d24:	1a18      	subs	r0, r3, r0
    1d26:	1c2e      	adds	r6, r5, #0
    1d28:	4641      	mov	r1, r8
    1d2a:	40c6      	lsrs	r6, r0
    1d2c:	4091      	lsls	r1, r2
    1d2e:	1c33      	adds	r3, r6, #0
    1d30:	430b      	orrs	r3, r1
    1d32:	4095      	lsls	r5, r2
    1d34:	4297      	cmp	r7, r2
    1d36:	dd00      	ble.n	1d3a <__aeabi_dsub+0xfe>
    1d38:	e0a4      	b.n	1e84 <__aeabi_dsub+0x248>
    1d3a:	1bd0      	subs	r0, r2, r7
    1d3c:	1c41      	adds	r1, r0, #1
    1d3e:	291f      	cmp	r1, #31
    1d40:	dd00      	ble.n	1d44 <__aeabi_dsub+0x108>
    1d42:	e10d      	b.n	1f60 <__aeabi_dsub+0x324>
    1d44:	271f      	movs	r7, #31
    1d46:	1a3a      	subs	r2, r7, r0
    1d48:	1c2e      	adds	r6, r5, #0
    1d4a:	1c18      	adds	r0, r3, #0
    1d4c:	40ce      	lsrs	r6, r1
    1d4e:	4090      	lsls	r0, r2
    1d50:	4095      	lsls	r5, r2
    1d52:	4330      	orrs	r0, r6
    1d54:	1e6a      	subs	r2, r5, #1
    1d56:	4195      	sbcs	r5, r2
    1d58:	40cb      	lsrs	r3, r1
    1d5a:	4305      	orrs	r5, r0
    1d5c:	2101      	movs	r1, #1
    1d5e:	2700      	movs	r7, #0
    1d60:	260f      	movs	r6, #15
    1d62:	402e      	ands	r6, r5
    1d64:	2e04      	cmp	r6, #4
    1d66:	d100      	bne.n	1d6a <__aeabi_dsub+0x12e>
    1d68:	e070      	b.n	1e4c <__aeabi_dsub+0x210>
    1d6a:	1d2e      	adds	r6, r5, #4
    1d6c:	42ae      	cmp	r6, r5
    1d6e:	41ad      	sbcs	r5, r5
    1d70:	4268      	negs	r0, r5
    1d72:	2201      	movs	r2, #1
    1d74:	181b      	adds	r3, r3, r0
    1d76:	4014      	ands	r4, r2
    1d78:	0218      	lsls	r0, r3, #8
    1d7a:	d507      	bpl.n	1d8c <__aeabi_dsub+0x150>
    1d7c:	4f81      	ldr	r7, [pc, #516]	; (1f84 <__aeabi_dsub+0x348>)
    1d7e:	42b9      	cmp	r1, r7
    1d80:	d100      	bne.n	1d84 <__aeabi_dsub+0x148>
    1d82:	e0ae      	b.n	1ee2 <__aeabi_dsub+0x2a6>
    1d84:	4d80      	ldr	r5, [pc, #512]	; (1f88 <__aeabi_dsub+0x34c>)
    1d86:	1c0f      	adds	r7, r1, #0
    1d88:	402b      	ands	r3, r5
    1d8a:	3101      	adds	r1, #1
    1d8c:	08f2      	lsrs	r2, r6, #3
    1d8e:	0549      	lsls	r1, r1, #21
    1d90:	075e      	lsls	r6, r3, #29
    1d92:	4332      	orrs	r2, r6
    1d94:	08db      	lsrs	r3, r3, #3
    1d96:	0d48      	lsrs	r0, r1, #21
    1d98:	2801      	cmp	r0, #1
    1d9a:	dc00      	bgt.n	1d9e <__aeabi_dsub+0x162>
    1d9c:	e077      	b.n	1e8e <__aeabi_dsub+0x252>
    1d9e:	031b      	lsls	r3, r3, #12
    1da0:	057f      	lsls	r7, r7, #21
    1da2:	0b1b      	lsrs	r3, r3, #12
    1da4:	0d7e      	lsrs	r6, r7, #21
    1da6:	2000      	movs	r0, #0
    1da8:	2100      	movs	r1, #0
    1daa:	0d0d      	lsrs	r5, r1, #20
    1dac:	1c10      	adds	r0, r2, #0
    1dae:	0529      	lsls	r1, r5, #20
    1db0:	4a76      	ldr	r2, [pc, #472]	; (1f8c <__aeabi_dsub+0x350>)
    1db2:	430b      	orrs	r3, r1
    1db4:	0577      	lsls	r7, r6, #21
    1db6:	087e      	lsrs	r6, r7, #1
    1db8:	401a      	ands	r2, r3
    1dba:	4332      	orrs	r2, r6
    1dbc:	0053      	lsls	r3, r2, #1
    1dbe:	085d      	lsrs	r5, r3, #1
    1dc0:	1c29      	adds	r1, r5, #0
    1dc2:	07e4      	lsls	r4, r4, #31
    1dc4:	4321      	orrs	r1, r4
    1dc6:	bc1c      	pop	{r2, r3, r4}
    1dc8:	4690      	mov	r8, r2
    1dca:	4699      	mov	r9, r3
    1dcc:	46a2      	mov	sl, r4
    1dce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1dd0:	1ab3      	subs	r3, r6, r2
    1dd2:	2b00      	cmp	r3, #0
    1dd4:	dc00      	bgt.n	1dd8 <__aeabi_dsub+0x19c>
    1dd6:	e0a3      	b.n	1f20 <__aeabi_dsub+0x2e4>
    1dd8:	2a00      	cmp	r2, #0
    1dda:	d03b      	beq.n	1e54 <__aeabi_dsub+0x218>
    1ddc:	4a69      	ldr	r2, [pc, #420]	; (1f84 <__aeabi_dsub+0x348>)
    1dde:	4296      	cmp	r6, r2
    1de0:	d04b      	beq.n	1e7a <__aeabi_dsub+0x23e>
    1de2:	2180      	movs	r1, #128	; 0x80
    1de4:	040f      	lsls	r7, r1, #16
    1de6:	4338      	orrs	r0, r7
    1de8:	2b38      	cmp	r3, #56	; 0x38
    1dea:	dc00      	bgt.n	1dee <__aeabi_dsub+0x1b2>
    1dec:	e114      	b.n	2018 <__aeabi_dsub+0x3dc>
    1dee:	4653      	mov	r3, sl
    1df0:	4318      	orrs	r0, r3
    1df2:	2700      	movs	r7, #0
    1df4:	2200      	movs	r2, #0
    1df6:	2800      	cmp	r0, #0
    1df8:	d000      	beq.n	1dfc <__aeabi_dsub+0x1c0>
    1dfa:	2201      	movs	r2, #1
    1dfc:	1952      	adds	r2, r2, r5
    1dfe:	42aa      	cmp	r2, r5
    1e00:	41ad      	sbcs	r5, r5
    1e02:	4467      	add	r7, ip
    1e04:	426b      	negs	r3, r5
    1e06:	18fb      	adds	r3, r7, r3
    1e08:	1c15      	adds	r5, r2, #0
    1e0a:	1c37      	adds	r7, r6, #0
    1e0c:	021e      	lsls	r6, r3, #8
    1e0e:	d53c      	bpl.n	1e8a <__aeabi_dsub+0x24e>
    1e10:	485c      	ldr	r0, [pc, #368]	; (1f84 <__aeabi_dsub+0x348>)
    1e12:	1c7e      	adds	r6, r7, #1
    1e14:	4286      	cmp	r6, r0
    1e16:	d100      	bne.n	1e1a <__aeabi_dsub+0x1de>
    1e18:	e177      	b.n	210a <__aeabi_dsub+0x4ce>
    1e1a:	495b      	ldr	r1, [pc, #364]	; (1f88 <__aeabi_dsub+0x34c>)
    1e1c:	2201      	movs	r2, #1
    1e1e:	402a      	ands	r2, r5
    1e20:	400b      	ands	r3, r1
    1e22:	0868      	lsrs	r0, r5, #1
    1e24:	1c15      	adds	r5, r2, #0
    1e26:	07d9      	lsls	r1, r3, #31
    1e28:	4305      	orrs	r5, r0
    1e2a:	430d      	orrs	r5, r1
    1e2c:	085b      	lsrs	r3, r3, #1
    1e2e:	1cb9      	adds	r1, r7, #2
    1e30:	1c37      	adds	r7, r6, #0
    1e32:	e795      	b.n	1d60 <__aeabi_dsub+0x124>
    1e34:	4301      	orrs	r1, r0
    1e36:	d100      	bne.n	1e3a <__aeabi_dsub+0x1fe>
    1e38:	e71d      	b.n	1c76 <__aeabi_dsub+0x3a>
    1e3a:	e71e      	b.n	1c7a <__aeabi_dsub+0x3e>
    1e3c:	1c71      	adds	r1, r6, #1
    1e3e:	1c37      	adds	r7, r6, #0
    1e40:	260f      	movs	r6, #15
    1e42:	4663      	mov	r3, ip
    1e44:	402e      	ands	r6, r5
    1e46:	2e04      	cmp	r6, #4
    1e48:	d000      	beq.n	1e4c <__aeabi_dsub+0x210>
    1e4a:	e78e      	b.n	1d6a <__aeabi_dsub+0x12e>
    1e4c:	2201      	movs	r2, #1
    1e4e:	4014      	ands	r4, r2
    1e50:	1c2e      	adds	r6, r5, #0
    1e52:	e791      	b.n	1d78 <__aeabi_dsub+0x13c>
    1e54:	4652      	mov	r2, sl
    1e56:	4302      	orrs	r2, r0
    1e58:	d0f0      	beq.n	1e3c <__aeabi_dsub+0x200>
    1e5a:	3b01      	subs	r3, #1
    1e5c:	2b00      	cmp	r3, #0
    1e5e:	d109      	bne.n	1e74 <__aeabi_dsub+0x238>
    1e60:	4657      	mov	r7, sl
    1e62:	1979      	adds	r1, r7, r5
    1e64:	42a9      	cmp	r1, r5
    1e66:	4192      	sbcs	r2, r2
    1e68:	4255      	negs	r5, r2
    1e6a:	4460      	add	r0, ip
    1e6c:	1943      	adds	r3, r0, r5
    1e6e:	1c37      	adds	r7, r6, #0
    1e70:	1c0d      	adds	r5, r1, #0
    1e72:	e7cb      	b.n	1e0c <__aeabi_dsub+0x1d0>
    1e74:	4943      	ldr	r1, [pc, #268]	; (1f84 <__aeabi_dsub+0x348>)
    1e76:	428e      	cmp	r6, r1
    1e78:	d1b6      	bne.n	1de8 <__aeabi_dsub+0x1ac>
    1e7a:	2080      	movs	r0, #128	; 0x80
    1e7c:	4663      	mov	r3, ip
    1e7e:	0101      	lsls	r1, r0, #4
    1e80:	1c37      	adds	r7, r6, #0
    1e82:	e76d      	b.n	1d60 <__aeabi_dsub+0x124>
    1e84:	1abf      	subs	r7, r7, r2
    1e86:	4a40      	ldr	r2, [pc, #256]	; (1f88 <__aeabi_dsub+0x34c>)
    1e88:	4013      	ands	r3, r2
    1e8a:	1c79      	adds	r1, r7, #1
    1e8c:	e768      	b.n	1d60 <__aeabi_dsub+0x124>
    1e8e:	1c15      	adds	r5, r2, #0
    1e90:	431d      	orrs	r5, r3
    1e92:	d100      	bne.n	1e96 <__aeabi_dsub+0x25a>
    1e94:	e220      	b.n	22d8 <__aeabi_dsub+0x69c>
    1e96:	2f00      	cmp	r7, #0
    1e98:	d03e      	beq.n	1f18 <__aeabi_dsub+0x2dc>
    1e9a:	2680      	movs	r6, #128	; 0x80
    1e9c:	0331      	lsls	r1, r6, #12
    1e9e:	430b      	orrs	r3, r1
    1ea0:	e77d      	b.n	1d9e <__aeabi_dsub+0x162>
    1ea2:	2f00      	cmp	r7, #0
    1ea4:	d000      	beq.n	1ea8 <__aeabi_dsub+0x26c>
    1ea6:	e085      	b.n	1fb4 <__aeabi_dsub+0x378>
    1ea8:	1c72      	adds	r2, r6, #1
    1eaa:	0551      	lsls	r1, r2, #21
    1eac:	0d4b      	lsrs	r3, r1, #21
    1eae:	2b01      	cmp	r3, #1
    1eb0:	dc00      	bgt.n	1eb4 <__aeabi_dsub+0x278>
    1eb2:	e0ef      	b.n	2094 <__aeabi_dsub+0x458>
    1eb4:	4657      	mov	r7, sl
    1eb6:	1bea      	subs	r2, r5, r7
    1eb8:	4295      	cmp	r5, r2
    1eba:	419b      	sbcs	r3, r3
    1ebc:	4667      	mov	r7, ip
    1ebe:	1a39      	subs	r1, r7, r0
    1ec0:	425b      	negs	r3, r3
    1ec2:	1ac9      	subs	r1, r1, r3
    1ec4:	4688      	mov	r8, r1
    1ec6:	020b      	lsls	r3, r1, #8
    1ec8:	d400      	bmi.n	1ecc <__aeabi_dsub+0x290>
    1eca:	e09c      	b.n	2006 <__aeabi_dsub+0x3ca>
    1ecc:	4654      	mov	r4, sl
    1ece:	1b65      	subs	r5, r4, r5
    1ed0:	45aa      	cmp	sl, r5
    1ed2:	4192      	sbcs	r2, r2
    1ed4:	1bc0      	subs	r0, r0, r7
    1ed6:	4257      	negs	r7, r2
    1ed8:	1bc3      	subs	r3, r0, r7
    1eda:	4698      	mov	r8, r3
    1edc:	1c37      	adds	r7, r6, #0
    1ede:	464c      	mov	r4, r9
    1ee0:	e713      	b.n	1d0a <__aeabi_dsub+0xce>
    1ee2:	1c0e      	adds	r6, r1, #0
    1ee4:	2300      	movs	r3, #0
    1ee6:	2200      	movs	r2, #0
    1ee8:	e75d      	b.n	1da6 <__aeabi_dsub+0x16a>
    1eea:	1c28      	adds	r0, r5, #0
    1eec:	f000 fb4a 	bl	2584 <__clzsi2>
    1ef0:	3020      	adds	r0, #32
    1ef2:	1c02      	adds	r2, r0, #0
    1ef4:	3a08      	subs	r2, #8
    1ef6:	2a1f      	cmp	r2, #31
    1ef8:	dc00      	bgt.n	1efc <__aeabi_dsub+0x2c0>
    1efa:	e712      	b.n	1d22 <__aeabi_dsub+0xe6>
    1efc:	3828      	subs	r0, #40	; 0x28
    1efe:	4085      	lsls	r5, r0
    1f00:	1c2b      	adds	r3, r5, #0
    1f02:	2500      	movs	r5, #0
    1f04:	e716      	b.n	1d34 <__aeabi_dsub+0xf8>
    1f06:	4657      	mov	r7, sl
    1f08:	4338      	orrs	r0, r7
    1f0a:	2300      	movs	r3, #0
    1f0c:	2200      	movs	r2, #0
    1f0e:	2800      	cmp	r0, #0
    1f10:	d100      	bne.n	1f14 <__aeabi_dsub+0x2d8>
    1f12:	e6eb      	b.n	1cec <__aeabi_dsub+0xb0>
    1f14:	2201      	movs	r2, #1
    1f16:	e6e9      	b.n	1cec <__aeabi_dsub+0xb0>
    1f18:	0318      	lsls	r0, r3, #12
    1f1a:	0b03      	lsrs	r3, r0, #12
    1f1c:	2600      	movs	r6, #0
    1f1e:	e742      	b.n	1da6 <__aeabi_dsub+0x16a>
    1f20:	2b00      	cmp	r3, #0
    1f22:	d000      	beq.n	1f26 <__aeabi_dsub+0x2ea>
    1f24:	e0d8      	b.n	20d8 <__aeabi_dsub+0x49c>
    1f26:	1c77      	adds	r7, r6, #1
    1f28:	0579      	lsls	r1, r7, #21
    1f2a:	0d4a      	lsrs	r2, r1, #21
    1f2c:	2a01      	cmp	r2, #1
    1f2e:	dc00      	bgt.n	1f32 <__aeabi_dsub+0x2f6>
    1f30:	e094      	b.n	205c <__aeabi_dsub+0x420>
    1f32:	4b14      	ldr	r3, [pc, #80]	; (1f84 <__aeabi_dsub+0x348>)
    1f34:	429f      	cmp	r7, r3
    1f36:	d100      	bne.n	1f3a <__aeabi_dsub+0x2fe>
    1f38:	e0fd      	b.n	2136 <__aeabi_dsub+0x4fa>
    1f3a:	4651      	mov	r1, sl
    1f3c:	1949      	adds	r1, r1, r5
    1f3e:	42a9      	cmp	r1, r5
    1f40:	41ad      	sbcs	r5, r5
    1f42:	4662      	mov	r2, ip
    1f44:	426b      	negs	r3, r5
    1f46:	1880      	adds	r0, r0, r2
    1f48:	18c2      	adds	r2, r0, r3
    1f4a:	0849      	lsrs	r1, r1, #1
    1f4c:	07d5      	lsls	r5, r2, #31
    1f4e:	430d      	orrs	r5, r1
    1f50:	0853      	lsrs	r3, r2, #1
    1f52:	1cb1      	adds	r1, r6, #2
    1f54:	e704      	b.n	1d60 <__aeabi_dsub+0x124>
    1f56:	490b      	ldr	r1, [pc, #44]	; (1f84 <__aeabi_dsub+0x348>)
    1f58:	428e      	cmp	r6, r1
    1f5a:	d000      	beq.n	1f5e <__aeabi_dsub+0x322>
    1f5c:	e6b1      	b.n	1cc2 <__aeabi_dsub+0x86>
    1f5e:	e78c      	b.n	1e7a <__aeabi_dsub+0x23e>
    1f60:	1c06      	adds	r6, r0, #0
    1f62:	3e1f      	subs	r6, #31
    1f64:	1c1f      	adds	r7, r3, #0
    1f66:	40f7      	lsrs	r7, r6
    1f68:	1c3e      	adds	r6, r7, #0
    1f6a:	2920      	cmp	r1, #32
    1f6c:	d072      	beq.n	2054 <__aeabi_dsub+0x418>
    1f6e:	223f      	movs	r2, #63	; 0x3f
    1f70:	1a10      	subs	r0, r2, r0
    1f72:	4083      	lsls	r3, r0
    1f74:	431d      	orrs	r5, r3
    1f76:	1e6b      	subs	r3, r5, #1
    1f78:	419d      	sbcs	r5, r3
    1f7a:	4335      	orrs	r5, r6
    1f7c:	2101      	movs	r1, #1
    1f7e:	2300      	movs	r3, #0
    1f80:	2700      	movs	r7, #0
    1f82:	e6ed      	b.n	1d60 <__aeabi_dsub+0x124>
    1f84:	000007ff 	.word	0x000007ff
    1f88:	ff7fffff 	.word	0xff7fffff
    1f8c:	800fffff 	.word	0x800fffff
    1f90:	1c3b      	adds	r3, r7, #0
    1f92:	3b20      	subs	r3, #32
    1f94:	1c01      	adds	r1, r0, #0
    1f96:	40d9      	lsrs	r1, r3
    1f98:	1c0b      	adds	r3, r1, #0
    1f9a:	2f20      	cmp	r7, #32
    1f9c:	d05c      	beq.n	2058 <__aeabi_dsub+0x41c>
    1f9e:	2240      	movs	r2, #64	; 0x40
    1fa0:	1bd7      	subs	r7, r2, r7
    1fa2:	40b8      	lsls	r0, r7
    1fa4:	1c02      	adds	r2, r0, #0
    1fa6:	4650      	mov	r0, sl
    1fa8:	4302      	orrs	r2, r0
    1faa:	1e51      	subs	r1, r2, #1
    1fac:	418a      	sbcs	r2, r1
    1fae:	431a      	orrs	r2, r3
    1fb0:	2300      	movs	r3, #0
    1fb2:	e69b      	b.n	1cec <__aeabi_dsub+0xb0>
    1fb4:	427f      	negs	r7, r7
    1fb6:	2e00      	cmp	r6, #0
    1fb8:	d040      	beq.n	203c <__aeabi_dsub+0x400>
    1fba:	4cca      	ldr	r4, [pc, #808]	; (22e4 <__aeabi_dsub+0x6a8>)
    1fbc:	42a2      	cmp	r2, r4
    1fbe:	d100      	bne.n	1fc2 <__aeabi_dsub+0x386>
    1fc0:	e11f      	b.n	2202 <__aeabi_dsub+0x5c6>
    1fc2:	2180      	movs	r1, #128	; 0x80
    1fc4:	4666      	mov	r6, ip
    1fc6:	040b      	lsls	r3, r1, #16
    1fc8:	431e      	orrs	r6, r3
    1fca:	46b4      	mov	ip, r6
    1fcc:	2f38      	cmp	r7, #56	; 0x38
    1fce:	dd00      	ble.n	1fd2 <__aeabi_dsub+0x396>
    1fd0:	e0a9      	b.n	2126 <__aeabi_dsub+0x4ea>
    1fd2:	2f1f      	cmp	r7, #31
    1fd4:	dd00      	ble.n	1fd8 <__aeabi_dsub+0x39c>
    1fd6:	e13d      	b.n	2254 <__aeabi_dsub+0x618>
    1fd8:	2320      	movs	r3, #32
    1fda:	1bde      	subs	r6, r3, r7
    1fdc:	1c29      	adds	r1, r5, #0
    1fde:	4664      	mov	r4, ip
    1fe0:	40b4      	lsls	r4, r6
    1fe2:	40f9      	lsrs	r1, r7
    1fe4:	40b5      	lsls	r5, r6
    1fe6:	1e6b      	subs	r3, r5, #1
    1fe8:	419d      	sbcs	r5, r3
    1fea:	4321      	orrs	r1, r4
    1fec:	4663      	mov	r3, ip
    1fee:	430d      	orrs	r5, r1
    1ff0:	40fb      	lsrs	r3, r7
    1ff2:	4657      	mov	r7, sl
    1ff4:	1b7d      	subs	r5, r7, r5
    1ff6:	1ac0      	subs	r0, r0, r3
    1ff8:	45aa      	cmp	sl, r5
    1ffa:	419b      	sbcs	r3, r3
    1ffc:	425f      	negs	r7, r3
    1ffe:	1bc3      	subs	r3, r0, r7
    2000:	464c      	mov	r4, r9
    2002:	1c17      	adds	r7, r2, #0
    2004:	e67b      	b.n	1cfe <__aeabi_dsub+0xc2>
    2006:	1c0d      	adds	r5, r1, #0
    2008:	4315      	orrs	r5, r2
    200a:	d120      	bne.n	204e <__aeabi_dsub+0x412>
    200c:	2400      	movs	r4, #0
    200e:	2101      	movs	r1, #1
    2010:	2300      	movs	r3, #0
    2012:	2604      	movs	r6, #4
    2014:	2700      	movs	r7, #0
    2016:	e6af      	b.n	1d78 <__aeabi_dsub+0x13c>
    2018:	2b1f      	cmp	r3, #31
    201a:	dc4a      	bgt.n	20b2 <__aeabi_dsub+0x476>
    201c:	2120      	movs	r1, #32
    201e:	1ac9      	subs	r1, r1, r3
    2020:	1c07      	adds	r7, r0, #0
    2022:	4652      	mov	r2, sl
    2024:	408f      	lsls	r7, r1
    2026:	40da      	lsrs	r2, r3
    2028:	433a      	orrs	r2, r7
    202a:	4657      	mov	r7, sl
    202c:	408f      	lsls	r7, r1
    202e:	1c39      	adds	r1, r7, #0
    2030:	1e4f      	subs	r7, r1, #1
    2032:	41b9      	sbcs	r1, r7
    2034:	40d8      	lsrs	r0, r3
    2036:	430a      	orrs	r2, r1
    2038:	1c07      	adds	r7, r0, #0
    203a:	e6df      	b.n	1dfc <__aeabi_dsub+0x1c0>
    203c:	4664      	mov	r4, ip
    203e:	432c      	orrs	r4, r5
    2040:	d169      	bne.n	2116 <__aeabi_dsub+0x4da>
    2042:	1c51      	adds	r1, r2, #1
    2044:	1c03      	adds	r3, r0, #0
    2046:	4655      	mov	r5, sl
    2048:	1c17      	adds	r7, r2, #0
    204a:	464c      	mov	r4, r9
    204c:	e688      	b.n	1d60 <__aeabi_dsub+0x124>
    204e:	1c15      	adds	r5, r2, #0
    2050:	1c37      	adds	r7, r6, #0
    2052:	e65a      	b.n	1d0a <__aeabi_dsub+0xce>
    2054:	2300      	movs	r3, #0
    2056:	e78d      	b.n	1f74 <__aeabi_dsub+0x338>
    2058:	2200      	movs	r2, #0
    205a:	e7a4      	b.n	1fa6 <__aeabi_dsub+0x36a>
    205c:	4667      	mov	r7, ip
    205e:	432f      	orrs	r7, r5
    2060:	2e00      	cmp	r6, #0
    2062:	d000      	beq.n	2066 <__aeabi_dsub+0x42a>
    2064:	e0d4      	b.n	2210 <__aeabi_dsub+0x5d4>
    2066:	2f00      	cmp	r7, #0
    2068:	d100      	bne.n	206c <__aeabi_dsub+0x430>
    206a:	e126      	b.n	22ba <__aeabi_dsub+0x67e>
    206c:	4653      	mov	r3, sl
    206e:	4303      	orrs	r3, r0
    2070:	d100      	bne.n	2074 <__aeabi_dsub+0x438>
    2072:	e0e4      	b.n	223e <__aeabi_dsub+0x602>
    2074:	4651      	mov	r1, sl
    2076:	194f      	adds	r7, r1, r5
    2078:	42af      	cmp	r7, r5
    207a:	41ad      	sbcs	r5, r5
    207c:	4460      	add	r0, ip
    207e:	426e      	negs	r6, r5
    2080:	1983      	adds	r3, r0, r6
    2082:	021e      	lsls	r6, r3, #8
    2084:	d400      	bmi.n	2088 <__aeabi_dsub+0x44c>
    2086:	e14e      	b.n	2326 <__aeabi_dsub+0x6ea>
    2088:	4897      	ldr	r0, [pc, #604]	; (22e8 <__aeabi_dsub+0x6ac>)
    208a:	1c3d      	adds	r5, r7, #0
    208c:	4003      	ands	r3, r0
    208e:	2102      	movs	r1, #2
    2090:	2701      	movs	r7, #1
    2092:	e665      	b.n	1d60 <__aeabi_dsub+0x124>
    2094:	4661      	mov	r1, ip
    2096:	4329      	orrs	r1, r5
    2098:	2e00      	cmp	r6, #0
    209a:	d129      	bne.n	20f0 <__aeabi_dsub+0x4b4>
    209c:	2900      	cmp	r1, #0
    209e:	d176      	bne.n	218e <__aeabi_dsub+0x552>
    20a0:	4651      	mov	r1, sl
    20a2:	4301      	orrs	r1, r0
    20a4:	d0b2      	beq.n	200c <__aeabi_dsub+0x3d0>
    20a6:	1c03      	adds	r3, r0, #0
    20a8:	4655      	mov	r5, sl
    20aa:	464c      	mov	r4, r9
    20ac:	2101      	movs	r1, #1
    20ae:	2700      	movs	r7, #0
    20b0:	e656      	b.n	1d60 <__aeabi_dsub+0x124>
    20b2:	1c1f      	adds	r7, r3, #0
    20b4:	3f20      	subs	r7, #32
    20b6:	1c01      	adds	r1, r0, #0
    20b8:	40f9      	lsrs	r1, r7
    20ba:	1c0f      	adds	r7, r1, #0
    20bc:	2b20      	cmp	r3, #32
    20be:	d100      	bne.n	20c2 <__aeabi_dsub+0x486>
    20c0:	e0c6      	b.n	2250 <__aeabi_dsub+0x614>
    20c2:	2240      	movs	r2, #64	; 0x40
    20c4:	1ad3      	subs	r3, r2, r3
    20c6:	4098      	lsls	r0, r3
    20c8:	1c02      	adds	r2, r0, #0
    20ca:	4650      	mov	r0, sl
    20cc:	4302      	orrs	r2, r0
    20ce:	1e53      	subs	r3, r2, #1
    20d0:	419a      	sbcs	r2, r3
    20d2:	433a      	orrs	r2, r7
    20d4:	2700      	movs	r7, #0
    20d6:	e691      	b.n	1dfc <__aeabi_dsub+0x1c0>
    20d8:	425b      	negs	r3, r3
    20da:	2e00      	cmp	r6, #0
    20dc:	d130      	bne.n	2140 <__aeabi_dsub+0x504>
    20de:	4667      	mov	r7, ip
    20e0:	432f      	orrs	r7, r5
    20e2:	d000      	beq.n	20e6 <__aeabi_dsub+0x4aa>
    20e4:	e0c8      	b.n	2278 <__aeabi_dsub+0x63c>
    20e6:	1c51      	adds	r1, r2, #1
    20e8:	1c03      	adds	r3, r0, #0
    20ea:	4655      	mov	r5, sl
    20ec:	1c17      	adds	r7, r2, #0
    20ee:	e637      	b.n	1d60 <__aeabi_dsub+0x124>
    20f0:	2900      	cmp	r1, #0
    20f2:	d165      	bne.n	21c0 <__aeabi_dsub+0x584>
    20f4:	4657      	mov	r7, sl
    20f6:	4307      	orrs	r7, r0
    20f8:	d100      	bne.n	20fc <__aeabi_dsub+0x4c0>
    20fa:	e0c8      	b.n	228e <__aeabi_dsub+0x652>
    20fc:	1c03      	adds	r3, r0, #0
    20fe:	2080      	movs	r0, #128	; 0x80
    2100:	4655      	mov	r5, sl
    2102:	464c      	mov	r4, r9
    2104:	0101      	lsls	r1, r0, #4
    2106:	4f77      	ldr	r7, [pc, #476]	; (22e4 <__aeabi_dsub+0x6a8>)
    2108:	e62a      	b.n	1d60 <__aeabi_dsub+0x124>
    210a:	2380      	movs	r3, #128	; 0x80
    210c:	1c37      	adds	r7, r6, #0
    210e:	0119      	lsls	r1, r3, #4
    2110:	2604      	movs	r6, #4
    2112:	2300      	movs	r3, #0
    2114:	e630      	b.n	1d78 <__aeabi_dsub+0x13c>
    2116:	3f01      	subs	r7, #1
    2118:	2f00      	cmp	r7, #0
    211a:	d16e      	bne.n	21fa <__aeabi_dsub+0x5be>
    211c:	4654      	mov	r4, sl
    211e:	4661      	mov	r1, ip
    2120:	1b65      	subs	r5, r4, r5
    2122:	1a40      	subs	r0, r0, r1
    2124:	e768      	b.n	1ff8 <__aeabi_dsub+0x3bc>
    2126:	4667      	mov	r7, ip
    2128:	433d      	orrs	r5, r7
    212a:	2300      	movs	r3, #0
    212c:	2d00      	cmp	r5, #0
    212e:	d100      	bne.n	2132 <__aeabi_dsub+0x4f6>
    2130:	e75f      	b.n	1ff2 <__aeabi_dsub+0x3b6>
    2132:	2501      	movs	r5, #1
    2134:	e75d      	b.n	1ff2 <__aeabi_dsub+0x3b6>
    2136:	2680      	movs	r6, #128	; 0x80
    2138:	0131      	lsls	r1, r6, #4
    213a:	2300      	movs	r3, #0
    213c:	2604      	movs	r6, #4
    213e:	e61b      	b.n	1d78 <__aeabi_dsub+0x13c>
    2140:	4968      	ldr	r1, [pc, #416]	; (22e4 <__aeabi_dsub+0x6a8>)
    2142:	428a      	cmp	r2, r1
    2144:	d100      	bne.n	2148 <__aeabi_dsub+0x50c>
    2146:	e0c1      	b.n	22cc <__aeabi_dsub+0x690>
    2148:	2780      	movs	r7, #128	; 0x80
    214a:	4666      	mov	r6, ip
    214c:	0439      	lsls	r1, r7, #16
    214e:	430e      	orrs	r6, r1
    2150:	46b4      	mov	ip, r6
    2152:	2b38      	cmp	r3, #56	; 0x38
    2154:	dd00      	ble.n	2158 <__aeabi_dsub+0x51c>
    2156:	e0a2      	b.n	229e <__aeabi_dsub+0x662>
    2158:	2b1f      	cmp	r3, #31
    215a:	dd00      	ble.n	215e <__aeabi_dsub+0x522>
    215c:	e0d0      	b.n	2300 <__aeabi_dsub+0x6c4>
    215e:	2120      	movs	r1, #32
    2160:	1ac9      	subs	r1, r1, r3
    2162:	1c2e      	adds	r6, r5, #0
    2164:	4667      	mov	r7, ip
    2166:	408f      	lsls	r7, r1
    2168:	408d      	lsls	r5, r1
    216a:	40de      	lsrs	r6, r3
    216c:	433e      	orrs	r6, r7
    216e:	1c29      	adds	r1, r5, #0
    2170:	4667      	mov	r7, ip
    2172:	1e4d      	subs	r5, r1, #1
    2174:	41a9      	sbcs	r1, r5
    2176:	40df      	lsrs	r7, r3
    2178:	1c35      	adds	r5, r6, #0
    217a:	430d      	orrs	r5, r1
    217c:	1c3e      	adds	r6, r7, #0
    217e:	4455      	add	r5, sl
    2180:	4555      	cmp	r5, sl
    2182:	419b      	sbcs	r3, r3
    2184:	1830      	adds	r0, r6, r0
    2186:	425e      	negs	r6, r3
    2188:	1983      	adds	r3, r0, r6
    218a:	1c17      	adds	r7, r2, #0
    218c:	e63e      	b.n	1e0c <__aeabi_dsub+0x1d0>
    218e:	4656      	mov	r6, sl
    2190:	4306      	orrs	r6, r0
    2192:	d054      	beq.n	223e <__aeabi_dsub+0x602>
    2194:	4657      	mov	r7, sl
    2196:	1bea      	subs	r2, r5, r7
    2198:	4663      	mov	r3, ip
    219a:	4295      	cmp	r5, r2
    219c:	41b6      	sbcs	r6, r6
    219e:	1a19      	subs	r1, r3, r0
    21a0:	4273      	negs	r3, r6
    21a2:	1acb      	subs	r3, r1, r3
    21a4:	021e      	lsls	r6, r3, #8
    21a6:	d400      	bmi.n	21aa <__aeabi_dsub+0x56e>
    21a8:	e0a2      	b.n	22f0 <__aeabi_dsub+0x6b4>
    21aa:	1b7d      	subs	r5, r7, r5
    21ac:	4664      	mov	r4, ip
    21ae:	45aa      	cmp	sl, r5
    21b0:	41bf      	sbcs	r7, r7
    21b2:	1b00      	subs	r0, r0, r4
    21b4:	427a      	negs	r2, r7
    21b6:	1a83      	subs	r3, r0, r2
    21b8:	464c      	mov	r4, r9
    21ba:	2101      	movs	r1, #1
    21bc:	2700      	movs	r7, #0
    21be:	e5cf      	b.n	1d60 <__aeabi_dsub+0x124>
    21c0:	4656      	mov	r6, sl
    21c2:	4306      	orrs	r6, r0
    21c4:	d03f      	beq.n	2246 <__aeabi_dsub+0x60a>
    21c6:	4662      	mov	r2, ip
    21c8:	2180      	movs	r1, #128	; 0x80
    21ca:	0757      	lsls	r7, r2, #29
    21cc:	08ed      	lsrs	r5, r5, #3
    21ce:	08d3      	lsrs	r3, r2, #3
    21d0:	030a      	lsls	r2, r1, #12
    21d2:	433d      	orrs	r5, r7
    21d4:	4213      	tst	r3, r2
    21d6:	d008      	beq.n	21ea <__aeabi_dsub+0x5ae>
    21d8:	08c6      	lsrs	r6, r0, #3
    21da:	4216      	tst	r6, r2
    21dc:	d105      	bne.n	21ea <__aeabi_dsub+0x5ae>
    21de:	4655      	mov	r5, sl
    21e0:	08ec      	lsrs	r4, r5, #3
    21e2:	0745      	lsls	r5, r0, #29
    21e4:	4325      	orrs	r5, r4
    21e6:	1c33      	adds	r3, r6, #0
    21e8:	464c      	mov	r4, r9
    21ea:	0f68      	lsrs	r0, r5, #29
    21ec:	00db      	lsls	r3, r3, #3
    21ee:	2680      	movs	r6, #128	; 0x80
    21f0:	4303      	orrs	r3, r0
    21f2:	00ed      	lsls	r5, r5, #3
    21f4:	0131      	lsls	r1, r6, #4
    21f6:	4f3b      	ldr	r7, [pc, #236]	; (22e4 <__aeabi_dsub+0x6a8>)
    21f8:	e5b2      	b.n	1d60 <__aeabi_dsub+0x124>
    21fa:	493a      	ldr	r1, [pc, #232]	; (22e4 <__aeabi_dsub+0x6a8>)
    21fc:	428a      	cmp	r2, r1
    21fe:	d000      	beq.n	2202 <__aeabi_dsub+0x5c6>
    2200:	e6e4      	b.n	1fcc <__aeabi_dsub+0x390>
    2202:	2680      	movs	r6, #128	; 0x80
    2204:	1c03      	adds	r3, r0, #0
    2206:	4655      	mov	r5, sl
    2208:	464c      	mov	r4, r9
    220a:	0131      	lsls	r1, r6, #4
    220c:	1c17      	adds	r7, r2, #0
    220e:	e5a7      	b.n	1d60 <__aeabi_dsub+0x124>
    2210:	2f00      	cmp	r7, #0
    2212:	d04c      	beq.n	22ae <__aeabi_dsub+0x672>
    2214:	4653      	mov	r3, sl
    2216:	4303      	orrs	r3, r0
    2218:	d015      	beq.n	2246 <__aeabi_dsub+0x60a>
    221a:	4662      	mov	r2, ip
    221c:	2680      	movs	r6, #128	; 0x80
    221e:	08ed      	lsrs	r5, r5, #3
    2220:	0751      	lsls	r1, r2, #29
    2222:	08d3      	lsrs	r3, r2, #3
    2224:	0337      	lsls	r7, r6, #12
    2226:	430d      	orrs	r5, r1
    2228:	423b      	tst	r3, r7
    222a:	d0de      	beq.n	21ea <__aeabi_dsub+0x5ae>
    222c:	08c2      	lsrs	r2, r0, #3
    222e:	423a      	tst	r2, r7
    2230:	d1db      	bne.n	21ea <__aeabi_dsub+0x5ae>
    2232:	4655      	mov	r5, sl
    2234:	08e9      	lsrs	r1, r5, #3
    2236:	0745      	lsls	r5, r0, #29
    2238:	1c13      	adds	r3, r2, #0
    223a:	430d      	orrs	r5, r1
    223c:	e7d5      	b.n	21ea <__aeabi_dsub+0x5ae>
    223e:	4663      	mov	r3, ip
    2240:	2101      	movs	r1, #1
    2242:	2700      	movs	r7, #0
    2244:	e58c      	b.n	1d60 <__aeabi_dsub+0x124>
    2246:	2780      	movs	r7, #128	; 0x80
    2248:	0139      	lsls	r1, r7, #4
    224a:	4663      	mov	r3, ip
    224c:	4f25      	ldr	r7, [pc, #148]	; (22e4 <__aeabi_dsub+0x6a8>)
    224e:	e587      	b.n	1d60 <__aeabi_dsub+0x124>
    2250:	2200      	movs	r2, #0
    2252:	e73a      	b.n	20ca <__aeabi_dsub+0x48e>
    2254:	1c3c      	adds	r4, r7, #0
    2256:	3c20      	subs	r4, #32
    2258:	4666      	mov	r6, ip
    225a:	40e6      	lsrs	r6, r4
    225c:	1c33      	adds	r3, r6, #0
    225e:	2f20      	cmp	r7, #32
    2260:	d05f      	beq.n	2322 <__aeabi_dsub+0x6e6>
    2262:	2440      	movs	r4, #64	; 0x40
    2264:	1be7      	subs	r7, r4, r7
    2266:	4666      	mov	r6, ip
    2268:	40be      	lsls	r6, r7
    226a:	1c31      	adds	r1, r6, #0
    226c:	430d      	orrs	r5, r1
    226e:	1e69      	subs	r1, r5, #1
    2270:	418d      	sbcs	r5, r1
    2272:	431d      	orrs	r5, r3
    2274:	2300      	movs	r3, #0
    2276:	e6bc      	b.n	1ff2 <__aeabi_dsub+0x3b6>
    2278:	3b01      	subs	r3, #1
    227a:	2b00      	cmp	r3, #0
    227c:	d122      	bne.n	22c4 <__aeabi_dsub+0x688>
    227e:	4455      	add	r5, sl
    2280:	4555      	cmp	r5, sl
    2282:	41bf      	sbcs	r7, r7
    2284:	427b      	negs	r3, r7
    2286:	4460      	add	r0, ip
    2288:	18c3      	adds	r3, r0, r3
    228a:	1c17      	adds	r7, r2, #0
    228c:	e5be      	b.n	1e0c <__aeabi_dsub+0x1d0>
    228e:	2180      	movs	r1, #128	; 0x80
    2290:	2204      	movs	r2, #4
    2292:	2400      	movs	r4, #0
    2294:	0109      	lsls	r1, r1, #4
    2296:	4b15      	ldr	r3, [pc, #84]	; (22ec <__aeabi_dsub+0x6b0>)
    2298:	4256      	negs	r6, r2
    229a:	4f12      	ldr	r7, [pc, #72]	; (22e4 <__aeabi_dsub+0x6a8>)
    229c:	e56c      	b.n	1d78 <__aeabi_dsub+0x13c>
    229e:	4663      	mov	r3, ip
    22a0:	431d      	orrs	r5, r3
    22a2:	2600      	movs	r6, #0
    22a4:	2d00      	cmp	r5, #0
    22a6:	d100      	bne.n	22aa <__aeabi_dsub+0x66e>
    22a8:	e769      	b.n	217e <__aeabi_dsub+0x542>
    22aa:	2501      	movs	r5, #1
    22ac:	e767      	b.n	217e <__aeabi_dsub+0x542>
    22ae:	2280      	movs	r2, #128	; 0x80
    22b0:	1c03      	adds	r3, r0, #0
    22b2:	4655      	mov	r5, sl
    22b4:	0111      	lsls	r1, r2, #4
    22b6:	4f0b      	ldr	r7, [pc, #44]	; (22e4 <__aeabi_dsub+0x6a8>)
    22b8:	e552      	b.n	1d60 <__aeabi_dsub+0x124>
    22ba:	1c03      	adds	r3, r0, #0
    22bc:	4655      	mov	r5, sl
    22be:	2101      	movs	r1, #1
    22c0:	2700      	movs	r7, #0
    22c2:	e54d      	b.n	1d60 <__aeabi_dsub+0x124>
    22c4:	4907      	ldr	r1, [pc, #28]	; (22e4 <__aeabi_dsub+0x6a8>)
    22c6:	428a      	cmp	r2, r1
    22c8:	d000      	beq.n	22cc <__aeabi_dsub+0x690>
    22ca:	e742      	b.n	2152 <__aeabi_dsub+0x516>
    22cc:	2180      	movs	r1, #128	; 0x80
    22ce:	1c03      	adds	r3, r0, #0
    22d0:	4655      	mov	r5, sl
    22d2:	0109      	lsls	r1, r1, #4
    22d4:	1c17      	adds	r7, r2, #0
    22d6:	e543      	b.n	1d60 <__aeabi_dsub+0x124>
    22d8:	057a      	lsls	r2, r7, #21
    22da:	0d56      	lsrs	r6, r2, #21
    22dc:	2300      	movs	r3, #0
    22de:	2200      	movs	r2, #0
    22e0:	e561      	b.n	1da6 <__aeabi_dsub+0x16a>
    22e2:	46c0      	nop			; (mov r8, r8)
    22e4:	000007ff 	.word	0x000007ff
    22e8:	ff7fffff 	.word	0xff7fffff
    22ec:	007fffff 	.word	0x007fffff
    22f0:	1c1d      	adds	r5, r3, #0
    22f2:	4315      	orrs	r5, r2
    22f4:	d100      	bne.n	22f8 <__aeabi_dsub+0x6bc>
    22f6:	e689      	b.n	200c <__aeabi_dsub+0x3d0>
    22f8:	1c15      	adds	r5, r2, #0
    22fa:	2101      	movs	r1, #1
    22fc:	2700      	movs	r7, #0
    22fe:	e52f      	b.n	1d60 <__aeabi_dsub+0x124>
    2300:	1c1f      	adds	r7, r3, #0
    2302:	3f20      	subs	r7, #32
    2304:	4661      	mov	r1, ip
    2306:	40f9      	lsrs	r1, r7
    2308:	2b20      	cmp	r3, #32
    230a:	d010      	beq.n	232e <__aeabi_dsub+0x6f2>
    230c:	2640      	movs	r6, #64	; 0x40
    230e:	1af3      	subs	r3, r6, r3
    2310:	4667      	mov	r7, ip
    2312:	409f      	lsls	r7, r3
    2314:	1c3b      	adds	r3, r7, #0
    2316:	431d      	orrs	r5, r3
    2318:	1e6b      	subs	r3, r5, #1
    231a:	419d      	sbcs	r5, r3
    231c:	430d      	orrs	r5, r1
    231e:	2600      	movs	r6, #0
    2320:	e72d      	b.n	217e <__aeabi_dsub+0x542>
    2322:	2100      	movs	r1, #0
    2324:	e7a2      	b.n	226c <__aeabi_dsub+0x630>
    2326:	1c3d      	adds	r5, r7, #0
    2328:	2101      	movs	r1, #1
    232a:	2700      	movs	r7, #0
    232c:	e518      	b.n	1d60 <__aeabi_dsub+0x124>
    232e:	2300      	movs	r3, #0
    2330:	e7f1      	b.n	2316 <__aeabi_dsub+0x6da>
    2332:	46c0      	nop			; (mov r8, r8)

00002334 <__aeabi_i2d>:
    2334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2336:	1e04      	subs	r4, r0, #0
    2338:	d02d      	beq.n	2396 <__aeabi_i2d+0x62>
    233a:	0fc5      	lsrs	r5, r0, #31
    233c:	d000      	beq.n	2340 <__aeabi_i2d+0xc>
    233e:	4244      	negs	r4, r0
    2340:	1c20      	adds	r0, r4, #0
    2342:	f000 f91f 	bl	2584 <__clzsi2>
    2346:	4916      	ldr	r1, [pc, #88]	; (23a0 <__aeabi_i2d+0x6c>)
    2348:	1a0a      	subs	r2, r1, r0
    234a:	280a      	cmp	r0, #10
    234c:	dd16      	ble.n	237c <__aeabi_i2d+0x48>
    234e:	380b      	subs	r0, #11
    2350:	4084      	lsls	r4, r0
    2352:	0557      	lsls	r7, r2, #21
    2354:	0326      	lsls	r6, r4, #12
    2356:	0d7a      	lsrs	r2, r7, #21
    2358:	0b36      	lsrs	r6, r6, #12
    235a:	2700      	movs	r7, #0
    235c:	2000      	movs	r0, #0
    235e:	2100      	movs	r1, #0
    2360:	1c38      	adds	r0, r7, #0
    2362:	0d0f      	lsrs	r7, r1, #20
    2364:	053b      	lsls	r3, r7, #20
    2366:	4c0f      	ldr	r4, [pc, #60]	; (23a4 <__aeabi_i2d+0x70>)
    2368:	4333      	orrs	r3, r6
    236a:	401c      	ands	r4, r3
    236c:	0516      	lsls	r6, r2, #20
    236e:	4334      	orrs	r4, r6
    2370:	0061      	lsls	r1, r4, #1
    2372:	084a      	lsrs	r2, r1, #1
    2374:	07ed      	lsls	r5, r5, #31
    2376:	1c11      	adds	r1, r2, #0
    2378:	4329      	orrs	r1, r5
    237a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    237c:	260b      	movs	r6, #11
    237e:	1c01      	adds	r1, r0, #0
    2380:	1a30      	subs	r0, r6, r0
    2382:	3115      	adds	r1, #21
    2384:	1c23      	adds	r3, r4, #0
    2386:	40c4      	lsrs	r4, r0
    2388:	408b      	lsls	r3, r1
    238a:	0552      	lsls	r2, r2, #21
    238c:	0321      	lsls	r1, r4, #12
    238e:	1c1f      	adds	r7, r3, #0
    2390:	0b0e      	lsrs	r6, r1, #12
    2392:	0d52      	lsrs	r2, r2, #21
    2394:	e7e2      	b.n	235c <__aeabi_i2d+0x28>
    2396:	2500      	movs	r5, #0
    2398:	2200      	movs	r2, #0
    239a:	2600      	movs	r6, #0
    239c:	2700      	movs	r7, #0
    239e:	e7dd      	b.n	235c <__aeabi_i2d+0x28>
    23a0:	0000041e 	.word	0x0000041e
    23a4:	800fffff 	.word	0x800fffff

000023a8 <__aeabi_f2d>:
    23a8:	0041      	lsls	r1, r0, #1
    23aa:	b570      	push	{r4, r5, r6, lr}
    23ac:	0e0e      	lsrs	r6, r1, #24
    23ae:	1c73      	adds	r3, r6, #1
    23b0:	0242      	lsls	r2, r0, #9
    23b2:	0fc5      	lsrs	r5, r0, #31
    23b4:	b2d8      	uxtb	r0, r3
    23b6:	0a54      	lsrs	r4, r2, #9
    23b8:	2801      	cmp	r0, #1
    23ba:	dd15      	ble.n	23e8 <__aeabi_f2d+0x40>
    23bc:	0763      	lsls	r3, r4, #29
    23be:	24e0      	movs	r4, #224	; 0xe0
    23c0:	00a0      	lsls	r0, r4, #2
    23c2:	0b12      	lsrs	r2, r2, #12
    23c4:	1834      	adds	r4, r6, r0
    23c6:	2000      	movs	r0, #0
    23c8:	2100      	movs	r1, #0
    23ca:	1c18      	adds	r0, r3, #0
    23cc:	0d0b      	lsrs	r3, r1, #20
    23ce:	051e      	lsls	r6, r3, #20
    23d0:	4b1c      	ldr	r3, [pc, #112]	; (2444 <__aeabi_f2d+0x9c>)
    23d2:	4332      	orrs	r2, r6
    23d4:	0561      	lsls	r1, r4, #21
    23d6:	084c      	lsrs	r4, r1, #1
    23d8:	4013      	ands	r3, r2
    23da:	4323      	orrs	r3, r4
    23dc:	005a      	lsls	r2, r3, #1
    23de:	0856      	lsrs	r6, r2, #1
    23e0:	07ed      	lsls	r5, r5, #31
    23e2:	1c31      	adds	r1, r6, #0
    23e4:	4329      	orrs	r1, r5
    23e6:	bd70      	pop	{r4, r5, r6, pc}
    23e8:	2e00      	cmp	r6, #0
    23ea:	d116      	bne.n	241a <__aeabi_f2d+0x72>
    23ec:	2c00      	cmp	r4, #0
    23ee:	d01e      	beq.n	242e <__aeabi_f2d+0x86>
    23f0:	1c20      	adds	r0, r4, #0
    23f2:	f000 f8c7 	bl	2584 <__clzsi2>
    23f6:	280a      	cmp	r0, #10
    23f8:	dc1d      	bgt.n	2436 <__aeabi_f2d+0x8e>
    23fa:	220b      	movs	r2, #11
    23fc:	1a11      	subs	r1, r2, r0
    23fe:	1c02      	adds	r2, r0, #0
    2400:	1c23      	adds	r3, r4, #0
    2402:	3215      	adds	r2, #21
    2404:	40cb      	lsrs	r3, r1
    2406:	4094      	lsls	r4, r2
    2408:	1c1e      	adds	r6, r3, #0
    240a:	1c23      	adds	r3, r4, #0
    240c:	0334      	lsls	r4, r6, #12
    240e:	4e0e      	ldr	r6, [pc, #56]	; (2448 <__aeabi_f2d+0xa0>)
    2410:	0b22      	lsrs	r2, r4, #12
    2412:	1a30      	subs	r0, r6, r0
    2414:	0541      	lsls	r1, r0, #21
    2416:	0d4c      	lsrs	r4, r1, #21
    2418:	e7d5      	b.n	23c6 <__aeabi_f2d+0x1e>
    241a:	2c00      	cmp	r4, #0
    241c:	d003      	beq.n	2426 <__aeabi_f2d+0x7e>
    241e:	0763      	lsls	r3, r4, #29
    2420:	0b12      	lsrs	r2, r2, #12
    2422:	4c0a      	ldr	r4, [pc, #40]	; (244c <__aeabi_f2d+0xa4>)
    2424:	e7cf      	b.n	23c6 <__aeabi_f2d+0x1e>
    2426:	4c09      	ldr	r4, [pc, #36]	; (244c <__aeabi_f2d+0xa4>)
    2428:	2200      	movs	r2, #0
    242a:	2300      	movs	r3, #0
    242c:	e7cb      	b.n	23c6 <__aeabi_f2d+0x1e>
    242e:	2400      	movs	r4, #0
    2430:	2200      	movs	r2, #0
    2432:	2300      	movs	r3, #0
    2434:	e7c7      	b.n	23c6 <__aeabi_f2d+0x1e>
    2436:	1c01      	adds	r1, r0, #0
    2438:	390b      	subs	r1, #11
    243a:	408c      	lsls	r4, r1
    243c:	1c26      	adds	r6, r4, #0
    243e:	2300      	movs	r3, #0
    2440:	e7e4      	b.n	240c <__aeabi_f2d+0x64>
    2442:	46c0      	nop			; (mov r8, r8)
    2444:	800fffff 	.word	0x800fffff
    2448:	00000389 	.word	0x00000389
    244c:	000007ff 	.word	0x000007ff

00002450 <__aeabi_d2f>:
    2450:	b5f0      	push	{r4, r5, r6, r7, lr}
    2452:	1c04      	adds	r4, r0, #0
    2454:	0048      	lsls	r0, r1, #1
    2456:	0d40      	lsrs	r0, r0, #21
    2458:	030b      	lsls	r3, r1, #12
    245a:	0fcd      	lsrs	r5, r1, #31
    245c:	1c41      	adds	r1, r0, #1
    245e:	0f62      	lsrs	r2, r4, #29
    2460:	0a5b      	lsrs	r3, r3, #9
    2462:	054f      	lsls	r7, r1, #21
    2464:	4313      	orrs	r3, r2
    2466:	00e6      	lsls	r6, r4, #3
    2468:	0d7a      	lsrs	r2, r7, #21
    246a:	2a01      	cmp	r2, #1
    246c:	dd35      	ble.n	24da <__aeabi_d2f+0x8a>
    246e:	493e      	ldr	r1, [pc, #248]	; (2568 <__aeabi_d2f+0x118>)
    2470:	1842      	adds	r2, r0, r1
    2472:	2afe      	cmp	r2, #254	; 0xfe
    2474:	dd18      	ble.n	24a8 <__aeabi_d2f+0x58>
    2476:	2380      	movs	r3, #128	; 0x80
    2478:	0059      	lsls	r1, r3, #1
    247a:	22ff      	movs	r2, #255	; 0xff
    247c:	2304      	movs	r3, #4
    247e:	0158      	lsls	r0, r3, #5
    2480:	d505      	bpl.n	248e <__aeabi_d2f+0x3e>
    2482:	29ff      	cmp	r1, #255	; 0xff
    2484:	d03f      	beq.n	2506 <__aeabi_d2f+0xb6>
    2486:	4f39      	ldr	r7, [pc, #228]	; (256c <__aeabi_d2f+0x11c>)
    2488:	1c0a      	adds	r2, r1, #0
    248a:	403b      	ands	r3, r7
    248c:	3101      	adds	r1, #1
    248e:	b2cc      	uxtb	r4, r1
    2490:	08df      	lsrs	r7, r3, #3
    2492:	2c01      	cmp	r4, #1
    2494:	dd19      	ble.n	24ca <__aeabi_d2f+0x7a>
    2496:	0279      	lsls	r1, r7, #9
    2498:	0a4f      	lsrs	r7, r1, #9
    249a:	b2d2      	uxtb	r2, r2
    249c:	05d2      	lsls	r2, r2, #23
    249e:	4317      	orrs	r7, r2
    24a0:	07ed      	lsls	r5, r5, #31
    24a2:	1c38      	adds	r0, r7, #0
    24a4:	4328      	orrs	r0, r5
    24a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    24a8:	2a00      	cmp	r2, #0
    24aa:	dd2f      	ble.n	250c <__aeabi_d2f+0xbc>
    24ac:	01a4      	lsls	r4, r4, #6
    24ae:	0f77      	lsrs	r7, r6, #29
    24b0:	1e61      	subs	r1, r4, #1
    24b2:	418c      	sbcs	r4, r1
    24b4:	00db      	lsls	r3, r3, #3
    24b6:	4e2e      	ldr	r6, [pc, #184]	; (2570 <__aeabi_d2f+0x120>)
    24b8:	4323      	orrs	r3, r4
    24ba:	1981      	adds	r1, r0, r6
    24bc:	433b      	orrs	r3, r7
    24be:	260f      	movs	r6, #15
    24c0:	401e      	ands	r6, r3
    24c2:	2e04      	cmp	r6, #4
    24c4:	d0db      	beq.n	247e <__aeabi_d2f+0x2e>
    24c6:	3304      	adds	r3, #4
    24c8:	e7d9      	b.n	247e <__aeabi_d2f+0x2e>
    24ca:	2f00      	cmp	r7, #0
    24cc:	d0e5      	beq.n	249a <__aeabi_d2f+0x4a>
    24ce:	2a00      	cmp	r2, #0
    24d0:	d016      	beq.n	2500 <__aeabi_d2f+0xb0>
    24d2:	2080      	movs	r0, #128	; 0x80
    24d4:	03c6      	lsls	r6, r0, #15
    24d6:	4337      	orrs	r7, r6
    24d8:	e7dd      	b.n	2496 <__aeabi_d2f+0x46>
    24da:	2800      	cmp	r0, #0
    24dc:	d106      	bne.n	24ec <__aeabi_d2f+0x9c>
    24de:	4333      	orrs	r3, r6
    24e0:	2101      	movs	r1, #1
    24e2:	2b00      	cmp	r3, #0
    24e4:	d115      	bne.n	2512 <__aeabi_d2f+0xc2>
    24e6:	2304      	movs	r3, #4
    24e8:	2200      	movs	r2, #0
    24ea:	e7c8      	b.n	247e <__aeabi_d2f+0x2e>
    24ec:	431e      	orrs	r6, r3
    24ee:	d0c2      	beq.n	2476 <__aeabi_d2f+0x26>
    24f0:	2480      	movs	r4, #128	; 0x80
    24f2:	00db      	lsls	r3, r3, #3
    24f4:	04a0      	lsls	r0, r4, #18
    24f6:	2680      	movs	r6, #128	; 0x80
    24f8:	4303      	orrs	r3, r0
    24fa:	0071      	lsls	r1, r6, #1
    24fc:	22ff      	movs	r2, #255	; 0xff
    24fe:	e7de      	b.n	24be <__aeabi_d2f+0x6e>
    2500:	027b      	lsls	r3, r7, #9
    2502:	0a5f      	lsrs	r7, r3, #9
    2504:	e7ca      	b.n	249c <__aeabi_d2f+0x4c>
    2506:	22ff      	movs	r2, #255	; 0xff
    2508:	2700      	movs	r7, #0
    250a:	e7c7      	b.n	249c <__aeabi_d2f+0x4c>
    250c:	3217      	adds	r2, #23
    250e:	da03      	bge.n	2518 <__aeabi_d2f+0xc8>
    2510:	2101      	movs	r1, #1
    2512:	2305      	movs	r3, #5
    2514:	2200      	movs	r2, #0
    2516:	e7b2      	b.n	247e <__aeabi_d2f+0x2e>
    2518:	2280      	movs	r2, #128	; 0x80
    251a:	4f16      	ldr	r7, [pc, #88]	; (2574 <__aeabi_d2f+0x124>)
    251c:	0411      	lsls	r1, r2, #16
    251e:	430b      	orrs	r3, r1
    2520:	1a3c      	subs	r4, r7, r0
    2522:	2c1f      	cmp	r4, #31
    2524:	dc0d      	bgt.n	2542 <__aeabi_d2f+0xf2>
    2526:	4914      	ldr	r1, [pc, #80]	; (2578 <__aeabi_d2f+0x128>)
    2528:	1c32      	adds	r2, r6, #0
    252a:	1847      	adds	r7, r0, r1
    252c:	40be      	lsls	r6, r7
    252e:	1c30      	adds	r0, r6, #0
    2530:	40bb      	lsls	r3, r7
    2532:	1e46      	subs	r6, r0, #1
    2534:	41b0      	sbcs	r0, r6
    2536:	40e2      	lsrs	r2, r4
    2538:	4303      	orrs	r3, r0
    253a:	4313      	orrs	r3, r2
    253c:	2101      	movs	r1, #1
    253e:	2200      	movs	r2, #0
    2540:	e7bd      	b.n	24be <__aeabi_d2f+0x6e>
    2542:	4a0e      	ldr	r2, [pc, #56]	; (257c <__aeabi_d2f+0x12c>)
    2544:	1c1f      	adds	r7, r3, #0
    2546:	1a11      	subs	r1, r2, r0
    2548:	40cf      	lsrs	r7, r1
    254a:	1c3a      	adds	r2, r7, #0
    254c:	2c20      	cmp	r4, #32
    254e:	d009      	beq.n	2564 <__aeabi_d2f+0x114>
    2550:	4c0b      	ldr	r4, [pc, #44]	; (2580 <__aeabi_d2f+0x130>)
    2552:	1900      	adds	r0, r0, r4
    2554:	4083      	lsls	r3, r0
    2556:	4333      	orrs	r3, r6
    2558:	1e5e      	subs	r6, r3, #1
    255a:	41b3      	sbcs	r3, r6
    255c:	4313      	orrs	r3, r2
    255e:	2101      	movs	r1, #1
    2560:	2200      	movs	r2, #0
    2562:	e7ac      	b.n	24be <__aeabi_d2f+0x6e>
    2564:	2300      	movs	r3, #0
    2566:	e7f6      	b.n	2556 <__aeabi_d2f+0x106>
    2568:	fffffc80 	.word	0xfffffc80
    256c:	fbffffff 	.word	0xfbffffff
    2570:	fffffc81 	.word	0xfffffc81
    2574:	0000039e 	.word	0x0000039e
    2578:	fffffc82 	.word	0xfffffc82
    257c:	0000037e 	.word	0x0000037e
    2580:	fffffca2 	.word	0xfffffca2

00002584 <__clzsi2>:
    2584:	211c      	movs	r1, #28
    2586:	2301      	movs	r3, #1
    2588:	041b      	lsls	r3, r3, #16
    258a:	4298      	cmp	r0, r3
    258c:	d301      	bcc.n	2592 <__clzsi2+0xe>
    258e:	0c00      	lsrs	r0, r0, #16
    2590:	3910      	subs	r1, #16
    2592:	0a1b      	lsrs	r3, r3, #8
    2594:	4298      	cmp	r0, r3
    2596:	d301      	bcc.n	259c <__clzsi2+0x18>
    2598:	0a00      	lsrs	r0, r0, #8
    259a:	3908      	subs	r1, #8
    259c:	091b      	lsrs	r3, r3, #4
    259e:	4298      	cmp	r0, r3
    25a0:	d301      	bcc.n	25a6 <__clzsi2+0x22>
    25a2:	0900      	lsrs	r0, r0, #4
    25a4:	3904      	subs	r1, #4
    25a6:	a202      	add	r2, pc, #8	; (adr r2, 25b0 <__clzsi2+0x2c>)
    25a8:	5c10      	ldrb	r0, [r2, r0]
    25aa:	1840      	adds	r0, r0, r1
    25ac:	4770      	bx	lr
    25ae:	46c0      	nop			; (mov r8, r8)
    25b0:	02020304 	.word	0x02020304
    25b4:	01010101 	.word	0x01010101
	...

000025c0 <TimerIntLdd1_Init>:
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* TimerIntLdd1_Init(LDD_TUserData *UserDataPtr)
{
    25c0:	b580      	push	{r7, lr}
    25c2:	b084      	sub	sp, #16
    25c4:	af00      	add	r7, sp, #0
    25c6:	6078      	str	r0, [r7, #4]
  /* Allocate device structure */
  TimerIntLdd1_TDeviceData *DeviceDataPrv;
  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    25c8:	4b0f      	ldr	r3, [pc, #60]	; (2608 <TimerIntLdd1_Init+0x48>)
    25ca:	60fb      	str	r3, [r7, #12]
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    25cc:	68fb      	ldr	r3, [r7, #12]
    25ce:	687a      	ldr	r2, [r7, #4]
    25d0:	609a      	str	r2, [r3, #8]
  DeviceDataPrv->EnUser = FALSE;       /* Set the flag "device disabled" */
    25d2:	68fb      	ldr	r3, [r7, #12]
    25d4:	2200      	movs	r2, #0
    25d6:	711a      	strb	r2, [r3, #4]
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_TimerIntLdd1_ID,DeviceDataPrv);
    25d8:	4b0c      	ldr	r3, [pc, #48]	; (260c <TimerIntLdd1_Init+0x4c>)
    25da:	68fa      	ldr	r2, [r7, #12]
    25dc:	61da      	str	r2, [r3, #28]
  DeviceDataPrv->LinkedDeviceDataPtr = TU1_Init((LDD_TUserData *)NULL);
    25de:	2000      	movs	r0, #0
    25e0:	f000 fa64 	bl	2aac <TU1_Init>
    25e4:	1c02      	adds	r2, r0, #0
    25e6:	68fb      	ldr	r3, [r7, #12]
    25e8:	601a      	str	r2, [r3, #0]
  if (DeviceDataPrv->LinkedDeviceDataPtr == NULL) { /* Is initialization of TimerUnit unsuccessful? */
    25ea:	68fb      	ldr	r3, [r7, #12]
    25ec:	681b      	ldr	r3, [r3, #0]
    25ee:	2b00      	cmp	r3, #0
    25f0:	d104      	bne.n	25fc <TimerIntLdd1_Init+0x3c>
    /* Unregistration of the device structure */
    PE_LDD_UnregisterDeviceStructure(PE_LDD_COMPONENT_TimerIntLdd1_ID);
    25f2:	4b06      	ldr	r3, [pc, #24]	; (260c <TimerIntLdd1_Init+0x4c>)
    25f4:	2200      	movs	r2, #0
    25f6:	61da      	str	r2, [r3, #28]
    /* Deallocation of the device structure */
    /* {Default RTOS Adapter} Driver memory deallocation: Dynamic allocation is simulated, no deallocation code is generated */
    return NULL;                       /* If so, then the TimerInt initialization is also unsuccessful */
    25f8:	2300      	movs	r3, #0
    25fa:	e000      	b.n	25fe <TimerIntLdd1_Init+0x3e>
  }
  return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
    25fc:	68fb      	ldr	r3, [r7, #12]
}
    25fe:	1c18      	adds	r0, r3, #0
    2600:	46bd      	mov	sp, r7
    2602:	b004      	add	sp, #16
    2604:	bd80      	pop	{r7, pc}
    2606:	46c0      	nop			; (mov r8, r8)
    2608:	1ffff024 	.word	0x1ffff024
    260c:	1ffff074 	.word	0x1ffff074

00002610 <TimerIntLdd1_Enable>:
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError TimerIntLdd1_Enable(LDD_TDeviceData *DeviceDataPtr)
{
    2610:	b580      	push	{r7, lr}
    2612:	b084      	sub	sp, #16
    2614:	af00      	add	r7, sp, #0
    2616:	6078      	str	r0, [r7, #4]
  TimerIntLdd1_TDeviceData *DeviceDataPrv = (TimerIntLdd1_TDeviceData *)DeviceDataPtr;
    2618:	687b      	ldr	r3, [r7, #4]
    261a:	60fb      	str	r3, [r7, #12]

  if (!DeviceDataPrv->EnUser) {        /* Is the device disabled by user? */
    261c:	68fb      	ldr	r3, [r7, #12]
    261e:	791b      	ldrb	r3, [r3, #4]
    2620:	2b00      	cmp	r3, #0
    2622:	d107      	bne.n	2634 <TimerIntLdd1_Enable+0x24>
    DeviceDataPrv->EnUser = TRUE;      /* If yes then set the flag "device enabled" */
    2624:	68fb      	ldr	r3, [r7, #12]
    2626:	2201      	movs	r2, #1
    2628:	711a      	strb	r2, [r3, #4]
    (void)TU1_Enable(DeviceDataPrv->LinkedDeviceDataPtr); /* Enable TimerUnit */
    262a:	68fb      	ldr	r3, [r7, #12]
    262c:	681b      	ldr	r3, [r3, #0]
    262e:	1c18      	adds	r0, r3, #0
    2630:	f000 faaa 	bl	2b88 <TU1_Enable>
  }
  return ERR_OK;
    2634:	2300      	movs	r3, #0
}
    2636:	1c18      	adds	r0, r3, #0
    2638:	46bd      	mov	sp, r7
    263a:	b004      	add	sp, #16
    263c:	bd80      	pop	{r7, pc}
    263e:	46c0      	nop			; (mov r8, r8)

00002640 <TU1_OnCounterRestart>:
**         eventually invokes event TimerIntLdd1_OnInterrupt.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
void TU1_OnCounterRestart(LDD_TUserData *UserDataPtr)
{
    2640:	b580      	push	{r7, lr}
    2642:	b084      	sub	sp, #16
    2644:	af00      	add	r7, sp, #0
    2646:	6078      	str	r0, [r7, #4]
  TimerIntLdd1_TDeviceData *DeviceDataPrv = PE_LDD_DeviceDataList[PE_LDD_COMPONENT_TimerIntLdd1_ID];
    2648:	4b05      	ldr	r3, [pc, #20]	; (2660 <TU1_OnCounterRestart+0x20>)
    264a:	69db      	ldr	r3, [r3, #28]
    264c:	60fb      	str	r3, [r7, #12]

  (void)UserDataPtr;                   /* Parameter is not used, suppress unused argument warning */
  TimerIntLdd1_OnInterrupt(DeviceDataPrv->UserDataPtr); /* Invoke OnInterrupt event */
    264e:	68fb      	ldr	r3, [r7, #12]
    2650:	689b      	ldr	r3, [r3, #8]
    2652:	1c18      	adds	r0, r3, #0
    2654:	f000 f806 	bl	2664 <TimerIntLdd1_OnInterrupt>
}
    2658:	46bd      	mov	sp, r7
    265a:	b004      	add	sp, #16
    265c:	bd80      	pop	{r7, pc}
    265e:	46c0      	nop			; (mov r8, r8)
    2660:	1ffff074 	.word	0x1ffff074

00002664 <TimerIntLdd1_OnInterrupt>:
**     Description :
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
void TimerIntLdd1_OnInterrupt(LDD_TUserData *UserDataPtr)
{
    2664:	b580      	push	{r7, lr}
    2666:	b082      	sub	sp, #8
    2668:	af00      	add	r7, sp, #0
    266a:	6078      	str	r0, [r7, #4]
  (void)UserDataPtr;                   /* Parameter is not used, suppress unused argument warning */
  Timer1_OnInterrupt();                /* Invoke OnInterrupt event */
    266c:	f002 f948 	bl	4900 <Timer1_OnInterrupt>
}
    2670:	46bd      	mov	sp, r7
    2672:	b002      	add	sp, #8
    2674:	bd80      	pop	{r7, pc}
    2676:	46c0      	nop			; (mov r8, r8)

00002678 <TU3_Init>:
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* TU3_Init(LDD_TUserData *UserDataPtr)
{
    2678:	b580      	push	{r7, lr}
    267a:	b084      	sub	sp, #16
    267c:	af00      	add	r7, sp, #0
    267e:	6078      	str	r0, [r7, #4]
  TU3_TDeviceData *DeviceDataPrv;

  if (PE_LDD_DeviceDataList[PE_LDD_COMPONENT_TU3_ID] == NULL) {
    2680:	4b3b      	ldr	r3, [pc, #236]	; (2770 <TU3_Init+0xf8>)
    2682:	689b      	ldr	r3, [r3, #8]
    2684:	2b00      	cmp	r3, #0
    2686:	d161      	bne.n	274c <TU3_Init+0xd4>
    /* Allocate device structure */
    /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
    DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    2688:	4b3a      	ldr	r3, [pc, #232]	; (2774 <TU3_Init+0xfc>)
    268a:	60fb      	str	r3, [r7, #12]
    DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    268c:	68fb      	ldr	r3, [r7, #12]
    268e:	687a      	ldr	r2, [r7, #4]
    2690:	60da      	str	r2, [r3, #12]
    DeviceDataPrv->InitCntr = 1U;      /* First initialization */
    2692:	68fb      	ldr	r3, [r7, #12]
    2694:	2201      	movs	r2, #1
    2696:	721a      	strb	r2, [r3, #8]
    DeviceDataPrv->InitCntr++;         /* Increment counter of initialization */
    return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
  }
  /* Interrupt vector(s) allocation */
  /* {Default RTOS Adapter} Set interrupt vector: IVT is static, ISR parameter is passed by the global variable */
  INT_FTM2__DEFAULT_RTOS_ISRPARAM = DeviceDataPrv;
    2698:	4b37      	ldr	r3, [pc, #220]	; (2778 <TU3_Init+0x100>)
    269a:	68fa      	ldr	r2, [r7, #12]
    269c:	601a      	str	r2, [r3, #0]
  /* SIM_SCGC: FTM2=1 */
  SIM_SCGC |= SIM_SCGC_FTM2_MASK;
    269e:	4b37      	ldr	r3, [pc, #220]	; (277c <TU3_Init+0x104>)
    26a0:	4a36      	ldr	r2, [pc, #216]	; (277c <TU3_Init+0x104>)
    26a2:	6952      	ldr	r2, [r2, #20]
    26a4:	2180      	movs	r1, #128	; 0x80
    26a6:	430a      	orrs	r2, r1
    26a8:	615a      	str	r2, [r3, #20]
  /* FTM2_MODE: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,FAULTIE=0,FAULTM=0,CAPTEST=0,PWMSYNC=0,WPDIS=1,INIT=0,FTMEN=0 */
  FTM2_MODE = (FTM_MODE_FAULTM(0x00) | FTM_MODE_WPDIS_MASK); /* Set up mode register */
    26aa:	4b35      	ldr	r3, [pc, #212]	; (2780 <TU3_Init+0x108>)
    26ac:	2204      	movs	r2, #4
    26ae:	655a      	str	r2, [r3, #84]	; 0x54
  /* FTM2_SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,TOF=0,TOIE=0,CPWMS=0,CLKS=0,PS=0 */
  FTM2_SC = (FTM_SC_CLKS(0x00) | FTM_SC_PS(0x00)); /* Clear status and control register */
    26b0:	4b33      	ldr	r3, [pc, #204]	; (2780 <TU3_Init+0x108>)
    26b2:	2200      	movs	r2, #0
    26b4:	601a      	str	r2, [r3, #0]
  /* FTM2_CNTIN: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,INIT=0 */
  FTM2_CNTIN = FTM_CNTIN_INIT(0x00);   /* Clear counter initial register */
    26b6:	4b32      	ldr	r3, [pc, #200]	; (2780 <TU3_Init+0x108>)
    26b8:	2200      	movs	r2, #0
    26ba:	64da      	str	r2, [r3, #76]	; 0x4c
  /* FTM2_CNT: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,COUNT=0 */
  FTM2_CNT = FTM_CNT_COUNT(0x00);      /* Reset counter register */
    26bc:	4b30      	ldr	r3, [pc, #192]	; (2780 <TU3_Init+0x108>)
    26be:	2200      	movs	r2, #0
    26c0:	605a      	str	r2, [r3, #4]
  /* FTM2_C0SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,??=0 */
  FTM2_C0SC = 0x00U;                   /* Clear channel status and control register */
    26c2:	4b2f      	ldr	r3, [pc, #188]	; (2780 <TU3_Init+0x108>)
    26c4:	2200      	movs	r2, #0
    26c6:	60da      	str	r2, [r3, #12]
  /* FTM2_C1SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,??=0 */
  FTM2_C1SC = 0x00U;                   /* Clear channel status and control register */
    26c8:	4b2d      	ldr	r3, [pc, #180]	; (2780 <TU3_Init+0x108>)
    26ca:	2200      	movs	r2, #0
    26cc:	615a      	str	r2, [r3, #20]
  /* FTM2_C2SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,??=0 */
  FTM2_C2SC = 0x00U;                   /* Clear channel status and control register */
    26ce:	4b2c      	ldr	r3, [pc, #176]	; (2780 <TU3_Init+0x108>)
    26d0:	2200      	movs	r2, #0
    26d2:	61da      	str	r2, [r3, #28]
  /* FTM2_C3SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,??=0 */
  FTM2_C3SC = 0x00U;                   /* Clear channel status and control register */
    26d4:	4b2a      	ldr	r3, [pc, #168]	; (2780 <TU3_Init+0x108>)
    26d6:	2200      	movs	r2, #0
    26d8:	625a      	str	r2, [r3, #36]	; 0x24
  /* FTM2_C4SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,??=0 */
  FTM2_C4SC = 0x00U;                   /* Clear channel status and control register */
    26da:	4b29      	ldr	r3, [pc, #164]	; (2780 <TU3_Init+0x108>)
    26dc:	2200      	movs	r2, #0
    26de:	62da      	str	r2, [r3, #44]	; 0x2c
  /* FTM2_C5SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,??=0 */
  FTM2_C5SC = 0x00U;                   /* Clear channel status and control register */
    26e0:	4b27      	ldr	r3, [pc, #156]	; (2780 <TU3_Init+0x108>)
    26e2:	2200      	movs	r2, #0
    26e4:	635a      	str	r2, [r3, #52]	; 0x34
  /* FTM2_MOD: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,MOD=0x0BB7 */
  FTM2_MOD = FTM_MOD_MOD(0x0BB7);      /* Set up modulo register */
    26e6:	4b26      	ldr	r3, [pc, #152]	; (2780 <TU3_Init+0x108>)
    26e8:	4a26      	ldr	r2, [pc, #152]	; (2784 <TU3_Init+0x10c>)
    26ea:	609a      	str	r2, [r3, #8]
  /* FTM2_C4SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=1,MSA=0,ELSB=1,ELSA=1,??=0,??=0 */
  FTM2_C4SC = (FTM_CnSC_MSB_MASK | FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_MASK); /* Set up channel status and control register */
    26ec:	4b24      	ldr	r3, [pc, #144]	; (2780 <TU3_Init+0x108>)
    26ee:	222c      	movs	r2, #44	; 0x2c
    26f0:	62da      	str	r2, [r3, #44]	; 0x2c
  /* FTM2_C4V: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,VAL=0x05DC */
  FTM2_C4V = FTM_CnV_VAL(0x05DC);      /* Set up channel value register */
    26f2:	4b23      	ldr	r3, [pc, #140]	; (2780 <TU3_Init+0x108>)
    26f4:	4a24      	ldr	r2, [pc, #144]	; (2788 <TU3_Init+0x110>)
    26f6:	631a      	str	r2, [r3, #48]	; 0x30
  /* SIM_PINSEL1: FTM2PS4=0 */
  SIM_PINSEL1 &= (uint32_t)~(uint32_t)(SIM_PINSEL1_FTM2PS4_MASK);
    26f8:	4b20      	ldr	r3, [pc, #128]	; (277c <TU3_Init+0x104>)
    26fa:	4a20      	ldr	r2, [pc, #128]	; (277c <TU3_Init+0x104>)
    26fc:	6911      	ldr	r1, [r2, #16]
    26fe:	4a23      	ldr	r2, [pc, #140]	; (278c <TU3_Init+0x114>)
    2700:	400a      	ands	r2, r1
    2702:	611a      	str	r2, [r3, #16]
  DeviceDataPrv->EnEvents = 0x0100U;   /* Enable selected events */
    2704:	68fb      	ldr	r3, [r7, #12]
    2706:	2280      	movs	r2, #128	; 0x80
    2708:	0052      	lsls	r2, r2, #1
    270a:	601a      	str	r2, [r3, #0]
  DeviceDataPrv->Source = FTM_PDD_SYSTEM; /* Store clock source */
    270c:	68fb      	ldr	r3, [r7, #12]
    270e:	2208      	movs	r2, #8
    2710:	605a      	str	r2, [r3, #4]
  /* NVIC_IPR4: PRI_19=1 */
  NVIC_IPR4 = (uint32_t)((NVIC_IPR4 & (uint32_t)~(uint32_t)(
    2712:	4a1f      	ldr	r2, [pc, #124]	; (2790 <TU3_Init+0x118>)
    2714:	491e      	ldr	r1, [pc, #120]	; (2790 <TU3_Init+0x118>)
    2716:	23c4      	movs	r3, #196	; 0xc4
    2718:	009b      	lsls	r3, r3, #2
    271a:	58cb      	ldr	r3, [r1, r3]
    271c:	009b      	lsls	r3, r3, #2
    271e:	089b      	lsrs	r3, r3, #2
    2720:	2180      	movs	r1, #128	; 0x80
    2722:	05c9      	lsls	r1, r1, #23
    2724:	4319      	orrs	r1, r3
    2726:	23c4      	movs	r3, #196	; 0xc4
    2728:	009b      	lsls	r3, r3, #2
    272a:	50d1      	str	r1, [r2, r3]
               NVIC_IP_PRI_19(0x02)
              )) | (uint32_t)(
               NVIC_IP_PRI_19(0x01)
              ));
  /* NVIC_ISER: SETENA31=0,SETENA30=0,SETENA29=0,SETENA28=0,SETENA27=0,SETENA26=0,SETENA25=0,SETENA24=0,SETENA23=0,SETENA22=0,SETENA21=0,SETENA20=0,SETENA19=1,SETENA18=0,SETENA17=0,SETENA16=0,SETENA15=0,SETENA14=0,SETENA13=0,SETENA12=0,SETENA11=0,SETENA10=0,SETENA9=0,SETENA8=0,SETENA7=0,SETENA6=0,SETENA5=0,SETENA4=0,SETENA3=0,SETENA2=0,SETENA1=0,SETENA0=0 */
  NVIC_ISER = NVIC_ISER_SETENA19_MASK;
    272c:	4b18      	ldr	r3, [pc, #96]	; (2790 <TU3_Init+0x118>)
    272e:	2280      	movs	r2, #128	; 0x80
    2730:	0312      	lsls	r2, r2, #12
    2732:	601a      	str	r2, [r3, #0]
  /* NVIC_ICER: CLRENA31=0,CLRENA30=0,CLRENA29=0,CLRENA28=0,CLRENA27=0,CLRENA26=0,CLRENA25=0,CLRENA24=0,CLRENA23=0,CLRENA22=0,CLRENA21=0,CLRENA20=0,CLRENA19=0,CLRENA18=0,CLRENA17=0,CLRENA16=0,CLRENA15=0,CLRENA14=0,CLRENA13=0,CLRENA12=0,CLRENA11=0,CLRENA10=0,CLRENA9=0,CLRENA8=0,CLRENA7=0,CLRENA6=0,CLRENA5=0,CLRENA4=0,CLRENA3=0,CLRENA2=0,CLRENA1=0,CLRENA0=0 */
  NVIC_ICER = 0x00U;
    2734:	4a16      	ldr	r2, [pc, #88]	; (2790 <TU3_Init+0x118>)
    2736:	2380      	movs	r3, #128	; 0x80
    2738:	2100      	movs	r1, #0
    273a:	50d1      	str	r1, [r2, r3]
  /* FTM2_SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,TOF=0,TOIE=1,CPWMS=0,CLKS=1,PS=0 */
  FTM2_SC = (FTM_SC_TOIE_MASK | FTM_SC_CLKS(0x01) | FTM_SC_PS(0x00)); /* Set up status and control register */
    273c:	4b10      	ldr	r3, [pc, #64]	; (2780 <TU3_Init+0x108>)
    273e:	2248      	movs	r2, #72	; 0x48
    2740:	601a      	str	r2, [r3, #0]
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_TU3_ID,DeviceDataPrv);
    2742:	4b0b      	ldr	r3, [pc, #44]	; (2770 <TU3_Init+0xf8>)
    2744:	68fa      	ldr	r2, [r7, #12]
    2746:	609a      	str	r2, [r3, #8]
  return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
    2748:	68fb      	ldr	r3, [r7, #12]
    274a:	e00c      	b.n	2766 <TU3_Init+0xee>
    DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    DeviceDataPrv->InitCntr = 1U;      /* First initialization */
  }
  else {
    /* Memory is already allocated */
    DeviceDataPrv = (TU3_TDeviceDataPtr) PE_LDD_DeviceDataList[PE_LDD_COMPONENT_TU3_ID];
    274c:	4b08      	ldr	r3, [pc, #32]	; (2770 <TU3_Init+0xf8>)
    274e:	689b      	ldr	r3, [r3, #8]
    2750:	60fb      	str	r3, [r7, #12]
    DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    2752:	68fb      	ldr	r3, [r7, #12]
    2754:	687a      	ldr	r2, [r7, #4]
    2756:	60da      	str	r2, [r3, #12]
    DeviceDataPrv->InitCntr++;         /* Increment counter of initialization */
    2758:	68fb      	ldr	r3, [r7, #12]
    275a:	7a1b      	ldrb	r3, [r3, #8]
    275c:	3301      	adds	r3, #1
    275e:	b2da      	uxtb	r2, r3
    2760:	68fb      	ldr	r3, [r7, #12]
    2762:	721a      	strb	r2, [r3, #8]
    return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
    2764:	68fb      	ldr	r3, [r7, #12]
  /* FTM2_SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,TOF=0,TOIE=1,CPWMS=0,CLKS=1,PS=0 */
  FTM2_SC = (FTM_SC_TOIE_MASK | FTM_SC_CLKS(0x01) | FTM_SC_PS(0x00)); /* Set up status and control register */
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_TU3_ID,DeviceDataPrv);
  return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
}
    2766:	1c18      	adds	r0, r3, #0
    2768:	46bd      	mov	sp, r7
    276a:	b004      	add	sp, #16
    276c:	bd80      	pop	{r7, pc}
    276e:	46c0      	nop			; (mov r8, r8)
    2770:	1ffff074 	.word	0x1ffff074
    2774:	1ffff030 	.word	0x1ffff030
    2778:	1ffff040 	.word	0x1ffff040
    277c:	40048000 	.word	0x40048000
    2780:	4003a000 	.word	0x4003a000
    2784:	00000bb7 	.word	0x00000bb7
    2788:	000005dc 	.word	0x000005dc
    278c:	fffffeff 	.word	0xfffffeff
    2790:	e000e100 	.word	0xe000e100

00002794 <TU3_Enable>:
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError TU3_Enable(LDD_TDeviceData *DeviceDataPtr)
{
    2794:	b580      	push	{r7, lr}
    2796:	b084      	sub	sp, #16
    2798:	af00      	add	r7, sp, #0
    279a:	6078      	str	r0, [r7, #4]
  TU3_TDeviceData *DeviceDataPrv = (TU3_TDeviceData *)DeviceDataPtr;
    279c:	687b      	ldr	r3, [r7, #4]
    279e:	60fb      	str	r3, [r7, #12]

  FTM_PDD_SelectPrescalerSource(FTM2_BASE_PTR, DeviceDataPrv->Source); /* Enable the device */
    27a0:	4b07      	ldr	r3, [pc, #28]	; (27c0 <TU3_Enable+0x2c>)
    27a2:	4a07      	ldr	r2, [pc, #28]	; (27c0 <TU3_Enable+0x2c>)
    27a4:	6812      	ldr	r2, [r2, #0]
    27a6:	2198      	movs	r1, #152	; 0x98
    27a8:	1c10      	adds	r0, r2, #0
    27aa:	4388      	bics	r0, r1
    27ac:	1c01      	adds	r1, r0, #0
    27ae:	68fa      	ldr	r2, [r7, #12]
    27b0:	6852      	ldr	r2, [r2, #4]
    27b2:	430a      	orrs	r2, r1
    27b4:	601a      	str	r2, [r3, #0]
  return ERR_OK;
    27b6:	2300      	movs	r3, #0
}
    27b8:	1c18      	adds	r0, r3, #0
    27ba:	46bd      	mov	sp, r7
    27bc:	b004      	add	sp, #16
    27be:	bd80      	pop	{r7, pc}
    27c0:	4003a000 	.word	0x4003a000

000027c4 <TU3_Disable>:
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError TU3_Disable(LDD_TDeviceData *DeviceDataPtr)
{
    27c4:	b580      	push	{r7, lr}
    27c6:	b082      	sub	sp, #8
    27c8:	af00      	add	r7, sp, #0
    27ca:	6078      	str	r0, [r7, #4]
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  FTM_PDD_SelectPrescalerSource(FTM2_BASE_PTR, FTM_PDD_DISABLED);
    27cc:	4b05      	ldr	r3, [pc, #20]	; (27e4 <TU3_Disable+0x20>)
    27ce:	4a05      	ldr	r2, [pc, #20]	; (27e4 <TU3_Disable+0x20>)
    27d0:	6812      	ldr	r2, [r2, #0]
    27d2:	2198      	movs	r1, #152	; 0x98
    27d4:	438a      	bics	r2, r1
    27d6:	601a      	str	r2, [r3, #0]
  return ERR_OK;
    27d8:	2300      	movs	r3, #0
}
    27da:	1c18      	adds	r0, r3, #0
    27dc:	46bd      	mov	sp, r7
    27de:	b002      	add	sp, #8
    27e0:	bd80      	pop	{r7, pc}
    27e2:	46c0      	nop			; (mov r8, r8)
    27e4:	4003a000 	.word	0x4003a000

000027e8 <TU3_GetPeriodTicks>:
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError TU3_GetPeriodTicks(LDD_TDeviceData *DeviceDataPtr, TU3_TValueType *TicksPtr)
{
    27e8:	b580      	push	{r7, lr}
    27ea:	b084      	sub	sp, #16
    27ec:	af00      	add	r7, sp, #0
    27ee:	6078      	str	r0, [r7, #4]
    27f0:	6039      	str	r1, [r7, #0]
  uint16_t tmp;

  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  tmp = (uint16_t)(FTM_PDD_ReadModuloReg(FTM2_BASE_PTR));
    27f2:	4b0b      	ldr	r3, [pc, #44]	; (2820 <TU3_GetPeriodTicks+0x38>)
    27f4:	689a      	ldr	r2, [r3, #8]
    27f6:	1c3b      	adds	r3, r7, #0
    27f8:	330e      	adds	r3, #14
    27fa:	801a      	strh	r2, [r3, #0]
  *TicksPtr = (TU3_TValueType)++tmp;
    27fc:	1c3b      	adds	r3, r7, #0
    27fe:	330e      	adds	r3, #14
    2800:	1c3a      	adds	r2, r7, #0
    2802:	320e      	adds	r2, #14
    2804:	8812      	ldrh	r2, [r2, #0]
    2806:	3201      	adds	r2, #1
    2808:	801a      	strh	r2, [r3, #0]
    280a:	683b      	ldr	r3, [r7, #0]
    280c:	1c3a      	adds	r2, r7, #0
    280e:	320e      	adds	r2, #14
    2810:	8812      	ldrh	r2, [r2, #0]
    2812:	801a      	strh	r2, [r3, #0]
  return ERR_OK;                       /* OK */
    2814:	2300      	movs	r3, #0
}
    2816:	1c18      	adds	r0, r3, #0
    2818:	46bd      	mov	sp, r7
    281a:	b004      	add	sp, #16
    281c:	bd80      	pop	{r7, pc}
    281e:	46c0      	nop			; (mov r8, r8)
    2820:	4003a000 	.word	0x4003a000

00002824 <TU3_ResetCounter>:
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError TU3_ResetCounter(LDD_TDeviceData *DeviceDataPtr)
{
    2824:	b580      	push	{r7, lr}
    2826:	b082      	sub	sp, #8
    2828:	af00      	add	r7, sp, #0
    282a:	6078      	str	r0, [r7, #4]
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  FTM_PDD_InitializeCounter(FTM2_BASE_PTR);
    282c:	4b03      	ldr	r3, [pc, #12]	; (283c <TU3_ResetCounter+0x18>)
    282e:	2200      	movs	r2, #0
    2830:	605a      	str	r2, [r3, #4]
  return ERR_OK;                       /* OK */
    2832:	2300      	movs	r3, #0
}
    2834:	1c18      	adds	r0, r3, #0
    2836:	46bd      	mov	sp, r7
    2838:	b002      	add	sp, #8
    283a:	bd80      	pop	{r7, pc}
    283c:	4003a000 	.word	0x4003a000

00002840 <TU3_SetOffsetTicks>:
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError TU3_SetOffsetTicks(LDD_TDeviceData *DeviceDataPtr, uint8_t ChannelIdx, TU3_TValueType Ticks)
{
    2840:	b580      	push	{r7, lr}
    2842:	b082      	sub	sp, #8
    2844:	af00      	add	r7, sp, #0
    2846:	6078      	str	r0, [r7, #4]
    2848:	1cfb      	adds	r3, r7, #3
    284a:	7019      	strb	r1, [r3, #0]
    284c:	1c3b      	adds	r3, r7, #0
    284e:	801a      	strh	r2, [r3, #0]
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  /* Parameter test - this test can be disabled by setting the "Ignore range checking"
     property to the "yes" value in the "Configuration inspector" */
  if (ChannelIdx > LAST_CHANNEL) {     /* Is the channel index out of range? */
    2850:	1cfb      	adds	r3, r7, #3
    2852:	781b      	ldrb	r3, [r3, #0]
    2854:	2b00      	cmp	r3, #0
    2856:	d001      	beq.n	285c <TU3_SetOffsetTicks+0x1c>
    return ERR_PARAM_INDEX;            /* If yes then error */
    2858:	2382      	movs	r3, #130	; 0x82
    285a:	e013      	b.n	2884 <TU3_SetOffsetTicks+0x44>
  }
  if ((ChannelMode[ChannelIdx]) != 0U) { /* Is the channel in compare mode? */
    285c:	1cfb      	adds	r3, r7, #3
    285e:	781b      	ldrb	r3, [r3, #0]
    2860:	4a0a      	ldr	r2, [pc, #40]	; (288c <TU3_SetOffsetTicks+0x4c>)
    2862:	5cd3      	ldrb	r3, [r2, r3]
    2864:	2b00      	cmp	r3, #0
    2866:	d001      	beq.n	286c <TU3_SetOffsetTicks+0x2c>
    return ERR_NOTAVAIL;               /* If not then error */
    2868:	2309      	movs	r3, #9
    286a:	e00b      	b.n	2884 <TU3_SetOffsetTicks+0x44>
  }
  FTM_PDD_WriteChannelValueReg(FTM2_BASE_PTR, ChannelDevice[ChannelIdx], (uint16_t)Ticks);
    286c:	4908      	ldr	r1, [pc, #32]	; (2890 <TU3_SetOffsetTicks+0x50>)
    286e:	1cfb      	adds	r3, r7, #3
    2870:	781b      	ldrb	r3, [r3, #0]
    2872:	4a08      	ldr	r2, [pc, #32]	; (2894 <TU3_SetOffsetTicks+0x54>)
    2874:	5cd3      	ldrb	r3, [r2, r3]
    2876:	1c3a      	adds	r2, r7, #0
    2878:	8812      	ldrh	r2, [r2, #0]
    287a:	3301      	adds	r3, #1
    287c:	00db      	lsls	r3, r3, #3
    287e:	18cb      	adds	r3, r1, r3
    2880:	609a      	str	r2, [r3, #8]
  return ERR_OK;                       /* OK */
    2882:	2300      	movs	r3, #0
}
    2884:	1c18      	adds	r0, r3, #0
    2886:	46bd      	mov	sp, r7
    2888:	b002      	add	sp, #8
    288a:	bd80      	pop	{r7, pc}
    288c:	000084bc 	.word	0x000084bc
    2890:	4003a000 	.word	0x4003a000
    2894:	000084b8 	.word	0x000084b8

00002898 <TU3_Interrupt>:
**         and eventually invokes event(s) of the component.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
PE_ISR(TU3_Interrupt)
{
    2898:	b580      	push	{r7, lr}
    289a:	b082      	sub	sp, #8
    289c:	af00      	add	r7, sp, #0
  /* {Default RTOS Adapter} ISR parameter is passed through the global variable */
  TU3_TDeviceDataPtr DeviceDataPrv = INT_FTM2__DEFAULT_RTOS_ISRPARAM;
    289e:	4b13      	ldr	r3, [pc, #76]	; (28ec <TU3_Interrupt+0x54>)
    28a0:	681b      	ldr	r3, [r3, #0]
    28a2:	603b      	str	r3, [r7, #0]

  LDD_TEventMask State = 0U;
    28a4:	2300      	movs	r3, #0
    28a6:	607b      	str	r3, [r7, #4]

  if ((FTM_PDD_GetOverflowInterruptFlag(FTM2_BASE_PTR)) != 0U) { /* Is the overflow interrupt flag pending? */
    28a8:	4b11      	ldr	r3, [pc, #68]	; (28f0 <TU3_Interrupt+0x58>)
    28aa:	681a      	ldr	r2, [r3, #0]
    28ac:	2380      	movs	r3, #128	; 0x80
    28ae:	4013      	ands	r3, r2
    28b0:	d004      	beq.n	28bc <TU3_Interrupt+0x24>
    State |= LDD_TIMERUNIT_ON_COUNTER_RESTART; /* and set mask */
    28b2:	687b      	ldr	r3, [r7, #4]
    28b4:	2280      	movs	r2, #128	; 0x80
    28b6:	0052      	lsls	r2, r2, #1
    28b8:	4313      	orrs	r3, r2
    28ba:	607b      	str	r3, [r7, #4]
  }
  State &= DeviceDataPrv->EnEvents;    /* Handle only enabled interrupts */
    28bc:	683b      	ldr	r3, [r7, #0]
    28be:	681a      	ldr	r2, [r3, #0]
    28c0:	687b      	ldr	r3, [r7, #4]
    28c2:	4013      	ands	r3, r2
    28c4:	607b      	str	r3, [r7, #4]
  if (State & LDD_TIMERUNIT_ON_COUNTER_RESTART) { /* Is the overflow interrupt flag pending? */
    28c6:	687a      	ldr	r2, [r7, #4]
    28c8:	2380      	movs	r3, #128	; 0x80
    28ca:	005b      	lsls	r3, r3, #1
    28cc:	4013      	ands	r3, r2
    28ce:	d00a      	beq.n	28e6 <TU3_Interrupt+0x4e>
    FTM_PDD_ClearOverflowInterruptFlag(FTM2_BASE_PTR); /* Clear flag */
    28d0:	4b07      	ldr	r3, [pc, #28]	; (28f0 <TU3_Interrupt+0x58>)
    28d2:	4a07      	ldr	r2, [pc, #28]	; (28f0 <TU3_Interrupt+0x58>)
    28d4:	6812      	ldr	r2, [r2, #0]
    28d6:	2180      	movs	r1, #128	; 0x80
    28d8:	438a      	bics	r2, r1
    28da:	601a      	str	r2, [r3, #0]
    TU3_OnCounterRestart(DeviceDataPrv->UserDataPtr); /* Invoke OnCounterRestart event */
    28dc:	683b      	ldr	r3, [r7, #0]
    28de:	68db      	ldr	r3, [r3, #12]
    28e0:	1c18      	adds	r0, r3, #0
    28e2:	f000 fa15 	bl	2d10 <TU3_OnCounterRestart>
  }
}
    28e6:	46bd      	mov	sp, r7
    28e8:	b002      	add	sp, #8
    28ea:	bd80      	pop	{r7, pc}
    28ec:	1ffff040 	.word	0x1ffff040
    28f0:	4003a000 	.word	0x4003a000

000028f4 <TU2_Init>:
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* TU2_Init(LDD_TUserData *UserDataPtr)
{
    28f4:	b580      	push	{r7, lr}
    28f6:	b084      	sub	sp, #16
    28f8:	af00      	add	r7, sp, #0
    28fa:	6078      	str	r0, [r7, #4]
  /* Allocate device structure */
  TU2_TDeviceData *DeviceDataPrv;
  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    28fc:	4b21      	ldr	r3, [pc, #132]	; (2984 <TU2_Init+0x90>)
    28fe:	60fb      	str	r3, [r7, #12]
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    2900:	68fb      	ldr	r3, [r7, #12]
    2902:	687a      	ldr	r2, [r7, #4]
    2904:	609a      	str	r2, [r3, #8]
  /* Interrupt vector(s) allocation */
  /* {Default RTOS Adapter} Set interrupt vector: IVT is static, ISR parameter is passed by the global variable */
  INT_FTM1__DEFAULT_RTOS_ISRPARAM = DeviceDataPrv;
    2906:	4b20      	ldr	r3, [pc, #128]	; (2988 <TU2_Init+0x94>)
    2908:	68fa      	ldr	r2, [r7, #12]
    290a:	601a      	str	r2, [r3, #0]
  /* SIM_SCGC: FTM1=1 */
  SIM_SCGC |= SIM_SCGC_FTM1_MASK;
    290c:	4b1f      	ldr	r3, [pc, #124]	; (298c <TU2_Init+0x98>)
    290e:	4a1f      	ldr	r2, [pc, #124]	; (298c <TU2_Init+0x98>)
    2910:	6952      	ldr	r2, [r2, #20]
    2912:	2140      	movs	r1, #64	; 0x40
    2914:	430a      	orrs	r2, r1
    2916:	615a      	str	r2, [r3, #20]
  /* FTM1_SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,TOF=0,TOIE=0,CPWMS=0,CLKS=0,PS=0 */
  FTM1_SC = (FTM_SC_CLKS(0x00) | FTM_SC_PS(0x00)); /* Clear status and control register */
    2918:	4b1d      	ldr	r3, [pc, #116]	; (2990 <TU2_Init+0x9c>)
    291a:	2200      	movs	r2, #0
    291c:	601a      	str	r2, [r3, #0]
  /* FTM1_CNT: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,COUNT=0 */
  FTM1_CNT = FTM_CNT_COUNT(0x00);      /* Reset counter register */
    291e:	4b1c      	ldr	r3, [pc, #112]	; (2990 <TU2_Init+0x9c>)
    2920:	2200      	movs	r2, #0
    2922:	605a      	str	r2, [r3, #4]
  /* FTM1_C0SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,??=0 */
  FTM1_C0SC = 0x00U;                   /* Clear channel status and control register */
    2924:	4b1a      	ldr	r3, [pc, #104]	; (2990 <TU2_Init+0x9c>)
    2926:	2200      	movs	r2, #0
    2928:	60da      	str	r2, [r3, #12]
  /* FTM1_C1SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,??=0 */
  FTM1_C1SC = 0x00U;                   /* Clear channel status and control register */
    292a:	4b19      	ldr	r3, [pc, #100]	; (2990 <TU2_Init+0x9c>)
    292c:	2200      	movs	r2, #0
    292e:	615a      	str	r2, [r3, #20]
  /* FTM1_MOD: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,MOD=0xFFFF */
  FTM1_MOD = FTM_MOD_MOD(0xFFFF);      /* Set up modulo register */
    2930:	4b17      	ldr	r3, [pc, #92]	; (2990 <TU2_Init+0x9c>)
    2932:	4a18      	ldr	r2, [pc, #96]	; (2994 <TU2_Init+0xa0>)
    2934:	609a      	str	r2, [r3, #8]
  DeviceDataPrv->EnEvents = 0x0100U;   /* Enable selected events */
    2936:	68fb      	ldr	r3, [r7, #12]
    2938:	2280      	movs	r2, #128	; 0x80
    293a:	0052      	lsls	r2, r2, #1
    293c:	601a      	str	r2, [r3, #0]
  DeviceDataPrv->Source = FTM_PDD_SYSTEM; /* Store clock source */
    293e:	68fb      	ldr	r3, [r7, #12]
    2940:	2208      	movs	r2, #8
    2942:	605a      	str	r2, [r3, #4]
  /* NVIC_IPR4: PRI_18=1 */
  NVIC_IPR4 = (uint32_t)((NVIC_IPR4 & (uint32_t)~(uint32_t)(
    2944:	4a14      	ldr	r2, [pc, #80]	; (2998 <TU2_Init+0xa4>)
    2946:	4914      	ldr	r1, [pc, #80]	; (2998 <TU2_Init+0xa4>)
    2948:	23c4      	movs	r3, #196	; 0xc4
    294a:	009b      	lsls	r3, r3, #2
    294c:	58c9      	ldr	r1, [r1, r3]
    294e:	4b13      	ldr	r3, [pc, #76]	; (299c <TU2_Init+0xa8>)
    2950:	400b      	ands	r3, r1
    2952:	2180      	movs	r1, #128	; 0x80
    2954:	03c9      	lsls	r1, r1, #15
    2956:	4319      	orrs	r1, r3
    2958:	23c4      	movs	r3, #196	; 0xc4
    295a:	009b      	lsls	r3, r3, #2
    295c:	50d1      	str	r1, [r2, r3]
               NVIC_IP_PRI_18(0x02)
              )) | (uint32_t)(
               NVIC_IP_PRI_18(0x01)
              ));
  /* NVIC_ISER: SETENA31=0,SETENA30=0,SETENA29=0,SETENA28=0,SETENA27=0,SETENA26=0,SETENA25=0,SETENA24=0,SETENA23=0,SETENA22=0,SETENA21=0,SETENA20=0,SETENA19=0,SETENA18=1,SETENA17=0,SETENA16=0,SETENA15=0,SETENA14=0,SETENA13=0,SETENA12=0,SETENA11=0,SETENA10=0,SETENA9=0,SETENA8=0,SETENA7=0,SETENA6=0,SETENA5=0,SETENA4=0,SETENA3=0,SETENA2=0,SETENA1=0,SETENA0=0 */
  NVIC_ISER = NVIC_ISER_SETENA18_MASK;
    295e:	4b0e      	ldr	r3, [pc, #56]	; (2998 <TU2_Init+0xa4>)
    2960:	2280      	movs	r2, #128	; 0x80
    2962:	02d2      	lsls	r2, r2, #11
    2964:	601a      	str	r2, [r3, #0]
  /* NVIC_ICER: CLRENA31=0,CLRENA30=0,CLRENA29=0,CLRENA28=0,CLRENA27=0,CLRENA26=0,CLRENA25=0,CLRENA24=0,CLRENA23=0,CLRENA22=0,CLRENA21=0,CLRENA20=0,CLRENA19=0,CLRENA18=0,CLRENA17=0,CLRENA16=0,CLRENA15=0,CLRENA14=0,CLRENA13=0,CLRENA12=0,CLRENA11=0,CLRENA10=0,CLRENA9=0,CLRENA8=0,CLRENA7=0,CLRENA6=0,CLRENA5=0,CLRENA4=0,CLRENA3=0,CLRENA2=0,CLRENA1=0,CLRENA0=0 */
  NVIC_ICER = 0x00U;
    2966:	4a0c      	ldr	r2, [pc, #48]	; (2998 <TU2_Init+0xa4>)
    2968:	2380      	movs	r3, #128	; 0x80
    296a:	2100      	movs	r1, #0
    296c:	50d1      	str	r1, [r2, r3]
  /* FTM1_SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,TOF=0,TOIE=1,CPWMS=0,CLKS=0,PS=5 */
  FTM1_SC = (FTM_SC_TOIE_MASK | FTM_SC_CLKS(0x00) | FTM_SC_PS(0x05)); /* Set up status and control register */
    296e:	4b08      	ldr	r3, [pc, #32]	; (2990 <TU2_Init+0x9c>)
    2970:	2245      	movs	r2, #69	; 0x45
    2972:	601a      	str	r2, [r3, #0]
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_TU2_ID,DeviceDataPrv);
    2974:	4b0a      	ldr	r3, [pc, #40]	; (29a0 <TU2_Init+0xac>)
    2976:	68fa      	ldr	r2, [r7, #12]
    2978:	601a      	str	r2, [r3, #0]
  return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
    297a:	68fb      	ldr	r3, [r7, #12]
}
    297c:	1c18      	adds	r0, r3, #0
    297e:	46bd      	mov	sp, r7
    2980:	b004      	add	sp, #16
    2982:	bd80      	pop	{r7, pc}
    2984:	1ffff044 	.word	0x1ffff044
    2988:	1ffff050 	.word	0x1ffff050
    298c:	40048000 	.word	0x40048000
    2990:	40039000 	.word	0x40039000
    2994:	0000ffff 	.word	0x0000ffff
    2998:	e000e100 	.word	0xe000e100
    299c:	ff3fffff 	.word	0xff3fffff
    29a0:	1ffff074 	.word	0x1ffff074

000029a4 <TU2_Enable>:
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError TU2_Enable(LDD_TDeviceData *DeviceDataPtr)
{
    29a4:	b580      	push	{r7, lr}
    29a6:	b084      	sub	sp, #16
    29a8:	af00      	add	r7, sp, #0
    29aa:	6078      	str	r0, [r7, #4]
  TU2_TDeviceData *DeviceDataPrv = (TU2_TDeviceData *)DeviceDataPtr;
    29ac:	687b      	ldr	r3, [r7, #4]
    29ae:	60fb      	str	r3, [r7, #12]

  FTM_PDD_SelectPrescalerSource(FTM1_BASE_PTR, DeviceDataPrv->Source); /* Enable the device */
    29b0:	4b07      	ldr	r3, [pc, #28]	; (29d0 <TU2_Enable+0x2c>)
    29b2:	4a07      	ldr	r2, [pc, #28]	; (29d0 <TU2_Enable+0x2c>)
    29b4:	6812      	ldr	r2, [r2, #0]
    29b6:	2198      	movs	r1, #152	; 0x98
    29b8:	1c10      	adds	r0, r2, #0
    29ba:	4388      	bics	r0, r1
    29bc:	1c01      	adds	r1, r0, #0
    29be:	68fa      	ldr	r2, [r7, #12]
    29c0:	6852      	ldr	r2, [r2, #4]
    29c2:	430a      	orrs	r2, r1
    29c4:	601a      	str	r2, [r3, #0]
  return ERR_OK;
    29c6:	2300      	movs	r3, #0
}
    29c8:	1c18      	adds	r0, r3, #0
    29ca:	46bd      	mov	sp, r7
    29cc:	b004      	add	sp, #16
    29ce:	bd80      	pop	{r7, pc}
    29d0:	40039000 	.word	0x40039000

000029d4 <TU2_Disable>:
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError TU2_Disable(LDD_TDeviceData *DeviceDataPtr)
{
    29d4:	b580      	push	{r7, lr}
    29d6:	b082      	sub	sp, #8
    29d8:	af00      	add	r7, sp, #0
    29da:	6078      	str	r0, [r7, #4]
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  FTM_PDD_SelectPrescalerSource(FTM1_BASE_PTR, FTM_PDD_DISABLED);
    29dc:	4b05      	ldr	r3, [pc, #20]	; (29f4 <TU2_Disable+0x20>)
    29de:	4a05      	ldr	r2, [pc, #20]	; (29f4 <TU2_Disable+0x20>)
    29e0:	6812      	ldr	r2, [r2, #0]
    29e2:	2198      	movs	r1, #152	; 0x98
    29e4:	438a      	bics	r2, r1
    29e6:	601a      	str	r2, [r3, #0]
  return ERR_OK;
    29e8:	2300      	movs	r3, #0
}
    29ea:	1c18      	adds	r0, r3, #0
    29ec:	46bd      	mov	sp, r7
    29ee:	b002      	add	sp, #8
    29f0:	bd80      	pop	{r7, pc}
    29f2:	46c0      	nop			; (mov r8, r8)
    29f4:	40039000 	.word	0x40039000

000029f8 <TU2_SetPeriodTicks>:
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError TU2_SetPeriodTicks(LDD_TDeviceData *DeviceDataPtr, TU2_TValueType Ticks)
{
    29f8:	b580      	push	{r7, lr}
    29fa:	b082      	sub	sp, #8
    29fc:	af00      	add	r7, sp, #0
    29fe:	6078      	str	r0, [r7, #4]
    2a00:	6039      	str	r1, [r7, #0]
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  /* Parameter test - this test can be disabled by setting the "Ignore range checking"
     property to the "yes" value in the "Configuration inspector" */
  if ((Ticks > 65535U) || (Ticks == 1U)) { /* Is the given value out of range? */
    2a02:	683a      	ldr	r2, [r7, #0]
    2a04:	4b09      	ldr	r3, [pc, #36]	; (2a2c <TU2_SetPeriodTicks+0x34>)
    2a06:	429a      	cmp	r2, r3
    2a08:	d802      	bhi.n	2a10 <TU2_SetPeriodTicks+0x18>
    2a0a:	683b      	ldr	r3, [r7, #0]
    2a0c:	2b01      	cmp	r3, #1
    2a0e:	d101      	bne.n	2a14 <TU2_SetPeriodTicks+0x1c>
    return ERR_PARAM_TICKS;            /* If yes then error */
    2a10:	2398      	movs	r3, #152	; 0x98
    2a12:	e007      	b.n	2a24 <TU2_SetPeriodTicks+0x2c>
  }
  FTM_PDD_WriteModuloReg(FTM1_BASE_PTR, (uint16_t)(--Ticks));
    2a14:	4b06      	ldr	r3, [pc, #24]	; (2a30 <TU2_SetPeriodTicks+0x38>)
    2a16:	683a      	ldr	r2, [r7, #0]
    2a18:	3a01      	subs	r2, #1
    2a1a:	603a      	str	r2, [r7, #0]
    2a1c:	683a      	ldr	r2, [r7, #0]
    2a1e:	b292      	uxth	r2, r2
    2a20:	609a      	str	r2, [r3, #8]
  return ERR_OK;                       /* OK */
    2a22:	2300      	movs	r3, #0
}
    2a24:	1c18      	adds	r0, r3, #0
    2a26:	46bd      	mov	sp, r7
    2a28:	b002      	add	sp, #8
    2a2a:	bd80      	pop	{r7, pc}
    2a2c:	0000ffff 	.word	0x0000ffff
    2a30:	40039000 	.word	0x40039000

00002a34 <TU2_ResetCounter>:
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError TU2_ResetCounter(LDD_TDeviceData *DeviceDataPtr)
{
    2a34:	b580      	push	{r7, lr}
    2a36:	b082      	sub	sp, #8
    2a38:	af00      	add	r7, sp, #0
    2a3a:	6078      	str	r0, [r7, #4]
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  FTM_PDD_InitializeCounter(FTM1_BASE_PTR);
    2a3c:	4b03      	ldr	r3, [pc, #12]	; (2a4c <TU2_ResetCounter+0x18>)
    2a3e:	2200      	movs	r2, #0
    2a40:	605a      	str	r2, [r3, #4]
  return ERR_OK;                       /* OK */
    2a42:	2300      	movs	r3, #0
}
    2a44:	1c18      	adds	r0, r3, #0
    2a46:	46bd      	mov	sp, r7
    2a48:	b002      	add	sp, #8
    2a4a:	bd80      	pop	{r7, pc}
    2a4c:	40039000 	.word	0x40039000

00002a50 <TU2_Interrupt>:
**         and eventually invokes event(s) of the component.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
PE_ISR(TU2_Interrupt)
{
    2a50:	b580      	push	{r7, lr}
    2a52:	b082      	sub	sp, #8
    2a54:	af00      	add	r7, sp, #0
  /* {Default RTOS Adapter} ISR parameter is passed through the global variable */
  TU2_TDeviceDataPtr DeviceDataPrv = INT_FTM1__DEFAULT_RTOS_ISRPARAM;
    2a56:	4b13      	ldr	r3, [pc, #76]	; (2aa4 <TU2_Interrupt+0x54>)
    2a58:	681b      	ldr	r3, [r3, #0]
    2a5a:	603b      	str	r3, [r7, #0]

  LDD_TEventMask State = 0U;
    2a5c:	2300      	movs	r3, #0
    2a5e:	607b      	str	r3, [r7, #4]

  if ((FTM_PDD_GetOverflowInterruptFlag(FTM1_BASE_PTR)) != 0U) { /* Is the overflow interrupt flag pending? */
    2a60:	4b11      	ldr	r3, [pc, #68]	; (2aa8 <TU2_Interrupt+0x58>)
    2a62:	681a      	ldr	r2, [r3, #0]
    2a64:	2380      	movs	r3, #128	; 0x80
    2a66:	4013      	ands	r3, r2
    2a68:	d004      	beq.n	2a74 <TU2_Interrupt+0x24>
    State |= LDD_TIMERUNIT_ON_COUNTER_RESTART; /* and set mask */
    2a6a:	687b      	ldr	r3, [r7, #4]
    2a6c:	2280      	movs	r2, #128	; 0x80
    2a6e:	0052      	lsls	r2, r2, #1
    2a70:	4313      	orrs	r3, r2
    2a72:	607b      	str	r3, [r7, #4]
  }
  State &= DeviceDataPrv->EnEvents;    /* Handle only enabled interrupts */
    2a74:	683b      	ldr	r3, [r7, #0]
    2a76:	681a      	ldr	r2, [r3, #0]
    2a78:	687b      	ldr	r3, [r7, #4]
    2a7a:	4013      	ands	r3, r2
    2a7c:	607b      	str	r3, [r7, #4]
  if (State & LDD_TIMERUNIT_ON_COUNTER_RESTART) { /* Is the overflow interrupt flag pending? */
    2a7e:	687a      	ldr	r2, [r7, #4]
    2a80:	2380      	movs	r3, #128	; 0x80
    2a82:	005b      	lsls	r3, r3, #1
    2a84:	4013      	ands	r3, r2
    2a86:	d00a      	beq.n	2a9e <TU2_Interrupt+0x4e>
    FTM_PDD_ClearOverflowInterruptFlag(FTM1_BASE_PTR); /* Clear flag */
    2a88:	4b07      	ldr	r3, [pc, #28]	; (2aa8 <TU2_Interrupt+0x58>)
    2a8a:	4a07      	ldr	r2, [pc, #28]	; (2aa8 <TU2_Interrupt+0x58>)
    2a8c:	6812      	ldr	r2, [r2, #0]
    2a8e:	2180      	movs	r1, #128	; 0x80
    2a90:	438a      	bics	r2, r1
    2a92:	601a      	str	r2, [r3, #0]
    TU2_OnCounterRestart(DeviceDataPrv->UserDataPtr); /* Invoke OnCounterRestart event */
    2a94:	683b      	ldr	r3, [r7, #0]
    2a96:	689b      	ldr	r3, [r3, #8]
    2a98:	1c18      	adds	r0, r3, #0
    2a9a:	f001 fe57 	bl	474c <TU2_OnCounterRestart>
  }
}
    2a9e:	46bd      	mov	sp, r7
    2aa0:	b002      	add	sp, #8
    2aa2:	bd80      	pop	{r7, pc}
    2aa4:	1ffff050 	.word	0x1ffff050
    2aa8:	40039000 	.word	0x40039000

00002aac <TU1_Init>:
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* TU1_Init(LDD_TUserData *UserDataPtr)
{
    2aac:	b580      	push	{r7, lr}
    2aae:	b084      	sub	sp, #16
    2ab0:	af00      	add	r7, sp, #0
    2ab2:	6078      	str	r0, [r7, #4]
  TU1_TDeviceData *DeviceDataPrv;

  if (PE_LDD_DeviceDataList[PE_LDD_COMPONENT_TU1_ID] == NULL) {
    2ab4:	4b2c      	ldr	r3, [pc, #176]	; (2b68 <TU1_Init+0xbc>)
    2ab6:	685b      	ldr	r3, [r3, #4]
    2ab8:	2b00      	cmp	r3, #0
    2aba:	d143      	bne.n	2b44 <TU1_Init+0x98>
    /* Allocate device structure */
    /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
    DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    2abc:	4b2b      	ldr	r3, [pc, #172]	; (2b6c <TU1_Init+0xc0>)
    2abe:	60fb      	str	r3, [r7, #12]
    DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    2ac0:	68fb      	ldr	r3, [r7, #12]
    2ac2:	687a      	ldr	r2, [r7, #4]
    2ac4:	60da      	str	r2, [r3, #12]
    DeviceDataPrv->InitCntr = 1U;      /* First initialization */
    2ac6:	68fb      	ldr	r3, [r7, #12]
    2ac8:	2201      	movs	r2, #1
    2aca:	721a      	strb	r2, [r3, #8]
    DeviceDataPrv->InitCntr++;         /* Increment counter of initialization */
    return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
  }
  /* Interrupt vector(s) allocation */
  /* {Default RTOS Adapter} Set interrupt vector: IVT is static, ISR parameter is passed by the global variable */
  INT_FTM0__DEFAULT_RTOS_ISRPARAM = DeviceDataPrv;
    2acc:	4b28      	ldr	r3, [pc, #160]	; (2b70 <TU1_Init+0xc4>)
    2ace:	68fa      	ldr	r2, [r7, #12]
    2ad0:	601a      	str	r2, [r3, #0]
  /* SIM_SCGC: FTM0=1 */
  SIM_SCGC |= SIM_SCGC_FTM0_MASK;
    2ad2:	4b28      	ldr	r3, [pc, #160]	; (2b74 <TU1_Init+0xc8>)
    2ad4:	4a27      	ldr	r2, [pc, #156]	; (2b74 <TU1_Init+0xc8>)
    2ad6:	6952      	ldr	r2, [r2, #20]
    2ad8:	2120      	movs	r1, #32
    2ada:	430a      	orrs	r2, r1
    2adc:	615a      	str	r2, [r3, #20]
  /* FTM0_SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,TOF=0,TOIE=0,CPWMS=0,CLKS=0,PS=0 */
  FTM0_SC = (FTM_SC_CLKS(0x00) | FTM_SC_PS(0x00)); /* Clear status and control register */
    2ade:	4b26      	ldr	r3, [pc, #152]	; (2b78 <TU1_Init+0xcc>)
    2ae0:	2200      	movs	r2, #0
    2ae2:	601a      	str	r2, [r3, #0]
  /* FTM0_CNT: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,COUNT=0 */
  FTM0_CNT = FTM_CNT_COUNT(0x00);      /* Reset counter register */
    2ae4:	4b24      	ldr	r3, [pc, #144]	; (2b78 <TU1_Init+0xcc>)
    2ae6:	2200      	movs	r2, #0
    2ae8:	605a      	str	r2, [r3, #4]
  /* FTM0_C0SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,??=0 */
  FTM0_C0SC = 0x00U;                   /* Clear channel status and control register */
    2aea:	4b23      	ldr	r3, [pc, #140]	; (2b78 <TU1_Init+0xcc>)
    2aec:	2200      	movs	r2, #0
    2aee:	60da      	str	r2, [r3, #12]
  /* FTM0_C1SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,??=0 */
  FTM0_C1SC = 0x00U;                   /* Clear channel status and control register */
    2af0:	4b21      	ldr	r3, [pc, #132]	; (2b78 <TU1_Init+0xcc>)
    2af2:	2200      	movs	r2, #0
    2af4:	615a      	str	r2, [r3, #20]
  /* FTM0_MOD: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,MOD=0x095F */
  FTM0_MOD = FTM_MOD_MOD(0x095F);      /* Set up modulo register */
    2af6:	4b20      	ldr	r3, [pc, #128]	; (2b78 <TU1_Init+0xcc>)
    2af8:	4a20      	ldr	r2, [pc, #128]	; (2b7c <TU1_Init+0xd0>)
    2afa:	609a      	str	r2, [r3, #8]
  DeviceDataPrv->EnEvents = 0x0100U;   /* Enable selected events */
    2afc:	68fb      	ldr	r3, [r7, #12]
    2afe:	2280      	movs	r2, #128	; 0x80
    2b00:	0052      	lsls	r2, r2, #1
    2b02:	601a      	str	r2, [r3, #0]
  DeviceDataPrv->Source = FTM_PDD_SYSTEM; /* Store clock source */
    2b04:	68fb      	ldr	r3, [r7, #12]
    2b06:	2208      	movs	r2, #8
    2b08:	605a      	str	r2, [r3, #4]
  /* NVIC_IPR4: PRI_17=2 */
  NVIC_IPR4 = (uint32_t)((NVIC_IPR4 & (uint32_t)~(uint32_t)(
    2b0a:	4a1d      	ldr	r2, [pc, #116]	; (2b80 <TU1_Init+0xd4>)
    2b0c:	491c      	ldr	r1, [pc, #112]	; (2b80 <TU1_Init+0xd4>)
    2b0e:	23c4      	movs	r3, #196	; 0xc4
    2b10:	009b      	lsls	r3, r3, #2
    2b12:	58c9      	ldr	r1, [r1, r3]
    2b14:	4b1b      	ldr	r3, [pc, #108]	; (2b84 <TU1_Init+0xd8>)
    2b16:	400b      	ands	r3, r1
    2b18:	2180      	movs	r1, #128	; 0x80
    2b1a:	0209      	lsls	r1, r1, #8
    2b1c:	4319      	orrs	r1, r3
    2b1e:	23c4      	movs	r3, #196	; 0xc4
    2b20:	009b      	lsls	r3, r3, #2
    2b22:	50d1      	str	r1, [r2, r3]
               NVIC_IP_PRI_17(0x01)
              )) | (uint32_t)(
               NVIC_IP_PRI_17(0x02)
              ));
  /* NVIC_ISER: SETENA31=0,SETENA30=0,SETENA29=0,SETENA28=0,SETENA27=0,SETENA26=0,SETENA25=0,SETENA24=0,SETENA23=0,SETENA22=0,SETENA21=0,SETENA20=0,SETENA19=0,SETENA18=0,SETENA17=1,SETENA16=0,SETENA15=0,SETENA14=0,SETENA13=0,SETENA12=0,SETENA11=0,SETENA10=0,SETENA9=0,SETENA8=0,SETENA7=0,SETENA6=0,SETENA5=0,SETENA4=0,SETENA3=0,SETENA2=0,SETENA1=0,SETENA0=0 */
  NVIC_ISER = NVIC_ISER_SETENA17_MASK;
    2b24:	4b16      	ldr	r3, [pc, #88]	; (2b80 <TU1_Init+0xd4>)
    2b26:	2280      	movs	r2, #128	; 0x80
    2b28:	0292      	lsls	r2, r2, #10
    2b2a:	601a      	str	r2, [r3, #0]
  /* NVIC_ICER: CLRENA31=0,CLRENA30=0,CLRENA29=0,CLRENA28=0,CLRENA27=0,CLRENA26=0,CLRENA25=0,CLRENA24=0,CLRENA23=0,CLRENA22=0,CLRENA21=0,CLRENA20=0,CLRENA19=0,CLRENA18=0,CLRENA17=0,CLRENA16=0,CLRENA15=0,CLRENA14=0,CLRENA13=0,CLRENA12=0,CLRENA11=0,CLRENA10=0,CLRENA9=0,CLRENA8=0,CLRENA7=0,CLRENA6=0,CLRENA5=0,CLRENA4=0,CLRENA3=0,CLRENA2=0,CLRENA1=0,CLRENA0=0 */
  NVIC_ICER = 0x00U;
    2b2c:	4a14      	ldr	r2, [pc, #80]	; (2b80 <TU1_Init+0xd4>)
    2b2e:	2380      	movs	r3, #128	; 0x80
    2b30:	2100      	movs	r1, #0
    2b32:	50d1      	str	r1, [r2, r3]
  /* FTM0_SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,TOF=0,TOIE=1,CPWMS=0,CLKS=0,PS=0 */
  FTM0_SC = (FTM_SC_TOIE_MASK | FTM_SC_CLKS(0x00) | FTM_SC_PS(0x00)); /* Set up status and control register */
    2b34:	4b10      	ldr	r3, [pc, #64]	; (2b78 <TU1_Init+0xcc>)
    2b36:	2240      	movs	r2, #64	; 0x40
    2b38:	601a      	str	r2, [r3, #0]
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_TU1_ID,DeviceDataPrv);
    2b3a:	4b0b      	ldr	r3, [pc, #44]	; (2b68 <TU1_Init+0xbc>)
    2b3c:	68fa      	ldr	r2, [r7, #12]
    2b3e:	605a      	str	r2, [r3, #4]
  return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
    2b40:	68fb      	ldr	r3, [r7, #12]
    2b42:	e00c      	b.n	2b5e <TU1_Init+0xb2>
    DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    DeviceDataPrv->InitCntr = 1U;      /* First initialization */
  }
  else {
    /* Memory is already allocated */
    DeviceDataPrv = (TU1_TDeviceDataPtr) PE_LDD_DeviceDataList[PE_LDD_COMPONENT_TU1_ID];
    2b44:	4b08      	ldr	r3, [pc, #32]	; (2b68 <TU1_Init+0xbc>)
    2b46:	685b      	ldr	r3, [r3, #4]
    2b48:	60fb      	str	r3, [r7, #12]
    DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    2b4a:	68fb      	ldr	r3, [r7, #12]
    2b4c:	687a      	ldr	r2, [r7, #4]
    2b4e:	60da      	str	r2, [r3, #12]
    DeviceDataPrv->InitCntr++;         /* Increment counter of initialization */
    2b50:	68fb      	ldr	r3, [r7, #12]
    2b52:	7a1b      	ldrb	r3, [r3, #8]
    2b54:	3301      	adds	r3, #1
    2b56:	b2da      	uxtb	r2, r3
    2b58:	68fb      	ldr	r3, [r7, #12]
    2b5a:	721a      	strb	r2, [r3, #8]
    return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
    2b5c:	68fb      	ldr	r3, [r7, #12]
  /* FTM0_SC: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,TOF=0,TOIE=1,CPWMS=0,CLKS=0,PS=0 */
  FTM0_SC = (FTM_SC_TOIE_MASK | FTM_SC_CLKS(0x00) | FTM_SC_PS(0x00)); /* Set up status and control register */
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_TU1_ID,DeviceDataPrv);
  return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
}
    2b5e:	1c18      	adds	r0, r3, #0
    2b60:	46bd      	mov	sp, r7
    2b62:	b004      	add	sp, #16
    2b64:	bd80      	pop	{r7, pc}
    2b66:	46c0      	nop			; (mov r8, r8)
    2b68:	1ffff074 	.word	0x1ffff074
    2b6c:	1ffff054 	.word	0x1ffff054
    2b70:	1ffff064 	.word	0x1ffff064
    2b74:	40048000 	.word	0x40048000
    2b78:	40038000 	.word	0x40038000
    2b7c:	0000095f 	.word	0x0000095f
    2b80:	e000e100 	.word	0xe000e100
    2b84:	ffff3fff 	.word	0xffff3fff

00002b88 <TU1_Enable>:
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError TU1_Enable(LDD_TDeviceData *DeviceDataPtr)
{
    2b88:	b580      	push	{r7, lr}
    2b8a:	b084      	sub	sp, #16
    2b8c:	af00      	add	r7, sp, #0
    2b8e:	6078      	str	r0, [r7, #4]
  TU1_TDeviceData *DeviceDataPrv = (TU1_TDeviceData *)DeviceDataPtr;
    2b90:	687b      	ldr	r3, [r7, #4]
    2b92:	60fb      	str	r3, [r7, #12]

  FTM_PDD_SelectPrescalerSource(FTM0_BASE_PTR, DeviceDataPrv->Source); /* Enable the device */
    2b94:	4b07      	ldr	r3, [pc, #28]	; (2bb4 <TU1_Enable+0x2c>)
    2b96:	4a07      	ldr	r2, [pc, #28]	; (2bb4 <TU1_Enable+0x2c>)
    2b98:	6812      	ldr	r2, [r2, #0]
    2b9a:	2198      	movs	r1, #152	; 0x98
    2b9c:	1c10      	adds	r0, r2, #0
    2b9e:	4388      	bics	r0, r1
    2ba0:	1c01      	adds	r1, r0, #0
    2ba2:	68fa      	ldr	r2, [r7, #12]
    2ba4:	6852      	ldr	r2, [r2, #4]
    2ba6:	430a      	orrs	r2, r1
    2ba8:	601a      	str	r2, [r3, #0]
  return ERR_OK;
    2baa:	2300      	movs	r3, #0
}
    2bac:	1c18      	adds	r0, r3, #0
    2bae:	46bd      	mov	sp, r7
    2bb0:	b004      	add	sp, #16
    2bb2:	bd80      	pop	{r7, pc}
    2bb4:	40038000 	.word	0x40038000

00002bb8 <TU1_Interrupt>:
**         and eventually invokes event(s) of the component.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
PE_ISR(TU1_Interrupt)
{
    2bb8:	b580      	push	{r7, lr}
    2bba:	b082      	sub	sp, #8
    2bbc:	af00      	add	r7, sp, #0
  /* {Default RTOS Adapter} ISR parameter is passed through the global variable */
  TU1_TDeviceDataPtr DeviceDataPrv = INT_FTM0__DEFAULT_RTOS_ISRPARAM;
    2bbe:	4b13      	ldr	r3, [pc, #76]	; (2c0c <TU1_Interrupt+0x54>)
    2bc0:	681b      	ldr	r3, [r3, #0]
    2bc2:	603b      	str	r3, [r7, #0]

  LDD_TEventMask State = 0U;
    2bc4:	2300      	movs	r3, #0
    2bc6:	607b      	str	r3, [r7, #4]

  if ((FTM_PDD_GetOverflowInterruptFlag(FTM0_BASE_PTR)) != 0U) { /* Is the overflow interrupt flag pending? */
    2bc8:	4b11      	ldr	r3, [pc, #68]	; (2c10 <TU1_Interrupt+0x58>)
    2bca:	681a      	ldr	r2, [r3, #0]
    2bcc:	2380      	movs	r3, #128	; 0x80
    2bce:	4013      	ands	r3, r2
    2bd0:	d004      	beq.n	2bdc <TU1_Interrupt+0x24>
    State |= LDD_TIMERUNIT_ON_COUNTER_RESTART; /* and set mask */
    2bd2:	687b      	ldr	r3, [r7, #4]
    2bd4:	2280      	movs	r2, #128	; 0x80
    2bd6:	0052      	lsls	r2, r2, #1
    2bd8:	4313      	orrs	r3, r2
    2bda:	607b      	str	r3, [r7, #4]
  }
  State &= DeviceDataPrv->EnEvents;    /* Handle only enabled interrupts */
    2bdc:	683b      	ldr	r3, [r7, #0]
    2bde:	681a      	ldr	r2, [r3, #0]
    2be0:	687b      	ldr	r3, [r7, #4]
    2be2:	4013      	ands	r3, r2
    2be4:	607b      	str	r3, [r7, #4]
  if (State & LDD_TIMERUNIT_ON_COUNTER_RESTART) { /* Is the overflow interrupt flag pending? */
    2be6:	687a      	ldr	r2, [r7, #4]
    2be8:	2380      	movs	r3, #128	; 0x80
    2bea:	005b      	lsls	r3, r3, #1
    2bec:	4013      	ands	r3, r2
    2bee:	d00a      	beq.n	2c06 <TU1_Interrupt+0x4e>
    FTM_PDD_ClearOverflowInterruptFlag(FTM0_BASE_PTR); /* Clear flag */
    2bf0:	4b07      	ldr	r3, [pc, #28]	; (2c10 <TU1_Interrupt+0x58>)
    2bf2:	4a07      	ldr	r2, [pc, #28]	; (2c10 <TU1_Interrupt+0x58>)
    2bf4:	6812      	ldr	r2, [r2, #0]
    2bf6:	2180      	movs	r1, #128	; 0x80
    2bf8:	438a      	bics	r2, r1
    2bfa:	601a      	str	r2, [r3, #0]
    TU1_OnCounterRestart(DeviceDataPrv->UserDataPtr); /* Invoke OnCounterRestart event */
    2bfc:	683b      	ldr	r3, [r7, #0]
    2bfe:	68db      	ldr	r3, [r3, #12]
    2c00:	1c18      	adds	r0, r3, #0
    2c02:	f7ff fd1d 	bl	2640 <TU1_OnCounterRestart>
  }
}
    2c06:	46bd      	mov	sp, r7
    2c08:	b002      	add	sp, #8
    2c0a:	bd80      	pop	{r7, pc}
    2c0c:	1ffff064 	.word	0x1ffff064
    2c10:	40038000 	.word	0x40038000

00002c14 <PwmLdd1_Init>:
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* PwmLdd1_Init(LDD_TUserData *UserDataPtr)
{
    2c14:	b580      	push	{r7, lr}
    2c16:	b084      	sub	sp, #16
    2c18:	af00      	add	r7, sp, #0
    2c1a:	6078      	str	r0, [r7, #4]
  /* Allocate device structure */
  PwmLdd1_TDeviceData *DeviceDataPrv;
  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    2c1c:	4b10      	ldr	r3, [pc, #64]	; (2c60 <PwmLdd1_Init+0x4c>)
    2c1e:	60fb      	str	r3, [r7, #12]
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    2c20:	68fb      	ldr	r3, [r7, #12]
    2c22:	687a      	ldr	r2, [r7, #4]
    2c24:	609a      	str	r2, [r3, #8]
  DeviceDataPrv->EnUser = TRUE;        /* Set the flag "device enabled" */
    2c26:	68fb      	ldr	r3, [r7, #12]
    2c28:	2201      	movs	r2, #1
    2c2a:	711a      	strb	r2, [r3, #4]
  DeviceDataPrv->RatioStore = 0x7FF6U; /* Ratio after initialization */
    2c2c:	68fb      	ldr	r3, [r7, #12]
    2c2e:	4a0d      	ldr	r2, [pc, #52]	; (2c64 <PwmLdd1_Init+0x50>)
    2c30:	80da      	strh	r2, [r3, #6]
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_PwmLdd1_ID,DeviceDataPrv);
    2c32:	4b0d      	ldr	r3, [pc, #52]	; (2c68 <PwmLdd1_Init+0x54>)
    2c34:	68fa      	ldr	r2, [r7, #12]
    2c36:	621a      	str	r2, [r3, #32]
  DeviceDataPrv->LinkedDeviceDataPtr = TU3_Init((LDD_TUserData *)NULL);
    2c38:	2000      	movs	r0, #0
    2c3a:	f7ff fd1d 	bl	2678 <TU3_Init>
    2c3e:	1c02      	adds	r2, r0, #0
    2c40:	68fb      	ldr	r3, [r7, #12]
    2c42:	601a      	str	r2, [r3, #0]
  if (DeviceDataPrv->LinkedDeviceDataPtr == NULL) { /* Is initialization of TimerUnit unsuccessful? */
    2c44:	68fb      	ldr	r3, [r7, #12]
    2c46:	681b      	ldr	r3, [r3, #0]
    2c48:	2b00      	cmp	r3, #0
    2c4a:	d104      	bne.n	2c56 <PwmLdd1_Init+0x42>
    /* Unregistration of the device structure */
    PE_LDD_UnregisterDeviceStructure(PE_LDD_COMPONENT_PwmLdd1_ID);
    2c4c:	4b06      	ldr	r3, [pc, #24]	; (2c68 <PwmLdd1_Init+0x54>)
    2c4e:	2200      	movs	r2, #0
    2c50:	621a      	str	r2, [r3, #32]
    /* Deallocation of the device structure */
    /* {Default RTOS Adapter} Driver memory deallocation: Dynamic allocation is simulated, no deallocation code is generated */
    return NULL;                       /* If so, then the PWM initialization is also unsuccessful */
    2c52:	2300      	movs	r3, #0
    2c54:	e000      	b.n	2c58 <PwmLdd1_Init+0x44>
  }
  return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the device data structure */
    2c56:	68fb      	ldr	r3, [r7, #12]
}
    2c58:	1c18      	adds	r0, r3, #0
    2c5a:	46bd      	mov	sp, r7
    2c5c:	b004      	add	sp, #16
    2c5e:	bd80      	pop	{r7, pc}
    2c60:	1ffff068 	.word	0x1ffff068
    2c64:	00007ff6 	.word	0x00007ff6
    2c68:	1ffff074 	.word	0x1ffff074

00002c6c <PwmLdd1_Enable>:
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError PwmLdd1_Enable(LDD_TDeviceData *DeviceDataPtr)
{
    2c6c:	b580      	push	{r7, lr}
    2c6e:	b084      	sub	sp, #16
    2c70:	af00      	add	r7, sp, #0
    2c72:	6078      	str	r0, [r7, #4]
  PwmLdd1_TDeviceData *DeviceDataPrv = (PwmLdd1_TDeviceData *)DeviceDataPtr;
    2c74:	687b      	ldr	r3, [r7, #4]
    2c76:	60fb      	str	r3, [r7, #12]

  if (!DeviceDataPrv->EnUser) {        /* Is the device disabled by user? */
    2c78:	68fb      	ldr	r3, [r7, #12]
    2c7a:	791b      	ldrb	r3, [r3, #4]
    2c7c:	2b00      	cmp	r3, #0
    2c7e:	d107      	bne.n	2c90 <PwmLdd1_Enable+0x24>
    DeviceDataPrv->EnUser = TRUE;      /* If yes then set the flag "device enabled" */
    2c80:	68fb      	ldr	r3, [r7, #12]
    2c82:	2201      	movs	r2, #1
    2c84:	711a      	strb	r2, [r3, #4]
    (void)TU3_Enable(DeviceDataPrv->LinkedDeviceDataPtr); /* Enable TimerUnit */
    2c86:	68fb      	ldr	r3, [r7, #12]
    2c88:	681b      	ldr	r3, [r3, #0]
    2c8a:	1c18      	adds	r0, r3, #0
    2c8c:	f7ff fd82 	bl	2794 <TU3_Enable>
  }
  return ERR_OK;
    2c90:	2300      	movs	r3, #0
}
    2c92:	1c18      	adds	r0, r3, #0
    2c94:	46bd      	mov	sp, r7
    2c96:	b004      	add	sp, #16
    2c98:	bd80      	pop	{r7, pc}
    2c9a:	46c0      	nop			; (mov r8, r8)

00002c9c <PwmLdd1_Disable>:
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError PwmLdd1_Disable(LDD_TDeviceData *DeviceDataPtr)
{
    2c9c:	b580      	push	{r7, lr}
    2c9e:	b084      	sub	sp, #16
    2ca0:	af00      	add	r7, sp, #0
    2ca2:	6078      	str	r0, [r7, #4]
  PwmLdd1_TDeviceData *DeviceDataPrv = (PwmLdd1_TDeviceData *)DeviceDataPtr;
    2ca4:	687b      	ldr	r3, [r7, #4]
    2ca6:	60fb      	str	r3, [r7, #12]

  if (DeviceDataPrv->EnUser) {         /* Is the device enabled by user? */
    2ca8:	68fb      	ldr	r3, [r7, #12]
    2caa:	791b      	ldrb	r3, [r3, #4]
    2cac:	2b00      	cmp	r3, #0
    2cae:	d012      	beq.n	2cd6 <PwmLdd1_Disable+0x3a>
    DeviceDataPrv->EnUser = FALSE;     /* If yes then set the flag "device enabled" */
    2cb0:	68fb      	ldr	r3, [r7, #12]
    2cb2:	2200      	movs	r2, #0
    2cb4:	711a      	strb	r2, [r3, #4]
   (void)TU3_Disable(DeviceDataPrv->LinkedDeviceDataPtr); /* Disable TimerUnit component */
    2cb6:	68fb      	ldr	r3, [r7, #12]
    2cb8:	681b      	ldr	r3, [r3, #0]
    2cba:	1c18      	adds	r0, r3, #0
    2cbc:	f7ff fd82 	bl	27c4 <TU3_Disable>
   (void)TU3_ResetCounter(DeviceDataPrv->LinkedDeviceDataPtr); /* Reset counter */
    2cc0:	68fb      	ldr	r3, [r7, #12]
    2cc2:	681b      	ldr	r3, [r3, #0]
    2cc4:	1c18      	adds	r0, r3, #0
    2cc6:	f7ff fdad 	bl	2824 <TU3_ResetCounter>
   FTM_PDD_InitializeOutputs(FTM2_BASE_PTR); /* Force output signal level */
    2cca:	4b05      	ldr	r3, [pc, #20]	; (2ce0 <PwmLdd1_Disable+0x44>)
    2ccc:	4a04      	ldr	r2, [pc, #16]	; (2ce0 <PwmLdd1_Disable+0x44>)
    2cce:	6d52      	ldr	r2, [r2, #84]	; 0x54
    2cd0:	2102      	movs	r1, #2
    2cd2:	430a      	orrs	r2, r1
    2cd4:	655a      	str	r2, [r3, #84]	; 0x54
  }
  return ERR_OK;
    2cd6:	2300      	movs	r3, #0
}
    2cd8:	1c18      	adds	r0, r3, #0
    2cda:	46bd      	mov	sp, r7
    2cdc:	b004      	add	sp, #16
    2cde:	bd80      	pop	{r7, pc}
    2ce0:	4003a000 	.word	0x4003a000

00002ce4 <PwmLdd1_SetRatio16>:
**                           ERR_SPEED - The component does not work in
**                           the active clock configuration
*/
/* ===================================================================*/
LDD_TError PwmLdd1_SetRatio16(LDD_TDeviceData *DeviceDataPtr, uint16_t Ratio)
{
    2ce4:	b580      	push	{r7, lr}
    2ce6:	b084      	sub	sp, #16
    2ce8:	af00      	add	r7, sp, #0
    2cea:	6078      	str	r0, [r7, #4]
    2cec:	1c0a      	adds	r2, r1, #0
    2cee:	1cbb      	adds	r3, r7, #2
    2cf0:	801a      	strh	r2, [r3, #0]
  PwmLdd1_TDeviceData *DeviceDataPrv = (PwmLdd1_TDeviceData *)DeviceDataPtr;
    2cf2:	687b      	ldr	r3, [r7, #4]
    2cf4:	60fb      	str	r3, [r7, #12]

  DeviceDataPrv->RatioStore = Ratio;   /* Store new value of the ratio */
    2cf6:	68fb      	ldr	r3, [r7, #12]
    2cf8:	1cba      	adds	r2, r7, #2
    2cfa:	8812      	ldrh	r2, [r2, #0]
    2cfc:	80da      	strh	r2, [r3, #6]
  SetRatio(DeviceDataPtr);
    2cfe:	687b      	ldr	r3, [r7, #4]
    2d00:	1c18      	adds	r0, r3, #0
    2d02:	f000 f817 	bl	2d34 <SetRatio>
  return ERR_OK;
    2d06:	2300      	movs	r3, #0
}
    2d08:	1c18      	adds	r0, r3, #0
    2d0a:	46bd      	mov	sp, r7
    2d0c:	b004      	add	sp, #16
    2d0e:	bd80      	pop	{r7, pc}

00002d10 <TU3_OnCounterRestart>:
**         component and eventually invokes other events.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
void TU3_OnCounterRestart(LDD_TUserData *UserDataPtr)
{
    2d10:	b580      	push	{r7, lr}
    2d12:	b084      	sub	sp, #16
    2d14:	af00      	add	r7, sp, #0
    2d16:	6078      	str	r0, [r7, #4]
  PwmLdd1_TDeviceData *DeviceDataPrv = PE_LDD_DeviceDataList[PE_LDD_COMPONENT_PwmLdd1_ID];
    2d18:	4b05      	ldr	r3, [pc, #20]	; (2d30 <TU3_OnCounterRestart+0x20>)
    2d1a:	6a1b      	ldr	r3, [r3, #32]
    2d1c:	60fb      	str	r3, [r7, #12]

  PwmLdd1_OnEnd(DeviceDataPrv->UserDataPtr); /* Invoke OnEnd event */
    2d1e:	68fb      	ldr	r3, [r7, #12]
    2d20:	689b      	ldr	r3, [r3, #8]
    2d22:	1c18      	adds	r0, r3, #0
    2d24:	f000 f83a 	bl	2d9c <PwmLdd1_OnEnd>
}
    2d28:	46bd      	mov	sp, r7
    2d2a:	b004      	add	sp, #16
    2d2c:	bd80      	pop	{r7, pc}
    2d2e:	46c0      	nop			; (mov r8, r8)
    2d30:	1ffff074 	.word	0x1ffff074

00002d34 <SetRatio>:
**         variable RatioStore.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
static void SetRatio(LDD_TDeviceData *DeviceDataPtr)
{
    2d34:	b580      	push	{r7, lr}
    2d36:	b086      	sub	sp, #24
    2d38:	af00      	add	r7, sp, #0
    2d3a:	6078      	str	r0, [r7, #4]
  PwmLdd1_TDeviceData *DeviceDataPrv = (PwmLdd1_TDeviceData*)DeviceDataPtr;
    2d3c:	687b      	ldr	r3, [r7, #4]
    2d3e:	613b      	str	r3, [r7, #16]
  uint16_t Period;
  uint16_t Duty;

  (void)TU3_GetPeriodTicks(DeviceDataPrv->LinkedDeviceDataPtr, &Period);
    2d40:	693b      	ldr	r3, [r7, #16]
    2d42:	681a      	ldr	r2, [r3, #0]
    2d44:	1c3b      	adds	r3, r7, #0
    2d46:	330e      	adds	r3, #14
    2d48:	1c10      	adds	r0, r2, #0
    2d4a:	1c19      	adds	r1, r3, #0
    2d4c:	f7ff fd4c 	bl	27e8 <TU3_GetPeriodTicks>
  if (Period == 0U) {
    2d50:	1c3b      	adds	r3, r7, #0
    2d52:	330e      	adds	r3, #14
    2d54:	881b      	ldrh	r3, [r3, #0]
    2d56:	2b00      	cmp	r3, #0
    2d58:	d105      	bne.n	2d66 <SetRatio+0x32>
    Duty = DeviceDataPrv->RatioStore;
    2d5a:	1c3b      	adds	r3, r7, #0
    2d5c:	3316      	adds	r3, #22
    2d5e:	693a      	ldr	r2, [r7, #16]
    2d60:	88d2      	ldrh	r2, [r2, #6]
    2d62:	801a      	strh	r2, [r3, #0]
    2d64:	e00c      	b.n	2d80 <SetRatio+0x4c>
  }
  else {
    Duty = (uint16_t)((((uint32_t)(Period) * DeviceDataPrv->RatioStore) + 0x8000) >> 0x10);
    2d66:	1c3b      	adds	r3, r7, #0
    2d68:	330e      	adds	r3, #14
    2d6a:	881b      	ldrh	r3, [r3, #0]
    2d6c:	693a      	ldr	r2, [r7, #16]
    2d6e:	88d2      	ldrh	r2, [r2, #6]
    2d70:	4353      	muls	r3, r2
    2d72:	2280      	movs	r2, #128	; 0x80
    2d74:	0212      	lsls	r2, r2, #8
    2d76:	189b      	adds	r3, r3, r2
    2d78:	0c1a      	lsrs	r2, r3, #16
    2d7a:	1c3b      	adds	r3, r7, #0
    2d7c:	3316      	adds	r3, #22
    2d7e:	801a      	strh	r2, [r3, #0]
  }
  (void)TU3_SetOffsetTicks(DeviceDataPrv->LinkedDeviceDataPtr, CHANNEL, Duty);
    2d80:	693b      	ldr	r3, [r7, #16]
    2d82:	681a      	ldr	r2, [r3, #0]
    2d84:	1c3b      	adds	r3, r7, #0
    2d86:	3316      	adds	r3, #22
    2d88:	881b      	ldrh	r3, [r3, #0]
    2d8a:	1c10      	adds	r0, r2, #0
    2d8c:	2100      	movs	r1, #0
    2d8e:	1c1a      	adds	r2, r3, #0
    2d90:	f7ff fd56 	bl	2840 <TU3_SetOffsetTicks>
}
    2d94:	46bd      	mov	sp, r7
    2d96:	b006      	add	sp, #24
    2d98:	bd80      	pop	{r7, pc}
    2d9a:	46c0      	nop			; (mov r8, r8)

00002d9c <PwmLdd1_OnEnd>:
**     Description :
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
void PwmLdd1_OnEnd(LDD_TUserData *UserDataPtr)
{
    2d9c:	b580      	push	{r7, lr}
    2d9e:	b082      	sub	sp, #8
    2da0:	af00      	add	r7, sp, #0
    2da2:	6078      	str	r0, [r7, #4]
  (void)UserDataPtr;                   /* Parameter is not used, suppress unused argument warning */
  PWM1_OnEnd();                        /* Invoke OnEnd event */
    2da4:	f001 fd0e 	bl	47c4 <PWM1_OnEnd>
}
    2da8:	46bd      	mov	sp, r7
    2daa:	b002      	add	sp, #8
    2dac:	bd80      	pop	{r7, pc}
    2dae:	46c0      	nop			; (mov r8, r8)

00002db0 <IntI2cLdd1_Init>:
**     @return
**                         - Pointer to the device data structure. 
*/
/* ===================================================================*/
LDD_TDeviceData* IntI2cLdd1_Init(LDD_TUserData *UserDataPtr)
{
    2db0:	b580      	push	{r7, lr}
    2db2:	b084      	sub	sp, #16
    2db4:	af00      	add	r7, sp, #0
    2db6:	6078      	str	r0, [r7, #4]
  /* Allocate HAL device structure */
  IntI2cLdd1_TDeviceData *DeviceDataPrv;
  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    2db8:	4b2a      	ldr	r3, [pc, #168]	; (2e64 <IntI2cLdd1_Init+0xb4>)
    2dba:	60fb      	str	r3, [r7, #12]

  DeviceDataPrv->UserData = UserDataPtr; /* Store the RTOS device structure */
    2dbc:	68fb      	ldr	r3, [r7, #12]
    2dbe:	687a      	ldr	r2, [r7, #4]
    2dc0:	619a      	str	r2, [r3, #24]

  DeviceDataPrv->SerFlag = ADDR_7;     /* Reset all flags start with 7-bit address mode */
    2dc2:	68fb      	ldr	r3, [r7, #12]
    2dc4:	2220      	movs	r2, #32
    2dc6:	701a      	strb	r2, [r3, #0]
  DeviceDataPrv->SlaveAddr = 0x10U;    /* Set variable for slave address */
    2dc8:	68fb      	ldr	r3, [r7, #12]
    2dca:	2210      	movs	r2, #16
    2dcc:	719a      	strb	r2, [r3, #6]
  DeviceDataPrv->SendStop = LDD_I2C_SEND_STOP; /* Set variable for sending stop condition (for master mode) */
    2dce:	68fb      	ldr	r3, [r7, #12]
    2dd0:	2201      	movs	r2, #1
    2dd2:	709a      	strb	r2, [r3, #2]
  DeviceDataPrv->InpByteMNum = 0x00U;  /* Set zero number of input bufer's content */
    2dd4:	68fb      	ldr	r3, [r7, #12]
    2dd6:	2200      	movs	r2, #0
    2dd8:	815a      	strh	r2, [r3, #10]
  DeviceDataPrv->InpLenM = 0x00U;      /* Set zero counter of data of reception */
    2dda:	68fb      	ldr	r3, [r7, #12]
    2ddc:	2200      	movs	r2, #0
    2dde:	811a      	strh	r2, [r3, #8]
  DeviceDataPrv->OutByteMNum = 0x00U;  /* Set zero length of output bufer's content */
    2de0:	68fb      	ldr	r3, [r7, #12]
    2de2:	2200      	movs	r2, #0
    2de4:	825a      	strh	r2, [r3, #18]
  DeviceDataPrv->OutLenM = 0x00U;      /* Set zero counter of data of transmission */
    2de6:	68fb      	ldr	r3, [r7, #12]
    2de8:	2200      	movs	r2, #0
    2dea:	821a      	strh	r2, [r3, #16]
  DeviceDataPrv->StatusFlag = 0x00U;   /* Clear data block transfer complete flags */
    2dec:	68fb      	ldr	r3, [r7, #12]
    2dee:	2200      	movs	r2, #0
    2df0:	705a      	strb	r2, [r3, #1]
  DeviceDataPrv->ErrorMask = 0x00U;    /* Clear variable for errors mask value */
    2df2:	68fb      	ldr	r3, [r7, #12]
    2df4:	2200      	movs	r2, #0
    2df6:	809a      	strh	r2, [r3, #4]
  /* SIM_SCGC: I2C1=1 */
  SIM_SCGC |= SIM_SCGC_I2C1_MASK;
    2df8:	4b1b      	ldr	r3, [pc, #108]	; (2e68 <IntI2cLdd1_Init+0xb8>)
    2dfa:	4a1b      	ldr	r2, [pc, #108]	; (2e68 <IntI2cLdd1_Init+0xb8>)
    2dfc:	6952      	ldr	r2, [r2, #20]
    2dfe:	2180      	movs	r1, #128	; 0x80
    2e00:	0289      	lsls	r1, r1, #10
    2e02:	430a      	orrs	r2, r1
    2e04:	615a      	str	r2, [r3, #20]
  /* I2C1_C1: IICEN=0,IICIE=0,MST=0,TX=0,TXAK=0,RSTA=0,WUEN=0,??=0 */
  I2C1_C1 = 0x00U;                     /* Clear control register */
    2e06:	4b19      	ldr	r3, [pc, #100]	; (2e6c <IntI2cLdd1_Init+0xbc>)
    2e08:	2200      	movs	r2, #0
    2e0a:	709a      	strb	r2, [r3, #2]
  /* I2C1_FLT: SHEN=0,STOPF=1,SSIE=0,STARTF=1,FLT=0 */
  I2C1_FLT = (I2C_FLT_STOPF_MASK | I2C_FLT_STARTF_MASK | I2C_FLT_FLT(0x00)); /* Clear bus status interrupt flags */
    2e0c:	4b17      	ldr	r3, [pc, #92]	; (2e6c <IntI2cLdd1_Init+0xbc>)
    2e0e:	2250      	movs	r2, #80	; 0x50
    2e10:	719a      	strb	r2, [r3, #6]
  /* I2C1_S1: TCF=0,IAAS=0,BUSY=0,ARBL=0,RAM=0,SRW=0,IICIF=1,RXAK=0 */
  I2C1_S1 = I2C_S_IICIF_MASK;          /* Clear interrupt flag */
    2e12:	4b16      	ldr	r3, [pc, #88]	; (2e6c <IntI2cLdd1_Init+0xbc>)
    2e14:	2202      	movs	r2, #2
    2e16:	70da      	strb	r2, [r3, #3]
  /* SIM_PINSEL1: I2C1PS=0 */
  SIM_PINSEL1 &= (uint32_t)~(uint32_t)(SIM_PINSEL1_I2C1PS_MASK);
    2e18:	4b13      	ldr	r3, [pc, #76]	; (2e68 <IntI2cLdd1_Init+0xb8>)
    2e1a:	4a13      	ldr	r2, [pc, #76]	; (2e68 <IntI2cLdd1_Init+0xb8>)
    2e1c:	6911      	ldr	r1, [r2, #16]
    2e1e:	4a14      	ldr	r2, [pc, #80]	; (2e70 <IntI2cLdd1_Init+0xc0>)
    2e20:	400a      	ands	r2, r1
    2e22:	611a      	str	r2, [r3, #16]
  /* I2C1_C2: GCAEN=0,ADEXT=0,??=0,SBRC=0,RMEN=0,AD=0 */
  I2C1_C2 = I2C_C2_AD(0x00);
    2e24:	4b11      	ldr	r3, [pc, #68]	; (2e6c <IntI2cLdd1_Init+0xbc>)
    2e26:	2200      	movs	r2, #0
    2e28:	715a      	strb	r2, [r3, #5]
  /* I2C1_FLT: SHEN=0,STOPF=0,SSIE=0,STARTF=0,FLT=0 */
  I2C1_FLT = I2C_FLT_FLT(0x00);        /* Set glitch filter register */
    2e2a:	4b10      	ldr	r3, [pc, #64]	; (2e6c <IntI2cLdd1_Init+0xbc>)
    2e2c:	2200      	movs	r2, #0
    2e2e:	719a      	strb	r2, [r3, #6]
  /* I2C1_SMB: FACK=0,ALERTEN=0,SIICAEN=0,TCKSEL=0,SLTF=1,SHTF1=0,SHTF2=0,SHTF2IE=0 */
  I2C1_SMB = I2C_SMB_SLTF_MASK;
    2e30:	4b0e      	ldr	r3, [pc, #56]	; (2e6c <IntI2cLdd1_Init+0xbc>)
    2e32:	2208      	movs	r2, #8
    2e34:	721a      	strb	r2, [r3, #8]
  /* I2C1_F: MULT=2,ICR=0x19 */
  I2C1_F = (I2C_F_MULT(0x02) | I2C_F_ICR(0x19)); /* Set prescaler bits */
    2e36:	4b0d      	ldr	r3, [pc, #52]	; (2e6c <IntI2cLdd1_Init+0xbc>)
    2e38:	2299      	movs	r2, #153	; 0x99
    2e3a:	705a      	strb	r2, [r3, #1]
  I2C_PDD_EnableDevice(I2C1_BASE_PTR, PDD_ENABLE); /* Enable device */
    2e3c:	4b0b      	ldr	r3, [pc, #44]	; (2e6c <IntI2cLdd1_Init+0xbc>)
    2e3e:	4a0b      	ldr	r2, [pc, #44]	; (2e6c <IntI2cLdd1_Init+0xbc>)
    2e40:	7892      	ldrb	r2, [r2, #2]
    2e42:	b2d2      	uxtb	r2, r2
    2e44:	b2d2      	uxtb	r2, r2
    2e46:	2180      	movs	r1, #128	; 0x80
    2e48:	4249      	negs	r1, r1
    2e4a:	430a      	orrs	r2, r1
    2e4c:	b2d2      	uxtb	r2, r2
    2e4e:	b2d2      	uxtb	r2, r2
    2e50:	709a      	strb	r2, [r3, #2]
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_IntI2cLdd1_ID,DeviceDataPrv);
    2e52:	4b08      	ldr	r3, [pc, #32]	; (2e74 <IntI2cLdd1_Init+0xc4>)
    2e54:	68fa      	ldr	r2, [r7, #12]
    2e56:	631a      	str	r2, [r3, #48]	; 0x30
  return ((LDD_TDeviceData *)DeviceDataPrv); /* Return pointer to the data data structure */
    2e58:	68fb      	ldr	r3, [r7, #12]
}
    2e5a:	1c18      	adds	r0, r3, #0
    2e5c:	46bd      	mov	sp, r7
    2e5e:	b004      	add	sp, #16
    2e60:	bd80      	pop	{r7, pc}
    2e62:	46c0      	nop			; (mov r8, r8)
    2e64:	1ffff0ac 	.word	0x1ffff0ac
    2e68:	40048000 	.word	0x40048000
    2e6c:	40067000 	.word	0x40067000
    2e70:	fffffbff 	.word	0xfffffbff
    2e74:	1ffff074 	.word	0x1ffff074

00002e78 <CheckStateAndRange>:
**         component's method to test the input address range.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
static LDD_TError CheckStateAndRange(IntFlashLdd1_TDeviceDataPtr DevDataPtr, LDD_FLASH_TAddress Address, LDD_FLASH_TDataSize Size)
{
    2e78:	b580      	push	{r7, lr}
    2e7a:	b084      	sub	sp, #16
    2e7c:	af00      	add	r7, sp, #0
    2e7e:	60f8      	str	r0, [r7, #12]
    2e80:	60b9      	str	r1, [r7, #8]
    2e82:	607a      	str	r2, [r7, #4]
  /* Input parameter test - this test can be disabled by setting the "Ignore range checking"
     property to the "yes" value in the "Configuration inspector" */
  if (Address >= (IntFlashLdd1_BLOCK0_ADDRESS + IntFlashLdd1_BLOCK0_SIZE)) {
    2e84:	68ba      	ldr	r2, [r7, #8]
    2e86:	4b0d      	ldr	r3, [pc, #52]	; (2ebc <CheckStateAndRange+0x44>)
    2e88:	429a      	cmp	r2, r3
    2e8a:	d901      	bls.n	2e90 <CheckStateAndRange+0x18>
    return ERR_PARAM_ADDRESS;
    2e8c:	2389      	movs	r3, #137	; 0x89
    2e8e:	e011      	b.n	2eb4 <CheckStateAndRange+0x3c>
  }
  Address += Size;
    2e90:	68ba      	ldr	r2, [r7, #8]
    2e92:	687b      	ldr	r3, [r7, #4]
    2e94:	18d3      	adds	r3, r2, r3
    2e96:	60bb      	str	r3, [r7, #8]
  if (Address > (IntFlashLdd1_BLOCK0_ADDRESS + IntFlashLdd1_BLOCK0_SIZE)) {
    2e98:	68ba      	ldr	r2, [r7, #8]
    2e9a:	2380      	movs	r3, #128	; 0x80
    2e9c:	029b      	lsls	r3, r3, #10
    2e9e:	429a      	cmp	r2, r3
    2ea0:	d901      	bls.n	2ea6 <CheckStateAndRange+0x2e>
    return ERR_PARAM_SIZE;
    2ea2:	2384      	movs	r3, #132	; 0x84
    2ea4:	e006      	b.n	2eb4 <CheckStateAndRange+0x3c>
  }
  if (DevDataPtr->CurrentOperationStatus > LDD_FLASH_IDLE) {
    2ea6:	68fb      	ldr	r3, [r7, #12]
    2ea8:	785b      	ldrb	r3, [r3, #1]
    2eaa:	2b02      	cmp	r3, #2
    2eac:	d901      	bls.n	2eb2 <CheckStateAndRange+0x3a>
    return ERR_BUSY;
    2eae:	2308      	movs	r3, #8
    2eb0:	e000      	b.n	2eb4 <CheckStateAndRange+0x3c>
  }
  return ERR_OK;
    2eb2:	2300      	movs	r3, #0
}
    2eb4:	1c18      	adds	r0, r3, #0
    2eb6:	46bd      	mov	sp, r7
    2eb8:	b004      	add	sp, #16
    2eba:	bd80      	pop	{r7, pc}
    2ebc:	0001ffff 	.word	0x0001ffff

00002ec0 <IntFlashLdd1_Init>:
**     @return
**                         - Device data structure pointer.
*/
/* ===================================================================*/
LDD_TDeviceData* IntFlashLdd1_Init(LDD_TUserData *UserDataPtr)
{
    2ec0:	b580      	push	{r7, lr}
    2ec2:	b084      	sub	sp, #16
    2ec4:	af00      	add	r7, sp, #0
    2ec6:	6078      	str	r0, [r7, #4]
  IntFlashLdd1_TDeviceData *DevDataPtr;

  /* Allocate FLASH_LDD device structure */
  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DevDataPtr = &DevDataPtr__DEFAULT_RTOS_ALLOC;
    2ec8:	4b1b      	ldr	r3, [pc, #108]	; (2f38 <IntFlashLdd1_Init+0x78>)
    2eca:	60fb      	str	r3, [r7, #12]
  DevDataPtr->UserDataPtr = UserDataPtr; /* Store the user data */
    2ecc:	68fb      	ldr	r3, [r7, #12]
    2ece:	687a      	ldr	r2, [r7, #4]
    2ed0:	615a      	str	r2, [r3, #20]
  /* Allocate interrupt vector(s) */
  /* {Default RTOS Adapter} Set interrupt vector: IVT is static, ISR parameter is passed by the global variable */
  INT_FTMRE__DEFAULT_RTOS_ISRPARAM = DevDataPtr;
    2ed2:	4b1a      	ldr	r3, [pc, #104]	; (2f3c <IntFlashLdd1_Init+0x7c>)
    2ed4:	68fa      	ldr	r2, [r7, #12]
    2ed6:	601a      	str	r2, [r3, #0]
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_IntFlashLdd1_ID,DevDataPtr);
    2ed8:	4b19      	ldr	r3, [pc, #100]	; (2f40 <IntFlashLdd1_Init+0x80>)
    2eda:	68fa      	ldr	r2, [r7, #12]
    2edc:	635a      	str	r2, [r3, #52]	; 0x34
  DevDataPtr->CurrentOperationStatus = LDD_FLASH_IDLE; /* Initialization of the Current operation status variable */
    2ede:	68fb      	ldr	r3, [r7, #12]
    2ee0:	2202      	movs	r2, #2
    2ee2:	705a      	strb	r2, [r3, #1]
  DevDataPtr->CurrentOperation = LDD_FLASH_NO_OPERATION; /* Initialization of the Current operation type item */
    2ee4:	68fb      	ldr	r3, [r7, #12]
    2ee6:	2200      	movs	r2, #0
    2ee8:	701a      	strb	r2, [r3, #0]
  DevDataPtr->CurrentErrorFlags = 0U;  /* Initialization of the Current error flags item */
    2eea:	68fb      	ldr	r3, [r7, #12]
    2eec:	2200      	movs	r2, #0
    2eee:	741a      	strb	r2, [r3, #16]
  #if defined(SIM_PDD_CLOCK_GATE_FTMRE)
  SIM_PDD_SetClockGate(SIM_BASE_PTR, SIM_PDD_CLOCK_GATE_FTMRE, PDD_ENABLE);
    2ef0:	4b14      	ldr	r3, [pc, #80]	; (2f44 <IntFlashLdd1_Init+0x84>)
    2ef2:	4a14      	ldr	r2, [pc, #80]	; (2f44 <IntFlashLdd1_Init+0x84>)
    2ef4:	6952      	ldr	r2, [r2, #20]
    2ef6:	2180      	movs	r1, #128	; 0x80
    2ef8:	0149      	lsls	r1, r1, #5
    2efa:	430a      	orrs	r2, r1
    2efc:	615a      	str	r2, [r3, #20]
  #endif
  /* FTMRE_FCLKDIV: FDIVLD=0,FDIVLCK=0,FDIV=0x13 */
  FTMRE_FCLKDIV = FTMRE_FCLKDIV_FDIV(0x13); /* Set clock divider */
    2efe:	4b12      	ldr	r3, [pc, #72]	; (2f48 <IntFlashLdd1_Init+0x88>)
    2f00:	2213      	movs	r2, #19
    2f02:	70da      	strb	r2, [r3, #3]
  /* NVIC_IPR1: PRI_5=1 */
  NVIC_IPR1 = (uint32_t)((NVIC_IPR1 & (uint32_t)~(uint32_t)(
    2f04:	4a11      	ldr	r2, [pc, #68]	; (2f4c <IntFlashLdd1_Init+0x8c>)
    2f06:	4911      	ldr	r1, [pc, #68]	; (2f4c <IntFlashLdd1_Init+0x8c>)
    2f08:	23c1      	movs	r3, #193	; 0xc1
    2f0a:	009b      	lsls	r3, r3, #2
    2f0c:	58c9      	ldr	r1, [r1, r3]
    2f0e:	4b10      	ldr	r3, [pc, #64]	; (2f50 <IntFlashLdd1_Init+0x90>)
    2f10:	400b      	ands	r3, r1
    2f12:	2180      	movs	r1, #128	; 0x80
    2f14:	01c9      	lsls	r1, r1, #7
    2f16:	4319      	orrs	r1, r3
    2f18:	23c1      	movs	r3, #193	; 0xc1
    2f1a:	009b      	lsls	r3, r3, #2
    2f1c:	50d1      	str	r1, [r2, r3]
               NVIC_IP_PRI_5(0x02)
              )) | (uint32_t)(
               NVIC_IP_PRI_5(0x01)
              ));
  /* NVIC_ISER: SETENA31=0,SETENA30=0,SETENA29=0,SETENA28=0,SETENA27=0,SETENA26=0,SETENA25=0,SETENA24=0,SETENA23=0,SETENA22=0,SETENA21=0,SETENA20=0,SETENA19=0,SETENA18=0,SETENA17=0,SETENA16=0,SETENA15=0,SETENA14=0,SETENA13=0,SETENA12=0,SETENA11=0,SETENA10=0,SETENA9=0,SETENA8=0,SETENA7=0,SETENA6=0,SETENA5=1,SETENA4=0,SETENA3=0,SETENA2=0,SETENA1=0,SETENA0=0 */
  NVIC_ISER = NVIC_ISER_SETENA5_MASK;
    2f1e:	4b0b      	ldr	r3, [pc, #44]	; (2f4c <IntFlashLdd1_Init+0x8c>)
    2f20:	2220      	movs	r2, #32
    2f22:	601a      	str	r2, [r3, #0]
  /* NVIC_ICER: CLRENA31=0,CLRENA30=0,CLRENA29=0,CLRENA28=0,CLRENA27=0,CLRENA26=0,CLRENA25=0,CLRENA24=0,CLRENA23=0,CLRENA22=0,CLRENA21=0,CLRENA20=0,CLRENA19=0,CLRENA18=0,CLRENA17=0,CLRENA16=0,CLRENA15=0,CLRENA14=0,CLRENA13=0,CLRENA12=0,CLRENA11=0,CLRENA10=0,CLRENA9=0,CLRENA8=0,CLRENA7=0,CLRENA6=0,CLRENA5=0,CLRENA4=0,CLRENA3=0,CLRENA2=0,CLRENA1=0,CLRENA0=0 */
  NVIC_ICER = 0x00U;
    2f24:	4a09      	ldr	r2, [pc, #36]	; (2f4c <IntFlashLdd1_Init+0x8c>)
    2f26:	2380      	movs	r3, #128	; 0x80
    2f28:	2100      	movs	r1, #0
    2f2a:	50d1      	str	r1, [r2, r3]
  return DevDataPtr;
    2f2c:	68fb      	ldr	r3, [r7, #12]
}
    2f2e:	1c18      	adds	r0, r3, #0
    2f30:	46bd      	mov	sp, r7
    2f32:	b004      	add	sp, #16
    2f34:	bd80      	pop	{r7, pc}
    2f36:	46c0      	nop			; (mov r8, r8)
    2f38:	1ffff0c8 	.word	0x1ffff0c8
    2f3c:	1ffff0e0 	.word	0x1ffff0e0
    2f40:	1ffff074 	.word	0x1ffff074
    2f44:	40048000 	.word	0x40048000
    2f48:	40020000 	.word	0x40020000
    2f4c:	e000e100 	.word	0xe000e100
    2f50:	ffff3fff 	.word	0xffff3fff

00002f54 <IntFlashLdd1_Read>:
**                           ERR_PARAM_ADDRESS - Desired flash memory
**                           area is out of allowed range
*/
/* ===================================================================*/
LDD_TError IntFlashLdd1_Read(LDD_TDeviceData *DeviceDataPtr, LDD_FLASH_TAddress FromAddress, LDD_TData *ToPtr, LDD_FLASH_TDataSize Size)
{
    2f54:	b590      	push	{r4, r7, lr}
    2f56:	b087      	sub	sp, #28
    2f58:	af00      	add	r7, sp, #0
    2f5a:	60f8      	str	r0, [r7, #12]
    2f5c:	60b9      	str	r1, [r7, #8]
    2f5e:	607a      	str	r2, [r7, #4]
    2f60:	603b      	str	r3, [r7, #0]
  IntFlashLdd1_TDeviceDataPtr DevDataPtr = (IntFlashLdd1_TDeviceDataPtr)DeviceDataPtr;
    2f62:	68fb      	ldr	r3, [r7, #12]
    2f64:	617b      	str	r3, [r7, #20]
  LDD_TError Result;
  
  Result = CheckStateAndRange(DevDataPtr, FromAddress, Size);
    2f66:	1c3c      	adds	r4, r7, #0
    2f68:	3412      	adds	r4, #18
    2f6a:	6979      	ldr	r1, [r7, #20]
    2f6c:	68ba      	ldr	r2, [r7, #8]
    2f6e:	683b      	ldr	r3, [r7, #0]
    2f70:	1c08      	adds	r0, r1, #0
    2f72:	1c11      	adds	r1, r2, #0
    2f74:	1c1a      	adds	r2, r3, #0
    2f76:	f7ff ff7f 	bl	2e78 <CheckStateAndRange>
    2f7a:	1c03      	adds	r3, r0, #0
    2f7c:	8023      	strh	r3, [r4, #0]
  if (Result != ERR_OK) {
    2f7e:	1c3b      	adds	r3, r7, #0
    2f80:	3312      	adds	r3, #18
    2f82:	881b      	ldrh	r3, [r3, #0]
    2f84:	2b00      	cmp	r3, #0
    2f86:	d003      	beq.n	2f90 <IntFlashLdd1_Read+0x3c>
    return Result;
    2f88:	1c3b      	adds	r3, r7, #0
    2f8a:	3312      	adds	r3, #18
    2f8c:	881b      	ldrh	r3, [r3, #0]
    2f8e:	e00f      	b.n	2fb0 <IntFlashLdd1_Read+0x5c>
  }
  DevDataPtr->CurrentOperation = LDD_FLASH_READ;
    2f90:	697b      	ldr	r3, [r7, #20]
    2f92:	2201      	movs	r2, #1
    2f94:	701a      	strb	r2, [r3, #0]
  DevDataPtr->CurrentOperationStatus = LDD_FLASH_START;
    2f96:	697b      	ldr	r3, [r7, #20]
    2f98:	2204      	movs	r2, #4
    2f9a:	705a      	strb	r2, [r3, #1]
  DevDataPtr->CurrentFlashAddress = FromAddress;
    2f9c:	697b      	ldr	r3, [r7, #20]
    2f9e:	68ba      	ldr	r2, [r7, #8]
    2fa0:	605a      	str	r2, [r3, #4]
  DevDataPtr->CurrentUserAddress = (uint32_t)ToPtr;
    2fa2:	687a      	ldr	r2, [r7, #4]
    2fa4:	697b      	ldr	r3, [r7, #20]
    2fa6:	609a      	str	r2, [r3, #8]
  DevDataPtr->CurrentDataSize = Size;
    2fa8:	697b      	ldr	r3, [r7, #20]
    2faa:	683a      	ldr	r2, [r7, #0]
    2fac:	60da      	str	r2, [r3, #12]
  return ERR_OK;
    2fae:	2300      	movs	r3, #0
}
    2fb0:	1c18      	adds	r0, r3, #0
    2fb2:	46bd      	mov	sp, r7
    2fb4:	b007      	add	sp, #28
    2fb6:	bd90      	pop	{r4, r7, pc}

00002fb8 <IntFlashLdd1_Write>:
**                           method has not been used to define the
**                           location the safe routine will be copied to).
*/
/* ===================================================================*/
LDD_TError IntFlashLdd1_Write(LDD_TDeviceData *DeviceDataPtr, LDD_TData *FromPtr, LDD_FLASH_TAddress ToAddress, LDD_FLASH_TDataSize Size)
{
    2fb8:	b590      	push	{r4, r7, lr}
    2fba:	b087      	sub	sp, #28
    2fbc:	af00      	add	r7, sp, #0
    2fbe:	60f8      	str	r0, [r7, #12]
    2fc0:	60b9      	str	r1, [r7, #8]
    2fc2:	607a      	str	r2, [r7, #4]
    2fc4:	603b      	str	r3, [r7, #0]
  IntFlashLdd1_TDeviceDataPtr DevDataPtr = (IntFlashLdd1_TDeviceDataPtr)DeviceDataPtr;
    2fc6:	68fb      	ldr	r3, [r7, #12]
    2fc8:	617b      	str	r3, [r7, #20]
  LDD_TError Result;
  
  Result = CheckStateAndRange(DevDataPtr, ToAddress, Size);
    2fca:	1c3c      	adds	r4, r7, #0
    2fcc:	3412      	adds	r4, #18
    2fce:	6979      	ldr	r1, [r7, #20]
    2fd0:	687a      	ldr	r2, [r7, #4]
    2fd2:	683b      	ldr	r3, [r7, #0]
    2fd4:	1c08      	adds	r0, r1, #0
    2fd6:	1c11      	adds	r1, r2, #0
    2fd8:	1c1a      	adds	r2, r3, #0
    2fda:	f7ff ff4d 	bl	2e78 <CheckStateAndRange>
    2fde:	1c03      	adds	r3, r0, #0
    2fe0:	8023      	strh	r3, [r4, #0]
  if (Result != ERR_OK) {
    2fe2:	1c3b      	adds	r3, r7, #0
    2fe4:	3312      	adds	r3, #18
    2fe6:	881b      	ldrh	r3, [r3, #0]
    2fe8:	2b00      	cmp	r3, #0
    2fea:	d003      	beq.n	2ff4 <IntFlashLdd1_Write+0x3c>
    return Result;
    2fec:	1c3b      	adds	r3, r7, #0
    2fee:	3312      	adds	r3, #18
    2ff0:	881b      	ldrh	r3, [r3, #0]
    2ff2:	e01e      	b.n	3032 <IntFlashLdd1_Write+0x7a>
  }
  FTMRE_PDD_SetCommand(FTMRE_BASE_PTR, FTMRE_PDD_CMD_PROGRAM_FLASH);
    2ff4:	4b11      	ldr	r3, [pc, #68]	; (303c <IntFlashLdd1_Write+0x84>)
    2ff6:	2200      	movs	r2, #0
    2ff8:	705a      	strb	r2, [r3, #1]
    2ffa:	4b10      	ldr	r3, [pc, #64]	; (303c <IntFlashLdd1_Write+0x84>)
    2ffc:	2206      	movs	r2, #6
    2ffe:	725a      	strb	r2, [r3, #9]
  DevDataPtr->CurrentOperation = LDD_FLASH_WRITE;
    3000:	697b      	ldr	r3, [r7, #20]
    3002:	2202      	movs	r2, #2
    3004:	701a      	strb	r2, [r3, #0]
  DevDataPtr->CurrentOperationStatus = LDD_FLASH_START;
    3006:	697b      	ldr	r3, [r7, #20]
    3008:	2204      	movs	r2, #4
    300a:	705a      	strb	r2, [r3, #1]
  DevDataPtr->CurrentUserAddress = (uint32_t)FromPtr;
    300c:	68ba      	ldr	r2, [r7, #8]
    300e:	697b      	ldr	r3, [r7, #20]
    3010:	609a      	str	r2, [r3, #8]
  DevDataPtr->CurrentFlashAddress = ToAddress;
    3012:	697b      	ldr	r3, [r7, #20]
    3014:	687a      	ldr	r2, [r7, #4]
    3016:	605a      	str	r2, [r3, #4]
  DevDataPtr->CurrentDataSize = Size;
    3018:	697b      	ldr	r3, [r7, #20]
    301a:	683a      	ldr	r2, [r7, #0]
    301c:	60da      	str	r2, [r3, #12]
  FTMRE_PDD_EnableCommandCompleteInterrupt(FTMRE_BASE_PTR); /* Enable the Command complete interrupt */
    301e:	4b07      	ldr	r3, [pc, #28]	; (303c <IntFlashLdd1_Write+0x84>)
    3020:	4a06      	ldr	r2, [pc, #24]	; (303c <IntFlashLdd1_Write+0x84>)
    3022:	79d2      	ldrb	r2, [r2, #7]
    3024:	b2d2      	uxtb	r2, r2
    3026:	2180      	movs	r1, #128	; 0x80
    3028:	4249      	negs	r1, r1
    302a:	430a      	orrs	r2, r1
    302c:	b2d2      	uxtb	r2, r2
    302e:	71da      	strb	r2, [r3, #7]
  return ERR_OK;
    3030:	2300      	movs	r3, #0
}
    3032:	1c18      	adds	r0, r3, #0
    3034:	46bd      	mov	sp, r7
    3036:	b007      	add	sp, #28
    3038:	bd90      	pop	{r4, r7, pc}
    303a:	46c0      	nop			; (mov r8, r8)
    303c:	40020000 	.word	0x40020000

00003040 <IntFlashLdd1_Erase>:
**                           method has not been used to define the
**                           location the safe routine will be copied to).
*/
/* ===================================================================*/
LDD_TError IntFlashLdd1_Erase(LDD_TDeviceData *DeviceDataPtr, LDD_FLASH_TAddress FromAddress, LDD_FLASH_TDataSize Size)
{
    3040:	b590      	push	{r4, r7, lr}
    3042:	b087      	sub	sp, #28
    3044:	af00      	add	r7, sp, #0
    3046:	60f8      	str	r0, [r7, #12]
    3048:	60b9      	str	r1, [r7, #8]
    304a:	607a      	str	r2, [r7, #4]
  IntFlashLdd1_TDeviceDataPtr DevDataPtr = (IntFlashLdd1_TDeviceDataPtr)DeviceDataPtr;
    304c:	68fb      	ldr	r3, [r7, #12]
    304e:	617b      	str	r3, [r7, #20]
  LDD_TError Result;
  
  Result = CheckStateAndRange(DevDataPtr, FromAddress, Size);
    3050:	1c3c      	adds	r4, r7, #0
    3052:	3412      	adds	r4, #18
    3054:	6979      	ldr	r1, [r7, #20]
    3056:	68ba      	ldr	r2, [r7, #8]
    3058:	687b      	ldr	r3, [r7, #4]
    305a:	1c08      	adds	r0, r1, #0
    305c:	1c11      	adds	r1, r2, #0
    305e:	1c1a      	adds	r2, r3, #0
    3060:	f7ff ff0a 	bl	2e78 <CheckStateAndRange>
    3064:	1c03      	adds	r3, r0, #0
    3066:	8023      	strh	r3, [r4, #0]
  if (Result != ERR_OK) {
    3068:	1c3b      	adds	r3, r7, #0
    306a:	3312      	adds	r3, #18
    306c:	881b      	ldrh	r3, [r3, #0]
    306e:	2b00      	cmp	r3, #0
    3070:	d003      	beq.n	307a <IntFlashLdd1_Erase+0x3a>
    return Result;
    3072:	1c3b      	adds	r3, r7, #0
    3074:	3312      	adds	r3, #18
    3076:	881b      	ldrh	r3, [r3, #0]
    3078:	e01f      	b.n	30ba <IntFlashLdd1_Erase+0x7a>
  }
  DevDataPtr->CurrentOperation = LDD_FLASH_ERASE;
    307a:	697b      	ldr	r3, [r7, #20]
    307c:	2203      	movs	r2, #3
    307e:	701a      	strb	r2, [r3, #0]
  DevDataPtr->CurrentOperationStatus = LDD_FLASH_START;
    3080:	697b      	ldr	r3, [r7, #20]
    3082:	2204      	movs	r2, #4
    3084:	705a      	strb	r2, [r3, #1]
  DevDataPtr->CurrentDataSize = Size;
    3086:	697b      	ldr	r3, [r7, #20]
    3088:	687a      	ldr	r2, [r7, #4]
    308a:	60da      	str	r2, [r3, #12]
  /* FTMRE_PDD_CMD_ERASE_FLASH_SECTOR requires sector address to be 4 bytes aligned  */
  DevDataPtr->CurrentFlashAddress = FromAddress & ~(uint32_t)IntFlashLdd1_FLASH_WRITABLE_UNIT_MASK;
    308c:	68bb      	ldr	r3, [r7, #8]
    308e:	2203      	movs	r2, #3
    3090:	1c19      	adds	r1, r3, #0
    3092:	4391      	bics	r1, r2
    3094:	1c0a      	adds	r2, r1, #0
    3096:	697b      	ldr	r3, [r7, #20]
    3098:	605a      	str	r2, [r3, #4]
  FTMRE_PDD_SetCommand(FTMRE_BASE_PTR, FTMRE_PDD_CMD_ERASE_FLASH_SECTOR);
    309a:	4b0a      	ldr	r3, [pc, #40]	; (30c4 <IntFlashLdd1_Erase+0x84>)
    309c:	2200      	movs	r2, #0
    309e:	705a      	strb	r2, [r3, #1]
    30a0:	4b08      	ldr	r3, [pc, #32]	; (30c4 <IntFlashLdd1_Erase+0x84>)
    30a2:	220a      	movs	r2, #10
    30a4:	725a      	strb	r2, [r3, #9]
  FTMRE_PDD_EnableCommandCompleteInterrupt(FTMRE_BASE_PTR); /* Enable the Command complete interrupt */
    30a6:	4b07      	ldr	r3, [pc, #28]	; (30c4 <IntFlashLdd1_Erase+0x84>)
    30a8:	4a06      	ldr	r2, [pc, #24]	; (30c4 <IntFlashLdd1_Erase+0x84>)
    30aa:	79d2      	ldrb	r2, [r2, #7]
    30ac:	b2d2      	uxtb	r2, r2
    30ae:	2180      	movs	r1, #128	; 0x80
    30b0:	4249      	negs	r1, r1
    30b2:	430a      	orrs	r2, r1
    30b4:	b2d2      	uxtb	r2, r2
    30b6:	71da      	strb	r2, [r3, #7]
  return ERR_OK;
    30b8:	2300      	movs	r3, #0
}
    30ba:	1c18      	adds	r0, r3, #0
    30bc:	46bd      	mov	sp, r7
    30be:	b007      	add	sp, #28
    30c0:	bd90      	pop	{r4, r7, pc}
    30c2:	46c0      	nop			; (mov r8, r8)
    30c4:	40020000 	.word	0x40020000

000030c8 <IntFlashLdd1_GetError>:
**                           details. See the LDD_FLASH_TErrorStatus
**                           type's description for details.
*/
/* ===================================================================*/
void IntFlashLdd1_GetError(LDD_TDeviceData *DeviceDataPtr, LDD_FLASH_TErrorStatus *OperationStatus)
{
    30c8:	b580      	push	{r7, lr}
    30ca:	b084      	sub	sp, #16
    30cc:	af00      	add	r7, sp, #0
    30ce:	6078      	str	r0, [r7, #4]
    30d0:	6039      	str	r1, [r7, #0]
  IntFlashLdd1_TDeviceDataPtr DevDataPtr = (IntFlashLdd1_TDeviceDataPtr)DeviceDataPtr; /* Auxiliary variable - pointer to an internal state structure */
    30d2:	687b      	ldr	r3, [r7, #4]
    30d4:	60fb      	str	r3, [r7, #12]

  /* Copy of information from internal status structure to the output error status structure */
  /* {Default RTOS Adapter} Critical section begin, general PE function is used */
  EnterCritical();
    30d6:	1c3b      	adds	r3, r7, #0
    30d8:	330b      	adds	r3, #11
    30da:	f3ef 8010 	mrs	r0, PRIMASK
    30de:	b672      	cpsid	i
    30e0:	7018      	strb	r0, [r3, #0]
    30e2:	4b1a      	ldr	r3, [pc, #104]	; (314c <IntFlashLdd1_GetError+0x84>)
    30e4:	781b      	ldrb	r3, [r3, #0]
    30e6:	b2db      	uxtb	r3, r3
    30e8:	3301      	adds	r3, #1
    30ea:	b2db      	uxtb	r3, r3
    30ec:	4a17      	ldr	r2, [pc, #92]	; (314c <IntFlashLdd1_GetError+0x84>)
    30ee:	1c19      	adds	r1, r3, #0
    30f0:	7011      	strb	r1, [r2, #0]
    30f2:	2b01      	cmp	r3, #1
    30f4:	d104      	bne.n	3100 <IntFlashLdd1_GetError+0x38>
    30f6:	1c3b      	adds	r3, r7, #0
    30f8:	330b      	adds	r3, #11
    30fa:	781a      	ldrb	r2, [r3, #0]
    30fc:	4b14      	ldr	r3, [pc, #80]	; (3150 <IntFlashLdd1_GetError+0x88>)
    30fe:	701a      	strb	r2, [r3, #0]
  OperationStatus->CurrentOperation = DevDataPtr->CurrentOperation; /* Copy the Current operation type to the output structure */
    3100:	68fb      	ldr	r3, [r7, #12]
    3102:	781a      	ldrb	r2, [r3, #0]
    3104:	683b      	ldr	r3, [r7, #0]
    3106:	701a      	strb	r2, [r3, #0]
  /*
  OperationStatus->CurrentCommand = DevDataPtr->CurrentCommand;
  */
  OperationStatus->CurrentErrorFlags = DevDataPtr->CurrentErrorFlags; /* Copy the Current error flags to the output structure */
    3108:	68fb      	ldr	r3, [r7, #12]
    310a:	7c1a      	ldrb	r2, [r3, #16]
    310c:	683b      	ldr	r3, [r7, #0]
    310e:	709a      	strb	r2, [r3, #2]
  OperationStatus->CurrentAddress = DevDataPtr->CurrentFlashAddress; /* Copy the Current flash address to the output structure */
    3110:	68fb      	ldr	r3, [r7, #12]
    3112:	685a      	ldr	r2, [r3, #4]
    3114:	683b      	ldr	r3, [r7, #0]
    3116:	605a      	str	r2, [r3, #4]
  OperationStatus->CurrentDataPtr = (LDD_TData *)DevDataPtr->CurrentUserAddress; /* Copy the Current input/output data pointer to the output structure */
    3118:	68fb      	ldr	r3, [r7, #12]
    311a:	689b      	ldr	r3, [r3, #8]
    311c:	1c1a      	adds	r2, r3, #0
    311e:	683b      	ldr	r3, [r7, #0]
    3120:	609a      	str	r2, [r3, #8]
  OperationStatus->CurrentDataSize = DevDataPtr->CurrentDataSize; /* Copy the Current input/output data size to the output structure */
    3122:	68fb      	ldr	r3, [r7, #12]
    3124:	68da      	ldr	r2, [r3, #12]
    3126:	683b      	ldr	r3, [r7, #0]
    3128:	60da      	str	r2, [r3, #12]
  /* {Default RTOS Adapter} Critical section end, general PE function is used */
  ExitCritical();
    312a:	4b08      	ldr	r3, [pc, #32]	; (314c <IntFlashLdd1_GetError+0x84>)
    312c:	781b      	ldrb	r3, [r3, #0]
    312e:	b2db      	uxtb	r3, r3
    3130:	3b01      	subs	r3, #1
    3132:	b2db      	uxtb	r3, r3
    3134:	4a05      	ldr	r2, [pc, #20]	; (314c <IntFlashLdd1_GetError+0x84>)
    3136:	1c19      	adds	r1, r3, #0
    3138:	7011      	strb	r1, [r2, #0]
    313a:	2b00      	cmp	r3, #0
    313c:	d103      	bne.n	3146 <IntFlashLdd1_GetError+0x7e>
    313e:	4b04      	ldr	r3, [pc, #16]	; (3150 <IntFlashLdd1_GetError+0x88>)
    3140:	7818      	ldrb	r0, [r3, #0]
    3142:	f380 8810 	msr	PRIMASK, r0
}
    3146:	46bd      	mov	sp, r7
    3148:	b004      	add	sp, #16
    314a:	bd80      	pop	{r7, pc}
    314c:	1ffff1b4 	.word	0x1ffff1b4
    3150:	1ffff3b9 	.word	0x1ffff3b9

00003154 <IntFlashLdd1_Main>:
**         DeviceDataPtr   - Device data structure
**                           pointer returned by [Init] method.
*/
/* ===================================================================*/
void IntFlashLdd1_Main(LDD_TDeviceData *DeviceDataPtr)
{
    3154:	b580      	push	{r7, lr}
    3156:	b090      	sub	sp, #64	; 0x40
    3158:	af00      	add	r7, sp, #0
    315a:	6078      	str	r0, [r7, #4]
  IntFlashLdd1_TDeviceDataPtr DevDataPtr = (IntFlashLdd1_TDeviceDataPtr)DeviceDataPtr;
    315c:	687b      	ldr	r3, [r7, #4]
    315e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint8_t WrittenData[4];
  LDD_FLASH_TSafeRoutine SaveRoutineStackSpace;
  LDD_FLASH_TSafeRoutinePtr SafeRoutinePtr;
  uint8_t CurrentFlags;
  
  if (DevDataPtr->CurrentOperationStatus == LDD_FLASH_START) {
    3160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3162:	785b      	ldrb	r3, [r3, #1]
    3164:	2b04      	cmp	r3, #4
    3166:	d10d      	bne.n	3184 <IntFlashLdd1_Main+0x30>
    /* First run of current operation */
    FTMRE_PDD_ClearFlags(FTMRE_BASE_PTR, FTMRE_PDD_ACCESS_ERROR_FLAG | FTMRE_PDD_PROTECTION_VIOLATION_FLAG);
    3168:	4ba5      	ldr	r3, [pc, #660]	; (3400 <IntFlashLdd1_Main+0x2ac>)
    316a:	2230      	movs	r2, #48	; 0x30
    316c:	715a      	strb	r2, [r3, #5]
    CurrentFlags = 0U;
    316e:	1c3b      	adds	r3, r7, #0
    3170:	3333      	adds	r3, #51	; 0x33
    3172:	2200      	movs	r2, #0
    3174:	701a      	strb	r2, [r3, #0]
    DevDataPtr->CurrentErrorFlags = 0U;
    3176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3178:	2200      	movs	r2, #0
    317a:	741a      	strb	r2, [r3, #16]
    DevDataPtr->CurrentOperationStatus = LDD_FLASH_RUNNING;
    317c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    317e:	2205      	movs	r2, #5
    3180:	705a      	strb	r2, [r3, #1]
    3182:	e018      	b.n	31b6 <IntFlashLdd1_Main+0x62>
  } else if(DevDataPtr->CurrentOperation == LDD_FLASH_READ) {
    3184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3186:	781b      	ldrb	r3, [r3, #0]
    3188:	2b01      	cmp	r3, #1
    318a:	d104      	bne.n	3196 <IntFlashLdd1_Main+0x42>
    /* For Read operation HW flags has no meaning */
    CurrentFlags = 0U;
    318c:	1c3b      	adds	r3, r7, #0
    318e:	3333      	adds	r3, #51	; 0x33
    3190:	2200      	movs	r2, #0
    3192:	701a      	strb	r2, [r3, #0]
    3194:	e00f      	b.n	31b6 <IntFlashLdd1_Main+0x62>
  } else {
    /* After HW command is done HW flags must be checked */
    CurrentFlags = DevDataPtr->CurrentErrorFlags | FTMRE_PDD_GetFlags(FTMRE_BASE_PTR);
    3196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3198:	7c1b      	ldrb	r3, [r3, #16]
    319a:	b2da      	uxtb	r2, r3
    319c:	4b98      	ldr	r3, [pc, #608]	; (3400 <IntFlashLdd1_Main+0x2ac>)
    319e:	795b      	ldrb	r3, [r3, #5]
    31a0:	b2db      	uxtb	r3, r3
    31a2:	b2db      	uxtb	r3, r3
    31a4:	1c19      	adds	r1, r3, #0
    31a6:	2333      	movs	r3, #51	; 0x33
    31a8:	400b      	ands	r3, r1
    31aa:	b2db      	uxtb	r3, r3
    31ac:	4313      	orrs	r3, r2
    31ae:	b2da      	uxtb	r2, r3
    31b0:	1c3b      	adds	r3, r7, #0
    31b2:	3333      	adds	r3, #51	; 0x33
    31b4:	701a      	strb	r2, [r3, #0]
  }
  if (CurrentFlags != 0U) {
    31b6:	1c3b      	adds	r3, r7, #0
    31b8:	3333      	adds	r3, #51	; 0x33
    31ba:	781b      	ldrb	r3, [r3, #0]
    31bc:	2b00      	cmp	r3, #0
    31be:	d010      	beq.n	31e2 <IntFlashLdd1_Main+0x8e>
    /* Command error detected */
    DevDataPtr->CurrentOperationStatus = LDD_FLASH_FAILED;
    31c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    31c2:	2200      	movs	r2, #0
    31c4:	705a      	strb	r2, [r3, #1]
    FTMRE_PDD_DisableCommandCompleteInterrupt(FTMRE_BASE_PTR); /* Disable the Command complete interrupt */
    31c6:	4b8e      	ldr	r3, [pc, #568]	; (3400 <IntFlashLdd1_Main+0x2ac>)
    31c8:	4a8d      	ldr	r2, [pc, #564]	; (3400 <IntFlashLdd1_Main+0x2ac>)
    31ca:	79d2      	ldrb	r2, [r2, #7]
    31cc:	b2d1      	uxtb	r1, r2
    31ce:	227f      	movs	r2, #127	; 0x7f
    31d0:	400a      	ands	r2, r1
    31d2:	b2d2      	uxtb	r2, r2
    31d4:	71da      	strb	r2, [r3, #7]
    IntFlashLdd1_OnError(DevDataPtr->UserDataPtr);
    31d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    31d8:	695b      	ldr	r3, [r3, #20]
    31da:	1c18      	adds	r0, r3, #0
    31dc:	f000 fa86 	bl	36ec <IntFlashLdd1_OnError>
    31e0:	e10a      	b.n	33f8 <IntFlashLdd1_Main+0x2a4>
    return;
  } else if ((int32_t)DevDataPtr->CurrentDataSize <= 0) {
    31e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    31e4:	68db      	ldr	r3, [r3, #12]
    31e6:	2b00      	cmp	r3, #0
    31e8:	dc10      	bgt.n	320c <IntFlashLdd1_Main+0xb8>
    /* Command done */
    DevDataPtr->CurrentOperationStatus = LDD_FLASH_IDLE;
    31ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    31ec:	2202      	movs	r2, #2
    31ee:	705a      	strb	r2, [r3, #1]
    FTMRE_PDD_DisableCommandCompleteInterrupt(FTMRE_BASE_PTR); /* Disable the Command complete interrupt */
    31f0:	4b83      	ldr	r3, [pc, #524]	; (3400 <IntFlashLdd1_Main+0x2ac>)
    31f2:	4a83      	ldr	r2, [pc, #524]	; (3400 <IntFlashLdd1_Main+0x2ac>)
    31f4:	79d2      	ldrb	r2, [r2, #7]
    31f6:	b2d1      	uxtb	r1, r2
    31f8:	227f      	movs	r2, #127	; 0x7f
    31fa:	400a      	ands	r2, r1
    31fc:	b2d2      	uxtb	r2, r2
    31fe:	71da      	strb	r2, [r3, #7]
    IntFlashLdd1_OnOperationComplete(DevDataPtr->UserDataPtr);
    3200:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3202:	695b      	ldr	r3, [r3, #20]
    3204:	1c18      	adds	r0, r3, #0
    3206:	f000 fa3f 	bl	3688 <IntFlashLdd1_OnOperationComplete>
    320a:	e0f5      	b.n	33f8 <IntFlashLdd1_Main+0x2a4>
  } else {
    /* Command in progress */
    switch (DevDataPtr->CurrentOperation) {
    320c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    320e:	781b      	ldrb	r3, [r3, #0]
    3210:	2b02      	cmp	r3, #2
    3212:	d006      	beq.n	3222 <IntFlashLdd1_Main+0xce>
    3214:	2b03      	cmp	r3, #3
    3216:	d100      	bne.n	321a <IntFlashLdd1_Main+0xc6>
    3218:	e096      	b.n	3348 <IntFlashLdd1_Main+0x1f4>
    321a:	2b01      	cmp	r3, #1
    321c:	d100      	bne.n	3220 <IntFlashLdd1_Main+0xcc>
    321e:	e0cc      	b.n	33ba <IntFlashLdd1_Main+0x266>
    3220:	e0d1      	b.n	33c6 <IntFlashLdd1_Main+0x272>
      case LDD_FLASH_WRITE:
        Index = 2U;
    3222:	2302      	movs	r3, #2
    3224:	63fb      	str	r3, [r7, #60]	; 0x3c
        FTMRE_PDD_SetAddress(FTMRE_BASE_PTR, DevDataPtr->CurrentFlashAddress & ~(uint32_t)IntFlashLdd1_FLASH_WRITABLE_UNIT_MASK);
    3226:	4b76      	ldr	r3, [pc, #472]	; (3400 <IntFlashLdd1_Main+0x2ac>)
    3228:	2200      	movs	r2, #0
    322a:	705a      	strb	r2, [r3, #1]
    322c:	4a74      	ldr	r2, [pc, #464]	; (3400 <IntFlashLdd1_Main+0x2ac>)
    322e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3230:	685b      	ldr	r3, [r3, #4]
    3232:	0c1b      	lsrs	r3, r3, #16
    3234:	b2db      	uxtb	r3, r3
    3236:	7213      	strb	r3, [r2, #8]
    3238:	4b71      	ldr	r3, [pc, #452]	; (3400 <IntFlashLdd1_Main+0x2ac>)
    323a:	2201      	movs	r2, #1
    323c:	705a      	strb	r2, [r3, #1]
    323e:	4a70      	ldr	r2, [pc, #448]	; (3400 <IntFlashLdd1_Main+0x2ac>)
    3240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3242:	685b      	ldr	r3, [r3, #4]
    3244:	0a1b      	lsrs	r3, r3, #8
    3246:	b2db      	uxtb	r3, r3
    3248:	7253      	strb	r3, [r2, #9]
    324a:	4a6d      	ldr	r2, [pc, #436]	; (3400 <IntFlashLdd1_Main+0x2ac>)
    324c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    324e:	685b      	ldr	r3, [r3, #4]
    3250:	b2db      	uxtb	r3, r3
    3252:	2103      	movs	r1, #3
    3254:	438b      	bics	r3, r1
    3256:	b2db      	uxtb	r3, r3
    3258:	7213      	strb	r3, [r2, #8]
        while ((DevDataPtr->CurrentDataSize) && (Index <= 5U)) {
    325a:	e06d      	b.n	3338 <IntFlashLdd1_Main+0x1e4>
          AlignedFlashAddress = DevDataPtr->CurrentFlashAddress & ~(uint32_t)IntFlashLdd1_FLASH_WRITABLE_UNIT_MASK;
    325c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    325e:	685b      	ldr	r3, [r3, #4]
    3260:	2203      	movs	r2, #3
    3262:	4393      	bics	r3, r2
    3264:	637b      	str	r3, [r7, #52]	; 0x34
          for (j=0x00U; j<=0x03U; j++) {
    3266:	2300      	movs	r3, #0
    3268:	63bb      	str	r3, [r7, #56]	; 0x38
    326a:	e027      	b.n	32bc <IntFlashLdd1_Main+0x168>
            if ((AlignedFlashAddress < DevDataPtr->CurrentFlashAddress) || (DevDataPtr->CurrentDataSize == 0x00U)) {
    326c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    326e:	685a      	ldr	r2, [r3, #4]
    3270:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    3272:	429a      	cmp	r2, r3
    3274:	d803      	bhi.n	327e <IntFlashLdd1_Main+0x12a>
    3276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3278:	68db      	ldr	r3, [r3, #12]
    327a:	2b00      	cmp	r3, #0
    327c:	d10a      	bne.n	3294 <IntFlashLdd1_Main+0x140>
              WrittenData[j] = *(uint8_t*)AlignedFlashAddress++;
    327e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    3280:	781a      	ldrb	r2, [r3, #0]
    3282:	1c39      	adds	r1, r7, #0
    3284:	3124      	adds	r1, #36	; 0x24
    3286:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    3288:	18cb      	adds	r3, r1, r3
    328a:	701a      	strb	r2, [r3, #0]
    328c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    328e:	3301      	adds	r3, #1
    3290:	637b      	str	r3, [r7, #52]	; 0x34
    3292:	e010      	b.n	32b6 <IntFlashLdd1_Main+0x162>
            } else {
              WrittenData[j] = *(uint8_t*)DevDataPtr->CurrentUserAddress++;
    3294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3296:	689b      	ldr	r3, [r3, #8]
    3298:	1c1a      	adds	r2, r3, #0
    329a:	7811      	ldrb	r1, [r2, #0]
    329c:	1c38      	adds	r0, r7, #0
    329e:	3024      	adds	r0, #36	; 0x24
    32a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
    32a2:	1882      	adds	r2, r0, r2
    32a4:	7011      	strb	r1, [r2, #0]
    32a6:	1c5a      	adds	r2, r3, #1
    32a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    32aa:	609a      	str	r2, [r3, #8]
              DevDataPtr->CurrentDataSize--;
    32ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    32ae:	68db      	ldr	r3, [r3, #12]
    32b0:	1e5a      	subs	r2, r3, #1
    32b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    32b4:	60da      	str	r2, [r3, #12]
      case LDD_FLASH_WRITE:
        Index = 2U;
        FTMRE_PDD_SetAddress(FTMRE_BASE_PTR, DevDataPtr->CurrentFlashAddress & ~(uint32_t)IntFlashLdd1_FLASH_WRITABLE_UNIT_MASK);
        while ((DevDataPtr->CurrentDataSize) && (Index <= 5U)) {
          AlignedFlashAddress = DevDataPtr->CurrentFlashAddress & ~(uint32_t)IntFlashLdd1_FLASH_WRITABLE_UNIT_MASK;
          for (j=0x00U; j<=0x03U; j++) {
    32b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    32b8:	3301      	adds	r3, #1
    32ba:	63bb      	str	r3, [r7, #56]	; 0x38
    32bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    32be:	2b03      	cmp	r3, #3
    32c0:	d9d4      	bls.n	326c <IntFlashLdd1_Main+0x118>
            } else {
              WrittenData[j] = *(uint8_t*)DevDataPtr->CurrentUserAddress++;
              DevDataPtr->CurrentDataSize--;
            }
          }
          AlignedFlashAddress = DevDataPtr->CurrentFlashAddress & ~(uint32_t)IntFlashLdd1_FLASH_WRITABLE_UNIT_MASK;
    32c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    32c4:	685b      	ldr	r3, [r3, #4]
    32c6:	2203      	movs	r2, #3
    32c8:	4393      	bics	r3, r2
    32ca:	637b      	str	r3, [r7, #52]	; 0x34
          if ((*(uint32_t*)AlignedFlashAddress ^ *(uint32_t*)(void*)WrittenData) & *(uint32_t*)(void*)WrittenData) {
    32cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    32ce:	681b      	ldr	r3, [r3, #0]
    32d0:	43da      	mvns	r2, r3
    32d2:	1c3b      	adds	r3, r7, #0
    32d4:	3324      	adds	r3, #36	; 0x24
    32d6:	681b      	ldr	r3, [r3, #0]
    32d8:	4013      	ands	r3, r2
    32da:	d007      	beq.n	32ec <IntFlashLdd1_Main+0x198>
            /* Only erase operation can change bits from 0 to 1 value */
            DevDataPtr->CurrentErrorFlags |= LDD_FLASH_MULTIPLE_WRITE_ERROR;
    32dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    32de:	7c1b      	ldrb	r3, [r3, #16]
    32e0:	2204      	movs	r2, #4
    32e2:	4313      	orrs	r3, r2
    32e4:	b2da      	uxtb	r2, r3
    32e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    32e8:	741a      	strb	r2, [r3, #16]
    32ea:	e085      	b.n	33f8 <IntFlashLdd1_Main+0x2a4>
            return;
          }
          DevDataPtr->CurrentFlashAddress = AlignedFlashAddress + 4U;
    32ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    32ee:	1d1a      	adds	r2, r3, #4
    32f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    32f2:	605a      	str	r2, [r3, #4]
          FTMRE_PDD_SetProgrammedWord(FTMRE_BASE_PTR, Index++, WrittenData[1], WrittenData[0]);
    32f4:	4b42      	ldr	r3, [pc, #264]	; (3400 <IntFlashLdd1_Main+0x2ac>)
    32f6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    32f8:	b2d2      	uxtb	r2, r2
    32fa:	705a      	strb	r2, [r3, #1]
    32fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    32fe:	3301      	adds	r3, #1
    3300:	63fb      	str	r3, [r7, #60]	; 0x3c
    3302:	4b3f      	ldr	r3, [pc, #252]	; (3400 <IntFlashLdd1_Main+0x2ac>)
    3304:	1c3a      	adds	r2, r7, #0
    3306:	3224      	adds	r2, #36	; 0x24
    3308:	7812      	ldrb	r2, [r2, #0]
    330a:	721a      	strb	r2, [r3, #8]
    330c:	4b3c      	ldr	r3, [pc, #240]	; (3400 <IntFlashLdd1_Main+0x2ac>)
    330e:	1c3a      	adds	r2, r7, #0
    3310:	3224      	adds	r2, #36	; 0x24
    3312:	7852      	ldrb	r2, [r2, #1]
    3314:	725a      	strb	r2, [r3, #9]
          FTMRE_PDD_SetProgrammedWord(FTMRE_BASE_PTR, Index++, WrittenData[3], WrittenData[2]);
    3316:	4b3a      	ldr	r3, [pc, #232]	; (3400 <IntFlashLdd1_Main+0x2ac>)
    3318:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    331a:	b2d2      	uxtb	r2, r2
    331c:	705a      	strb	r2, [r3, #1]
    331e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    3320:	3301      	adds	r3, #1
    3322:	63fb      	str	r3, [r7, #60]	; 0x3c
    3324:	4b36      	ldr	r3, [pc, #216]	; (3400 <IntFlashLdd1_Main+0x2ac>)
    3326:	1c3a      	adds	r2, r7, #0
    3328:	3224      	adds	r2, #36	; 0x24
    332a:	7892      	ldrb	r2, [r2, #2]
    332c:	721a      	strb	r2, [r3, #8]
    332e:	4b34      	ldr	r3, [pc, #208]	; (3400 <IntFlashLdd1_Main+0x2ac>)
    3330:	1c3a      	adds	r2, r7, #0
    3332:	3224      	adds	r2, #36	; 0x24
    3334:	78d2      	ldrb	r2, [r2, #3]
    3336:	725a      	strb	r2, [r3, #9]
    /* Command in progress */
    switch (DevDataPtr->CurrentOperation) {
      case LDD_FLASH_WRITE:
        Index = 2U;
        FTMRE_PDD_SetAddress(FTMRE_BASE_PTR, DevDataPtr->CurrentFlashAddress & ~(uint32_t)IntFlashLdd1_FLASH_WRITABLE_UNIT_MASK);
        while ((DevDataPtr->CurrentDataSize) && (Index <= 5U)) {
    3338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    333a:	68db      	ldr	r3, [r3, #12]
    333c:	2b00      	cmp	r3, #0
    333e:	d046      	beq.n	33ce <IntFlashLdd1_Main+0x27a>
    3340:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    3342:	2b05      	cmp	r3, #5
    3344:	d98a      	bls.n	325c <IntFlashLdd1_Main+0x108>
          }
          DevDataPtr->CurrentFlashAddress = AlignedFlashAddress + 4U;
          FTMRE_PDD_SetProgrammedWord(FTMRE_BASE_PTR, Index++, WrittenData[1], WrittenData[0]);
          FTMRE_PDD_SetProgrammedWord(FTMRE_BASE_PTR, Index++, WrittenData[3], WrittenData[2]);
        }
        break;
    3346:	e042      	b.n	33ce <IntFlashLdd1_Main+0x27a>
      case LDD_FLASH_ERASE:
        FTMRE_PDD_SetAddress(FTMRE_BASE_PTR, DevDataPtr->CurrentFlashAddress);
    3348:	4b2d      	ldr	r3, [pc, #180]	; (3400 <IntFlashLdd1_Main+0x2ac>)
    334a:	2200      	movs	r2, #0
    334c:	705a      	strb	r2, [r3, #1]
    334e:	4a2c      	ldr	r2, [pc, #176]	; (3400 <IntFlashLdd1_Main+0x2ac>)
    3350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3352:	685b      	ldr	r3, [r3, #4]
    3354:	0c1b      	lsrs	r3, r3, #16
    3356:	b2db      	uxtb	r3, r3
    3358:	7213      	strb	r3, [r2, #8]
    335a:	4b29      	ldr	r3, [pc, #164]	; (3400 <IntFlashLdd1_Main+0x2ac>)
    335c:	2201      	movs	r2, #1
    335e:	705a      	strb	r2, [r3, #1]
    3360:	4a27      	ldr	r2, [pc, #156]	; (3400 <IntFlashLdd1_Main+0x2ac>)
    3362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3364:	685b      	ldr	r3, [r3, #4]
    3366:	0a1b      	lsrs	r3, r3, #8
    3368:	b2db      	uxtb	r3, r3
    336a:	7253      	strb	r3, [r2, #9]
    336c:	4a24      	ldr	r2, [pc, #144]	; (3400 <IntFlashLdd1_Main+0x2ac>)
    336e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3370:	685b      	ldr	r3, [r3, #4]
    3372:	b2db      	uxtb	r3, r3
    3374:	7213      	strb	r3, [r2, #8]
        DevDataPtr->CurrentFlashAddress += IntFlashLdd1_FLASH_ERASABLE_UNIT_SIZE;
    3376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3378:	685b      	ldr	r3, [r3, #4]
    337a:	2180      	movs	r1, #128	; 0x80
    337c:	0089      	lsls	r1, r1, #2
    337e:	185a      	adds	r2, r3, r1
    3380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3382:	605a      	str	r2, [r3, #4]
        DevDataPtr->CurrentDataSize -= IntFlashLdd1_FLASH_ERASABLE_UNIT_SIZE;
    3384:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3386:	68db      	ldr	r3, [r3, #12]
    3388:	491e      	ldr	r1, [pc, #120]	; (3404 <IntFlashLdd1_Main+0x2b0>)
    338a:	185a      	adds	r2, r3, r1
    338c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    338e:	60da      	str	r2, [r3, #12]
        break;
    3390:	e01e      	b.n	33d0 <IntFlashLdd1_Main+0x27c>
      case LDD_FLASH_READ:
        while (DevDataPtr->CurrentDataSize) {
          *(uint8_t*)DevDataPtr->CurrentUserAddress++ = *(uint8_t*)DevDataPtr->CurrentFlashAddress++;
    3392:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3394:	689a      	ldr	r2, [r3, #8]
    3396:	1c11      	adds	r1, r2, #0
    3398:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    339a:	685b      	ldr	r3, [r3, #4]
    339c:	1c18      	adds	r0, r3, #0
    339e:	7800      	ldrb	r0, [r0, #0]
    33a0:	7008      	strb	r0, [r1, #0]
    33a2:	1c51      	adds	r1, r2, #1
    33a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    33a6:	6091      	str	r1, [r2, #8]
    33a8:	1c5a      	adds	r2, r3, #1
    33aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    33ac:	605a      	str	r2, [r3, #4]
          DevDataPtr->CurrentDataSize--;
    33ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    33b0:	68db      	ldr	r3, [r3, #12]
    33b2:	1e5a      	subs	r2, r3, #1
    33b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    33b6:	60da      	str	r2, [r3, #12]
    33b8:	e000      	b.n	33bc <IntFlashLdd1_Main+0x268>
        FTMRE_PDD_SetAddress(FTMRE_BASE_PTR, DevDataPtr->CurrentFlashAddress);
        DevDataPtr->CurrentFlashAddress += IntFlashLdd1_FLASH_ERASABLE_UNIT_SIZE;
        DevDataPtr->CurrentDataSize -= IntFlashLdd1_FLASH_ERASABLE_UNIT_SIZE;
        break;
      case LDD_FLASH_READ:
        while (DevDataPtr->CurrentDataSize) {
    33ba:	46c0      	nop			; (mov r8, r8)
    33bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    33be:	68db      	ldr	r3, [r3, #12]
    33c0:	2b00      	cmp	r3, #0
    33c2:	d1e6      	bne.n	3392 <IntFlashLdd1_Main+0x23e>
    33c4:	e018      	b.n	33f8 <IntFlashLdd1_Main+0x2a4>
          *(uint8_t*)DevDataPtr->CurrentUserAddress++ = *(uint8_t*)DevDataPtr->CurrentFlashAddress++;
          DevDataPtr->CurrentDataSize--;
        }
        return;
      default:
        DevDataPtr->CurrentDataSize = 0U;
    33c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    33c8:	2200      	movs	r2, #0
    33ca:	60da      	str	r2, [r3, #12]
        break;
    33cc:	e000      	b.n	33d0 <IntFlashLdd1_Main+0x27c>
          }
          DevDataPtr->CurrentFlashAddress = AlignedFlashAddress + 4U;
          FTMRE_PDD_SetProgrammedWord(FTMRE_BASE_PTR, Index++, WrittenData[1], WrittenData[0]);
          FTMRE_PDD_SetProgrammedWord(FTMRE_BASE_PTR, Index++, WrittenData[3], WrittenData[2]);
        }
        break;
    33ce:	46c0      	nop			; (mov r8, r8)
      default:
        DevDataPtr->CurrentDataSize = 0U;
        break;
    }
    /* The safe routine must be aligned to 16bit word */
    SafeRoutinePtr = (LDD_FLASH_TSafeRoutinePtr)(((uint32_t)&SaveRoutineStackSpace + 1U) & ~(uint32_t)1U);
    33d0:	1c3b      	adds	r3, r7, #0
    33d2:	3308      	adds	r3, #8
    33d4:	3301      	adds	r3, #1
    33d6:	2201      	movs	r2, #1
    33d8:	4393      	bics	r3, r2
    33da:	62bb      	str	r3, [r7, #40]	; 0x28
    /* Copy the safe routine's code to a buffer on the stack */
    *(LDD_FLASH_TSafeRoutine *)(void *)SafeRoutinePtr = *(LDD_FLASH_TSafeRoutine *)(void *)&SafeRoutine;
    33dc:	4b0a      	ldr	r3, [pc, #40]	; (3408 <IntFlashLdd1_Main+0x2b4>)
    33de:	6aba      	ldr	r2, [r7, #40]	; 0x28
    33e0:	1c11      	adds	r1, r2, #0
    33e2:	1c1a      	adds	r2, r3, #0
    33e4:	231c      	movs	r3, #28
    33e6:	1c08      	adds	r0, r1, #0
    33e8:	1c11      	adds	r1, r2, #0
    33ea:	1c1a      	adds	r2, r3, #0
    33ec:	f003 ffb6 	bl	735c <memcpy>
    ((LDD_FLASH_TSafeRoutinePtr)((uint32_t)(SafeRoutinePtr) | 1U))(); /* Run the Safe routine */
    33f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    33f2:	2201      	movs	r2, #1
    33f4:	4313      	orrs	r3, r2
    33f6:	4798      	blx	r3
  }
}
    33f8:	46bd      	mov	sp, r7
    33fa:	b010      	add	sp, #64	; 0x40
    33fc:	bd80      	pop	{r7, pc}
    33fe:	46c0      	nop			; (mov r8, r8)
    3400:	40020000 	.word	0x40020000
    3404:	fffffe00 	.word	0xfffffe00
    3408:	000084c0 	.word	0x000084c0

0000340c <IntFlashLdd1_CommandCompleteInterrupt>:
**         Command complete interrupt service routine.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
PE_ISR(IntFlashLdd1_CommandCompleteInterrupt)
{
    340c:	b580      	push	{r7, lr}
    340e:	b082      	sub	sp, #8
    3410:	af00      	add	r7, sp, #0
  /* {Default RTOS Adapter} ISR parameter is passed through the global variable */
  IntFlashLdd1_TDeviceDataPtr DevDataPtr = INT_FTMRE__DEFAULT_RTOS_ISRPARAM;
    3412:	4b05      	ldr	r3, [pc, #20]	; (3428 <IntFlashLdd1_CommandCompleteInterrupt+0x1c>)
    3414:	681b      	ldr	r3, [r3, #0]
    3416:	607b      	str	r3, [r7, #4]
  IntFlashLdd1_Main((LDD_TDeviceData *)DevDataPtr);
    3418:	687b      	ldr	r3, [r7, #4]
    341a:	1c18      	adds	r0, r3, #0
    341c:	f7ff fe9a 	bl	3154 <IntFlashLdd1_Main>
}
    3420:	46bd      	mov	sp, r7
    3422:	b002      	add	sp, #8
    3424:	bd80      	pop	{r7, pc}
    3426:	46c0      	nop			; (mov r8, r8)
    3428:	1ffff0e0 	.word	0x1ffff0e0

0000342c <IIC_Init>:
**         part of the application initialization code.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
void IIC_Init(void)
{
    342c:	b580      	push	{r7, lr}
    342e:	af00      	add	r7, sp, #0
  IntI2cLdd1_DeviceDataPtr = IntI2cLdd1_Init(NULL); /* Calling init method of the inherited component */
    3430:	2000      	movs	r0, #0
    3432:	f7ff fcbd 	bl	2db0 <IntI2cLdd1_Init>
    3436:	1c02      	adds	r2, r0, #0
    3438:	4b01      	ldr	r3, [pc, #4]	; (3440 <IIC_Init+0x14>)
    343a:	601a      	str	r2, [r3, #0]
}
    343c:	46bd      	mov	sp, r7
    343e:	bd80      	pop	{r7, pc}
    3440:	1ffff1d4 	.word	0x1ffff1d4

00003444 <IFsh1_GetFlash>:
**     Description :
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
byte IFsh1_GetFlash(LDD_FLASH_TAddress Source, LDD_TData *Dest, LDD_FLASH_TDataSize Count)
{
    3444:	b590      	push	{r4, r7, lr}
    3446:	b087      	sub	sp, #28
    3448:	af00      	add	r7, sp, #0
    344a:	60f8      	str	r0, [r7, #12]
    344c:	60b9      	str	r1, [r7, #8]
    344e:	607a      	str	r2, [r7, #4]
  LDD_TError                 Result;
  
  if (IFsh1_CmdPending) {
    3450:	4b1f      	ldr	r3, [pc, #124]	; (34d0 <IFsh1_GetFlash+0x8c>)
    3452:	781b      	ldrb	r3, [r3, #0]
    3454:	2b00      	cmp	r3, #0
    3456:	d001      	beq.n	345c <IFsh1_GetFlash+0x18>
    return ERR_BUSY;
    3458:	2308      	movs	r3, #8
    345a:	e034      	b.n	34c6 <IFsh1_GetFlash+0x82>
  }
  IFsh1_CurrentCommand = IFsh1_CMD_READ;
    345c:	4b1d      	ldr	r3, [pc, #116]	; (34d4 <IFsh1_GetFlash+0x90>)
    345e:	2201      	movs	r2, #1
    3460:	601a      	str	r2, [r3, #0]
  IFsh1_CmdPending = TRUE;
    3462:	4b1b      	ldr	r3, [pc, #108]	; (34d0 <IFsh1_GetFlash+0x8c>)
    3464:	2201      	movs	r2, #1
    3466:	701a      	strb	r2, [r3, #0]
  Result = IntFlashLdd1_Read(IntFlashLdd1_DevDataPtr, Source,  Dest,  Count); /* Start reading from the flash memory */
    3468:	4b1b      	ldr	r3, [pc, #108]	; (34d8 <IFsh1_GetFlash+0x94>)
    346a:	6818      	ldr	r0, [r3, #0]
    346c:	1c3c      	adds	r4, r7, #0
    346e:	3416      	adds	r4, #22
    3470:	68f9      	ldr	r1, [r7, #12]
    3472:	68ba      	ldr	r2, [r7, #8]
    3474:	687b      	ldr	r3, [r7, #4]
    3476:	f7ff fd6d 	bl	2f54 <IntFlashLdd1_Read>
    347a:	1c03      	adds	r3, r0, #0
    347c:	8023      	strh	r3, [r4, #0]
  if (Result == ERR_OK) {              /* Command accepted? */
    347e:	1c3b      	adds	r3, r7, #0
    3480:	3316      	adds	r3, #22
    3482:	881b      	ldrh	r3, [r3, #0]
    3484:	2b00      	cmp	r3, #0
    3486:	d10e      	bne.n	34a6 <IFsh1_GetFlash+0x62>
    do {
      IntFlashLdd1_Main(IntFlashLdd1_DevDataPtr);
    3488:	4b13      	ldr	r3, [pc, #76]	; (34d8 <IFsh1_GetFlash+0x94>)
    348a:	681b      	ldr	r3, [r3, #0]
    348c:	1c18      	adds	r0, r3, #0
    348e:	f7ff fe61 	bl	3154 <IntFlashLdd1_Main>
    } while (IFsh1_CmdPending);
    3492:	4b0f      	ldr	r3, [pc, #60]	; (34d0 <IFsh1_GetFlash+0x8c>)
    3494:	781b      	ldrb	r3, [r3, #0]
    3496:	2b00      	cmp	r3, #0
    3498:	d1f6      	bne.n	3488 <IFsh1_GetFlash+0x44>
    Result = IFsh1_CmdResult;
    349a:	4b10      	ldr	r3, [pc, #64]	; (34dc <IFsh1_GetFlash+0x98>)
    349c:	781a      	ldrb	r2, [r3, #0]
    349e:	1c3b      	adds	r3, r7, #0
    34a0:	3316      	adds	r3, #22
    34a2:	801a      	strh	r2, [r3, #0]
    34a4:	e00b      	b.n	34be <IFsh1_GetFlash+0x7a>
  } else if (Result == ERR_PARAM_ADDRESS) {
    34a6:	1c3b      	adds	r3, r7, #0
    34a8:	3316      	adds	r3, #22
    34aa:	881b      	ldrh	r3, [r3, #0]
    34ac:	2b89      	cmp	r3, #137	; 0x89
    34ae:	d106      	bne.n	34be <IFsh1_GetFlash+0x7a>
    IFsh1_CmdPending = FALSE;
    34b0:	4b07      	ldr	r3, [pc, #28]	; (34d0 <IFsh1_GetFlash+0x8c>)
    34b2:	2200      	movs	r2, #0
    34b4:	701a      	strb	r2, [r3, #0]
    Result = ERR_RANGE;
    34b6:	1c3b      	adds	r3, r7, #0
    34b8:	3316      	adds	r3, #22
    34ba:	2202      	movs	r2, #2
    34bc:	801a      	strh	r2, [r3, #0]
  } else {
  }
  return (byte)Result;
    34be:	1c3b      	adds	r3, r7, #0
    34c0:	3316      	adds	r3, #22
    34c2:	881b      	ldrh	r3, [r3, #0]
    34c4:	b2db      	uxtb	r3, r3
}
    34c6:	1c18      	adds	r0, r3, #0
    34c8:	46bd      	mov	sp, r7
    34ca:	b007      	add	sp, #28
    34cc:	bd90      	pop	{r4, r7, pc}
    34ce:	46c0      	nop			; (mov r8, r8)
    34d0:	1ffff0e9 	.word	0x1ffff0e9
    34d4:	1ffff0e4 	.word	0x1ffff0e4
    34d8:	1ffff0ec 	.word	0x1ffff0ec
    34dc:	1ffff0e8 	.word	0x1ffff0e8

000034e0 <IFsh1_SetFlash>:
**     Description :
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
byte IFsh1_SetFlash(IFsh1_TDataAddress Src, IFsh1_TAddress Dst, word Count)
{
    34e0:	b590      	push	{r4, r7, lr}
    34e2:	b087      	sub	sp, #28
    34e4:	af00      	add	r7, sp, #0
    34e6:	60f8      	str	r0, [r7, #12]
    34e8:	60b9      	str	r1, [r7, #8]
    34ea:	1dbb      	adds	r3, r7, #6
    34ec:	801a      	strh	r2, [r3, #0]
  LDD_TError                 Result;

  if (IFsh1_CmdPending) {
    34ee:	4b1d      	ldr	r3, [pc, #116]	; (3564 <IFsh1_SetFlash+0x84>)
    34f0:	781b      	ldrb	r3, [r3, #0]
    34f2:	2b00      	cmp	r3, #0
    34f4:	d001      	beq.n	34fa <IFsh1_SetFlash+0x1a>
    return ERR_BUSY;
    34f6:	2308      	movs	r3, #8
    34f8:	e030      	b.n	355c <IFsh1_SetFlash+0x7c>
  }
  IFsh1_CurrentCommand = IFsh1_CMD_WRITE;
    34fa:	4b1b      	ldr	r3, [pc, #108]	; (3568 <IFsh1_SetFlash+0x88>)
    34fc:	2205      	movs	r2, #5
    34fe:	601a      	str	r2, [r3, #0]
  IFsh1_CmdPending = TRUE;
    3500:	4b18      	ldr	r3, [pc, #96]	; (3564 <IFsh1_SetFlash+0x84>)
    3502:	2201      	movs	r2, #1
    3504:	701a      	strb	r2, [r3, #0]
  Result = IntFlashLdd1_Write(IntFlashLdd1_DevDataPtr, (LDD_TData *)Src, Dst, (LDD_FLASH_TDataSize)Count); /* Start reading from the flash memory */
    3506:	4b19      	ldr	r3, [pc, #100]	; (356c <IFsh1_SetFlash+0x8c>)
    3508:	6818      	ldr	r0, [r3, #0]
    350a:	1dbb      	adds	r3, r7, #6
    350c:	881b      	ldrh	r3, [r3, #0]
    350e:	1c3c      	adds	r4, r7, #0
    3510:	3416      	adds	r4, #22
    3512:	68f9      	ldr	r1, [r7, #12]
    3514:	68ba      	ldr	r2, [r7, #8]
    3516:	f7ff fd4f 	bl	2fb8 <IntFlashLdd1_Write>
    351a:	1c03      	adds	r3, r0, #0
    351c:	8023      	strh	r3, [r4, #0]
  if (Result == ERR_OK) {
    351e:	1c3b      	adds	r3, r7, #0
    3520:	3316      	adds	r3, #22
    3522:	881b      	ldrh	r3, [r3, #0]
    3524:	2b00      	cmp	r3, #0
    3526:	d109      	bne.n	353c <IFsh1_SetFlash+0x5c>
    do {
    } while (IFsh1_CmdPending);
    3528:	4b0e      	ldr	r3, [pc, #56]	; (3564 <IFsh1_SetFlash+0x84>)
    352a:	781b      	ldrb	r3, [r3, #0]
    352c:	2b00      	cmp	r3, #0
    352e:	d1fb      	bne.n	3528 <IFsh1_SetFlash+0x48>
    Result = IFsh1_CmdResult;
    3530:	4b0f      	ldr	r3, [pc, #60]	; (3570 <IFsh1_SetFlash+0x90>)
    3532:	781a      	ldrb	r2, [r3, #0]
    3534:	1c3b      	adds	r3, r7, #0
    3536:	3316      	adds	r3, #22
    3538:	801a      	strh	r2, [r3, #0]
    353a:	e00b      	b.n	3554 <IFsh1_SetFlash+0x74>
  } else {
    IFsh1_CmdPending = FALSE;          /* Command parameter error */
    353c:	4b09      	ldr	r3, [pc, #36]	; (3564 <IFsh1_SetFlash+0x84>)
    353e:	2200      	movs	r2, #0
    3540:	701a      	strb	r2, [r3, #0]
    if (Result == ERR_PARAM_ADDRESS) {
    3542:	1c3b      	adds	r3, r7, #0
    3544:	3316      	adds	r3, #22
    3546:	881b      	ldrh	r3, [r3, #0]
    3548:	2b89      	cmp	r3, #137	; 0x89
    354a:	d103      	bne.n	3554 <IFsh1_SetFlash+0x74>
      Result = ERR_RANGE;
    354c:	1c3b      	adds	r3, r7, #0
    354e:	3316      	adds	r3, #22
    3550:	2202      	movs	r2, #2
    3552:	801a      	strh	r2, [r3, #0]
    }
  }
  return (byte)Result;
    3554:	1c3b      	adds	r3, r7, #0
    3556:	3316      	adds	r3, #22
    3558:	881b      	ldrh	r3, [r3, #0]
    355a:	b2db      	uxtb	r3, r3
}
    355c:	1c18      	adds	r0, r3, #0
    355e:	46bd      	mov	sp, r7
    3560:	b007      	add	sp, #28
    3562:	bd90      	pop	{r4, r7, pc}
    3564:	1ffff0e9 	.word	0x1ffff0e9
    3568:	1ffff0e4 	.word	0x1ffff0e4
    356c:	1ffff0ec 	.word	0x1ffff0ec
    3570:	1ffff0e8 	.word	0x1ffff0e8

00003574 <IFsh1_Init>:
**     Description :
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
void IFsh1_Init(void)
{
    3574:	b580      	push	{r7, lr}
    3576:	af00      	add	r7, sp, #0
  IntFlashLdd1_DevDataPtr = IntFlashLdd1_Init(NULL);
    3578:	2000      	movs	r0, #0
    357a:	f7ff fca1 	bl	2ec0 <IntFlashLdd1_Init>
    357e:	1c02      	adds	r2, r0, #0
    3580:	4b06      	ldr	r3, [pc, #24]	; (359c <IFsh1_Init+0x28>)
    3582:	601a      	str	r2, [r3, #0]
  IFsh1_PgEvent = 0U;                  /* No events expected */
    3584:	4b06      	ldr	r3, [pc, #24]	; (35a0 <IFsh1_Init+0x2c>)
    3586:	2200      	movs	r2, #0
    3588:	701a      	strb	r2, [r3, #0]
  IFsh1_CmdPending = FALSE;
    358a:	4b06      	ldr	r3, [pc, #24]	; (35a4 <IFsh1_Init+0x30>)
    358c:	2200      	movs	r2, #0
    358e:	701a      	strb	r2, [r3, #0]
  IFsh1_EnEvent = TRUE;                /* Remember events state */
    3590:	4b05      	ldr	r3, [pc, #20]	; (35a8 <IFsh1_Init+0x34>)
    3592:	2201      	movs	r2, #1
    3594:	701a      	strb	r2, [r3, #0]
}
    3596:	46bd      	mov	sp, r7
    3598:	bd80      	pop	{r7, pc}
    359a:	46c0      	nop			; (mov r8, r8)
    359c:	1ffff0ec 	.word	0x1ffff0ec
    35a0:	1ffff0f0 	.word	0x1ffff0f0
    35a4:	1ffff0e9 	.word	0x1ffff0e9
    35a8:	1ffff0ea 	.word	0x1ffff0ea

000035ac <IFsh1_EraseSector>:
**                           - ERR_VALUE - Flash sector erase was not
**                           successful
*/
/* ===================================================================*/
byte IFsh1_EraseSector(IFsh1_TAddress Addr)
{
    35ac:	b590      	push	{r4, r7, lr}
    35ae:	b085      	sub	sp, #20
    35b0:	af00      	add	r7, sp, #0
    35b2:	6078      	str	r0, [r7, #4]
  LDD_TError                 Result;

  if (IFsh1_CmdPending) {
    35b4:	4b1d      	ldr	r3, [pc, #116]	; (362c <IFsh1_EraseSector+0x80>)
    35b6:	781b      	ldrb	r3, [r3, #0]
    35b8:	2b00      	cmp	r3, #0
    35ba:	d001      	beq.n	35c0 <IFsh1_EraseSector+0x14>
    return ERR_BUSY;
    35bc:	2308      	movs	r3, #8
    35be:	e030      	b.n	3622 <IFsh1_EraseSector+0x76>
  }
  IFsh1_CurrentCommand = IFsh1_CMD_ERASE_SECTOR;
    35c0:	4b1b      	ldr	r3, [pc, #108]	; (3630 <IFsh1_EraseSector+0x84>)
    35c2:	2202      	movs	r2, #2
    35c4:	601a      	str	r2, [r3, #0]
  IFsh1_CmdPending = TRUE;
    35c6:	4b19      	ldr	r3, [pc, #100]	; (362c <IFsh1_EraseSector+0x80>)
    35c8:	2201      	movs	r2, #1
    35ca:	701a      	strb	r2, [r3, #0]
  Result = IntFlashLdd1_Erase(IntFlashLdd1_DevDataPtr, (LDD_FLASH_TAddress)Addr, 1U);
    35cc:	4b19      	ldr	r3, [pc, #100]	; (3634 <IFsh1_EraseSector+0x88>)
    35ce:	681a      	ldr	r2, [r3, #0]
    35d0:	1c3c      	adds	r4, r7, #0
    35d2:	340e      	adds	r4, #14
    35d4:	687b      	ldr	r3, [r7, #4]
    35d6:	1c10      	adds	r0, r2, #0
    35d8:	1c19      	adds	r1, r3, #0
    35da:	2201      	movs	r2, #1
    35dc:	f7ff fd30 	bl	3040 <IntFlashLdd1_Erase>
    35e0:	1c03      	adds	r3, r0, #0
    35e2:	8023      	strh	r3, [r4, #0]
  if (Result == ERR_OK) {
    35e4:	1c3b      	adds	r3, r7, #0
    35e6:	330e      	adds	r3, #14
    35e8:	881b      	ldrh	r3, [r3, #0]
    35ea:	2b00      	cmp	r3, #0
    35ec:	d109      	bne.n	3602 <IFsh1_EraseSector+0x56>
    do {
    } while (IFsh1_CmdPending);
    35ee:	4b0f      	ldr	r3, [pc, #60]	; (362c <IFsh1_EraseSector+0x80>)
    35f0:	781b      	ldrb	r3, [r3, #0]
    35f2:	2b00      	cmp	r3, #0
    35f4:	d1fb      	bne.n	35ee <IFsh1_EraseSector+0x42>
    Result = IFsh1_CmdResult;
    35f6:	4b10      	ldr	r3, [pc, #64]	; (3638 <IFsh1_EraseSector+0x8c>)
    35f8:	781a      	ldrb	r2, [r3, #0]
    35fa:	1c3b      	adds	r3, r7, #0
    35fc:	330e      	adds	r3, #14
    35fe:	801a      	strh	r2, [r3, #0]
    3600:	e00b      	b.n	361a <IFsh1_EraseSector+0x6e>
  } else {
    IFsh1_CmdPending = FALSE;          /* Command parameter error */
    3602:	4b0a      	ldr	r3, [pc, #40]	; (362c <IFsh1_EraseSector+0x80>)
    3604:	2200      	movs	r2, #0
    3606:	701a      	strb	r2, [r3, #0]
    if (Result == ERR_PARAM_ADDRESS) {
    3608:	1c3b      	adds	r3, r7, #0
    360a:	330e      	adds	r3, #14
    360c:	881b      	ldrh	r3, [r3, #0]
    360e:	2b89      	cmp	r3, #137	; 0x89
    3610:	d103      	bne.n	361a <IFsh1_EraseSector+0x6e>
      Result = ERR_RANGE;
    3612:	1c3b      	adds	r3, r7, #0
    3614:	330e      	adds	r3, #14
    3616:	2202      	movs	r2, #2
    3618:	801a      	strh	r2, [r3, #0]
    }
  }
  return (byte)Result;
    361a:	1c3b      	adds	r3, r7, #0
    361c:	330e      	adds	r3, #14
    361e:	881b      	ldrh	r3, [r3, #0]
    3620:	b2db      	uxtb	r3, r3
}
    3622:	1c18      	adds	r0, r3, #0
    3624:	46bd      	mov	sp, r7
    3626:	b005      	add	sp, #20
    3628:	bd90      	pop	{r4, r7, pc}
    362a:	46c0      	nop			; (mov r8, r8)
    362c:	1ffff0e9 	.word	0x1ffff0e9
    3630:	1ffff0e4 	.word	0x1ffff0e4
    3634:	1ffff0ec 	.word	0x1ffff0ec
    3638:	1ffff0e8 	.word	0x1ffff0e8

0000363c <IFsh1_SetByteFlash>:
**                           - ERR_BUSY - Device is busy 
**                           - ERR_PROTECT - Flash is write protect
*/
/* ===================================================================*/
byte IFsh1_SetByteFlash(IFsh1_TAddress Addr, byte Data)
{
    363c:	b580      	push	{r7, lr}
    363e:	b082      	sub	sp, #8
    3640:	af00      	add	r7, sp, #0
    3642:	6078      	str	r0, [r7, #4]
    3644:	1c0a      	adds	r2, r1, #0
    3646:	1cfb      	adds	r3, r7, #3
    3648:	701a      	strb	r2, [r3, #0]
  return IFsh1_SetFlash((IFsh1_TDataAddress)(void*)&Data, Addr,1U);
    364a:	1cfa      	adds	r2, r7, #3
    364c:	687b      	ldr	r3, [r7, #4]
    364e:	1c10      	adds	r0, r2, #0
    3650:	1c19      	adds	r1, r3, #0
    3652:	2201      	movs	r2, #1
    3654:	f7ff ff44 	bl	34e0 <IFsh1_SetFlash>
    3658:	1c03      	adds	r3, r0, #0
}
    365a:	1c18      	adds	r0, r3, #0
    365c:	46bd      	mov	sp, r7
    365e:	b002      	add	sp, #8
    3660:	bd80      	pop	{r7, pc}
    3662:	46c0      	nop			; (mov r8, r8)

00003664 <IFsh1_GetByteFlash>:
**                           - ERR_RANGE - Address is out of range 
**                           - ERR_BUSY - Device is busy
*/
/* ===================================================================*/
byte IFsh1_GetByteFlash(IFsh1_TAddress Addr, byte *Data)
{
    3664:	b580      	push	{r7, lr}
    3666:	b082      	sub	sp, #8
    3668:	af00      	add	r7, sp, #0
    366a:	6078      	str	r0, [r7, #4]
    366c:	6039      	str	r1, [r7, #0]
  return(IFsh1_GetFlash((LDD_FLASH_TAddress)Addr,(LDD_TData*)Data,(LDD_FLASH_TDataSize)1U));
    366e:	687a      	ldr	r2, [r7, #4]
    3670:	683b      	ldr	r3, [r7, #0]
    3672:	1c10      	adds	r0, r2, #0
    3674:	1c19      	adds	r1, r3, #0
    3676:	2201      	movs	r2, #1
    3678:	f7ff fee4 	bl	3444 <IFsh1_GetFlash>
    367c:	1c03      	adds	r3, r0, #0
}
    367e:	1c18      	adds	r0, r3, #0
    3680:	46bd      	mov	sp, r7
    3682:	b002      	add	sp, #8
    3684:	bd80      	pop	{r7, pc}
    3686:	46c0      	nop			; (mov r8, r8)

00003688 <IntFlashLdd1_OnOperationComplete>:
**     Description :
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
void IntFlashLdd1_OnOperationComplete(LDD_TUserData *UserDataPtr)
{
    3688:	b580      	push	{r7, lr}
    368a:	b082      	sub	sp, #8
    368c:	af00      	add	r7, sp, #0
    368e:	6078      	str	r0, [r7, #4]
  (void)UserDataPtr;                   /* Parameter is not used, suppress unused argument warning */
  IFsh1_CmdResult = ERR_OK;            /* No error appears */
    3690:	4b11      	ldr	r3, [pc, #68]	; (36d8 <IntFlashLdd1_OnOperationComplete+0x50>)
    3692:	2200      	movs	r2, #0
    3694:	701a      	strb	r2, [r3, #0]
  switch (IFsh1_CurrentCommand) {
    3696:	4b11      	ldr	r3, [pc, #68]	; (36dc <IntFlashLdd1_OnOperationComplete+0x54>)
    3698:	681b      	ldr	r3, [r3, #0]
    369a:	2b05      	cmp	r3, #5
    369c:	d108      	bne.n	36b0 <IntFlashLdd1_OnOperationComplete+0x28>
    case IFsh1_CMD_WRITE:
      IFsh1_CmdPending = FALSE;        /* Command is finished */
    369e:	4b10      	ldr	r3, [pc, #64]	; (36e0 <IntFlashLdd1_OnOperationComplete+0x58>)
    36a0:	2200      	movs	r2, #0
    36a2:	701a      	strb	r2, [r3, #0]
      break;
    36a4:	46c0      	nop			; (mov r8, r8)
    default:
      IFsh1_CmdPending = FALSE;        /* Command is finished */
      return;
  }
  if (IFsh1_EnEvent == TRUE) {
    36a6:	4b0f      	ldr	r3, [pc, #60]	; (36e4 <IntFlashLdd1_OnOperationComplete+0x5c>)
    36a8:	781b      	ldrb	r3, [r3, #0]
    36aa:	2b01      	cmp	r3, #1
    36ac:	d110      	bne.n	36d0 <IntFlashLdd1_OnOperationComplete+0x48>
    36ae:	e003      	b.n	36b8 <IntFlashLdd1_OnOperationComplete+0x30>
  switch (IFsh1_CurrentCommand) {
    case IFsh1_CMD_WRITE:
      IFsh1_CmdPending = FALSE;        /* Command is finished */
      break;
    default:
      IFsh1_CmdPending = FALSE;        /* Command is finished */
    36b0:	4b0b      	ldr	r3, [pc, #44]	; (36e0 <IntFlashLdd1_OnOperationComplete+0x58>)
    36b2:	2200      	movs	r2, #0
    36b4:	701a      	strb	r2, [r3, #0]
      return;
    36b6:	e00b      	b.n	36d0 <IntFlashLdd1_OnOperationComplete+0x48>
  }
  if (IFsh1_EnEvent == TRUE) {
    if (IFsh1_PgEvent == 1U) {         /* OnPageWriteEnd events expected */
    36b8:	4b0b      	ldr	r3, [pc, #44]	; (36e8 <IntFlashLdd1_OnOperationComplete+0x60>)
    36ba:	781b      	ldrb	r3, [r3, #0]
    36bc:	2b01      	cmp	r3, #1
    36be:	d105      	bne.n	36cc <IntFlashLdd1_OnOperationComplete+0x44>
      IFsh1_PgEvent = 0U;
    36c0:	4b09      	ldr	r3, [pc, #36]	; (36e8 <IntFlashLdd1_OnOperationComplete+0x60>)
    36c2:	2200      	movs	r2, #0
    36c4:	701a      	strb	r2, [r3, #0]
      IFsh1_OnWritePageEnd();
    36c6:	f001 f9a9 	bl	4a1c <IFsh1_OnWritePageEnd>
    36ca:	e001      	b.n	36d0 <IntFlashLdd1_OnOperationComplete+0x48>
    } else {
      IFsh1_OnWriteEnd();
    36cc:	f001 f9aa 	bl	4a24 <IFsh1_OnWriteEnd>
    }
  }
}
    36d0:	46bd      	mov	sp, r7
    36d2:	b002      	add	sp, #8
    36d4:	bd80      	pop	{r7, pc}
    36d6:	46c0      	nop			; (mov r8, r8)
    36d8:	1ffff0e8 	.word	0x1ffff0e8
    36dc:	1ffff0e4 	.word	0x1ffff0e4
    36e0:	1ffff0e9 	.word	0x1ffff0e9
    36e4:	1ffff0ea 	.word	0x1ffff0ea
    36e8:	1ffff0f0 	.word	0x1ffff0f0

000036ec <IntFlashLdd1_OnError>:
**     Description :
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
void IntFlashLdd1_OnError(LDD_TUserData *UserDataPtr)
{
    36ec:	b580      	push	{r7, lr}
    36ee:	b086      	sub	sp, #24
    36f0:	af00      	add	r7, sp, #0
    36f2:	6078      	str	r0, [r7, #4]
  LDD_FLASH_TErrorStatus FLASH_LDD_ErrorStatus;

  (void)UserDataPtr;                   /* Parameter is not used, suppress unused argument warning */
  IFsh1_CmdPending = FALSE;
    36f4:	4b0f      	ldr	r3, [pc, #60]	; (3734 <IntFlashLdd1_OnError+0x48>)
    36f6:	2200      	movs	r2, #0
    36f8:	701a      	strb	r2, [r3, #0]
  IFsh1_CurrentCommand = IFsh1_CMD_NONE;
    36fa:	4b0f      	ldr	r3, [pc, #60]	; (3738 <IntFlashLdd1_OnError+0x4c>)
    36fc:	2200      	movs	r2, #0
    36fe:	601a      	str	r2, [r3, #0]
  IntFlashLdd1_GetError(IntFlashLdd1_DevDataPtr, &FLASH_LDD_ErrorStatus);
    3700:	4b0e      	ldr	r3, [pc, #56]	; (373c <IntFlashLdd1_OnError+0x50>)
    3702:	681a      	ldr	r2, [r3, #0]
    3704:	1c3b      	adds	r3, r7, #0
    3706:	3308      	adds	r3, #8
    3708:	1c10      	adds	r0, r2, #0
    370a:	1c19      	adds	r1, r3, #0
    370c:	f7ff fcdc 	bl	30c8 <IntFlashLdd1_GetError>
  if (FLASH_LDD_ErrorStatus.CurrentErrorFlags & LDD_FLASH_PROTECTION_VIOLATION) {
    3710:	1c3b      	adds	r3, r7, #0
    3712:	3308      	adds	r3, #8
    3714:	789b      	ldrb	r3, [r3, #2]
    3716:	1c1a      	adds	r2, r3, #0
    3718:	2310      	movs	r3, #16
    371a:	4013      	ands	r3, r2
    371c:	d003      	beq.n	3726 <IntFlashLdd1_OnError+0x3a>
    IFsh1_CmdResult = ERR_PROTECT;     /* Protection violation */
    371e:	4b08      	ldr	r3, [pc, #32]	; (3740 <IntFlashLdd1_OnError+0x54>)
    3720:	2216      	movs	r2, #22
    3722:	701a      	strb	r2, [r3, #0]
    3724:	e002      	b.n	372c <IntFlashLdd1_OnError+0x40>
  } else {
    IFsh1_CmdResult = ERR_VALUE;       /* Access error or Read collision error */
    3726:	4b06      	ldr	r3, [pc, #24]	; (3740 <IntFlashLdd1_OnError+0x54>)
    3728:	2203      	movs	r2, #3
    372a:	701a      	strb	r2, [r3, #0]
  }
}
    372c:	46bd      	mov	sp, r7
    372e:	b006      	add	sp, #24
    3730:	bd80      	pop	{r7, pc}
    3732:	46c0      	nop			; (mov r8, r8)
    3734:	1ffff0e9 	.word	0x1ffff0e9
    3738:	1ffff0e4 	.word	0x1ffff0e4
    373c:	1ffff0ec 	.word	0x1ffff0ec
    3740:	1ffff0e8 	.word	0x1ffff0e8

00003744 <GPIO3_Init>:
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* GPIO3_Init(LDD_TUserData *UserDataPtr)
{
    3744:	b580      	push	{r7, lr}
    3746:	b084      	sub	sp, #16
    3748:	af00      	add	r7, sp, #0
    374a:	6078      	str	r0, [r7, #4]
  /* Allocate LDD device structure */
  GPIO3_TDeviceData *DeviceDataPrv;

  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    374c:	4b0c      	ldr	r3, [pc, #48]	; (3780 <GPIO3_Init+0x3c>)
    374e:	60fb      	str	r3, [r7, #12]
  /* Save RTOS Device structure */
  DeviceDataPrv->UserData = UserDataPtr; /* Store the RTOS device structure */
    3750:	68fb      	ldr	r3, [r7, #12]
    3752:	687a      	ldr	r2, [r7, #4]
    3754:	601a      	str	r2, [r3, #0]
  /* GPIOC_PDOR: PDO&=~0x24 */
  GPIOC_PDOR &= (uint32_t)~(uint32_t)(GPIO_PDOR_PDO(0x24));
    3756:	4b0b      	ldr	r3, [pc, #44]	; (3784 <GPIO3_Init+0x40>)
    3758:	4a0a      	ldr	r2, [pc, #40]	; (3784 <GPIO3_Init+0x40>)
    375a:	6812      	ldr	r2, [r2, #0]
    375c:	2124      	movs	r1, #36	; 0x24
    375e:	438a      	bics	r2, r1
    3760:	601a      	str	r2, [r3, #0]
  /* GPIOC_PDDR: PDD|=0x24 */
  GPIOC_PDDR |= GPIO_PDDR_PDD(0x24);
    3762:	4b08      	ldr	r3, [pc, #32]	; (3784 <GPIO3_Init+0x40>)
    3764:	4a07      	ldr	r2, [pc, #28]	; (3784 <GPIO3_Init+0x40>)
    3766:	6952      	ldr	r2, [r2, #20]
    3768:	2124      	movs	r1, #36	; 0x24
    376a:	430a      	orrs	r2, r1
    376c:	615a      	str	r2, [r3, #20]
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_GPIO3_ID,DeviceDataPrv);
    376e:	4b06      	ldr	r3, [pc, #24]	; (3788 <GPIO3_Init+0x44>)
    3770:	68fa      	ldr	r2, [r7, #12]
    3772:	615a      	str	r2, [r3, #20]
  return ((LDD_TDeviceData *)DeviceDataPrv);
    3774:	68fb      	ldr	r3, [r7, #12]
}
    3776:	1c18      	adds	r0, r3, #0
    3778:	46bd      	mov	sp, r7
    377a:	b004      	add	sp, #16
    377c:	bd80      	pop	{r7, pc}
    377e:	46c0      	nop			; (mov r8, r8)
    3780:	1ffff0f4 	.word	0x1ffff0f4
    3784:	400ff080 	.word	0x400ff080
    3788:	1ffff074 	.word	0x1ffff074

0000378c <GPIO3_SetFieldValue>:
**                           the pin which has index 1 within the given
**                           bit field, etc.
*/
/* ===================================================================*/
void GPIO3_SetFieldValue(LDD_TDeviceData *DeviceDataPtr, LDD_GPIO_TBitField Field, GPIO3_TFieldValue Value)
{
    378c:	b580      	push	{r7, lr}
    378e:	b084      	sub	sp, #16
    3790:	af00      	add	r7, sp, #0
    3792:	60f8      	str	r0, [r7, #12]
    3794:	60b9      	str	r1, [r7, #8]
    3796:	607a      	str	r2, [r7, #4]
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  switch (Field) {                     /* no break */
    3798:	68bb      	ldr	r3, [r7, #8]
    379a:	2b00      	cmp	r3, #0
    379c:	d002      	beq.n	37a4 <GPIO3_SetFieldValue+0x18>
    379e:	2b01      	cmp	r3, #1
    37a0:	d00e      	beq.n	37c0 <GPIO3_SetFieldValue+0x34>
    37a2:	e01b      	b.n	37dc <GPIO3_SetFieldValue+0x50>
    case AHI2: {                       /* bit field #0 */
      GPIO_PDD_SetPortDataOutput(GPIO3_MODULE_BASE_ADDRESS,
    37a4:	4b0f      	ldr	r3, [pc, #60]	; (37e4 <GPIO3_SetFieldValue+0x58>)
    37a6:	4a0f      	ldr	r2, [pc, #60]	; (37e4 <GPIO3_SetFieldValue+0x58>)
    37a8:	6812      	ldr	r2, [r2, #0]
    37aa:	2104      	movs	r1, #4
    37ac:	1c10      	adds	r0, r2, #0
    37ae:	4388      	bics	r0, r1
    37b0:	1c01      	adds	r1, r0, #0
    37b2:	687a      	ldr	r2, [r7, #4]
    37b4:	0090      	lsls	r0, r2, #2
    37b6:	2204      	movs	r2, #4
    37b8:	4002      	ands	r2, r0
    37ba:	430a      	orrs	r2, r1
    37bc:	601a      	str	r2, [r3, #0]
        | (
          ((GPIO3_TPortValue)(Value << GPIO3_AHI2_START_BIT))
          & ((GPIO3_TPortValue)GPIO3_AHI2_MASK)
        )
      );
      break;
    37be:	e00e      	b.n	37de <GPIO3_SetFieldValue+0x52>
    }
    case ALO: {                        /* bit field #1 */
      GPIO_PDD_SetPortDataOutput(GPIO3_MODULE_BASE_ADDRESS,
    37c0:	4b08      	ldr	r3, [pc, #32]	; (37e4 <GPIO3_SetFieldValue+0x58>)
    37c2:	4a08      	ldr	r2, [pc, #32]	; (37e4 <GPIO3_SetFieldValue+0x58>)
    37c4:	6812      	ldr	r2, [r2, #0]
    37c6:	2120      	movs	r1, #32
    37c8:	1c10      	adds	r0, r2, #0
    37ca:	4388      	bics	r0, r1
    37cc:	1c01      	adds	r1, r0, #0
    37ce:	687a      	ldr	r2, [r7, #4]
    37d0:	0150      	lsls	r0, r2, #5
    37d2:	2220      	movs	r2, #32
    37d4:	4002      	ands	r2, r0
    37d6:	430a      	orrs	r2, r1
    37d8:	601a      	str	r2, [r3, #0]
        | (
          ((GPIO3_TPortValue)(Value << GPIO3_ALO_START_BIT))
          & ((GPIO3_TPortValue)GPIO3_ALO_MASK)
        )
      );
      break;
    37da:	e000      	b.n	37de <GPIO3_SetFieldValue+0x52>
    }
    default:
      break;                           /* Invalid Field is not treated, result is undefined */
    37dc:	46c0      	nop			; (mov r8, r8)
  } /* switch (Field) */
}
    37de:	46bd      	mov	sp, r7
    37e0:	b004      	add	sp, #16
    37e2:	bd80      	pop	{r7, pc}
    37e4:	400ff080 	.word	0x400ff080

000037e8 <GPIO2_Init>:
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* GPIO2_Init(LDD_TUserData *UserDataPtr)
{
    37e8:	b580      	push	{r7, lr}
    37ea:	b084      	sub	sp, #16
    37ec:	af00      	add	r7, sp, #0
    37ee:	6078      	str	r0, [r7, #4]
  /* Allocate LDD device structure */
  GPIO2_TDeviceData *DeviceDataPrv;

  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    37f0:	4b0c      	ldr	r3, [pc, #48]	; (3824 <GPIO2_Init+0x3c>)
    37f2:	60fb      	str	r3, [r7, #12]
  /* Save RTOS Device structure */
  DeviceDataPrv->UserData = UserDataPtr; /* Store the RTOS device structure */
    37f4:	68fb      	ldr	r3, [r7, #12]
    37f6:	687a      	ldr	r2, [r7, #4]
    37f8:	601a      	str	r2, [r3, #0]
  /* GPIOB_PDOR: PDO&=~0x18000020 */
  GPIOB_PDOR &= (uint32_t)~(uint32_t)(GPIO_PDOR_PDO(0x18000020));
    37fa:	4b0b      	ldr	r3, [pc, #44]	; (3828 <GPIO2_Init+0x40>)
    37fc:	4a0a      	ldr	r2, [pc, #40]	; (3828 <GPIO2_Init+0x40>)
    37fe:	6811      	ldr	r1, [r2, #0]
    3800:	4a0a      	ldr	r2, [pc, #40]	; (382c <GPIO2_Init+0x44>)
    3802:	400a      	ands	r2, r1
    3804:	601a      	str	r2, [r3, #0]
  /* GPIOB_PDDR: PDD|=0x18000020 */
  GPIOB_PDDR |= GPIO_PDDR_PDD(0x18000020);
    3806:	4b08      	ldr	r3, [pc, #32]	; (3828 <GPIO2_Init+0x40>)
    3808:	4a07      	ldr	r2, [pc, #28]	; (3828 <GPIO2_Init+0x40>)
    380a:	6952      	ldr	r2, [r2, #20]
    380c:	4908      	ldr	r1, [pc, #32]	; (3830 <GPIO2_Init+0x48>)
    380e:	430a      	orrs	r2, r1
    3810:	615a      	str	r2, [r3, #20]
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_GPIO2_ID,DeviceDataPrv);
    3812:	4b08      	ldr	r3, [pc, #32]	; (3834 <GPIO2_Init+0x4c>)
    3814:	68fa      	ldr	r2, [r7, #12]
    3816:	611a      	str	r2, [r3, #16]
  return ((LDD_TDeviceData *)DeviceDataPrv);
    3818:	68fb      	ldr	r3, [r7, #12]
}
    381a:	1c18      	adds	r0, r3, #0
    381c:	46bd      	mov	sp, r7
    381e:	b004      	add	sp, #16
    3820:	bd80      	pop	{r7, pc}
    3822:	46c0      	nop			; (mov r8, r8)
    3824:	1ffff0f8 	.word	0x1ffff0f8
    3828:	400ff040 	.word	0x400ff040
    382c:	e7ffffdf 	.word	0xe7ffffdf
    3830:	18000020 	.word	0x18000020
    3834:	1ffff074 	.word	0x1ffff074

00003838 <GPIO2_SetFieldValue>:
**                           the pin which has index 1 within the given
**                           bit field, etc.
*/
/* ===================================================================*/
void GPIO2_SetFieldValue(LDD_TDeviceData *DeviceDataPtr, LDD_GPIO_TBitField Field, GPIO2_TFieldValue Value)
{
    3838:	b580      	push	{r7, lr}
    383a:	b084      	sub	sp, #16
    383c:	af00      	add	r7, sp, #0
    383e:	60f8      	str	r0, [r7, #12]
    3840:	60b9      	str	r1, [r7, #8]
    3842:	607a      	str	r2, [r7, #4]
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  switch (Field) {                     /* no break */
    3844:	68bb      	ldr	r3, [r7, #8]
    3846:	2b01      	cmp	r3, #1
    3848:	d010      	beq.n	386c <GPIO2_SetFieldValue+0x34>
    384a:	d302      	bcc.n	3852 <GPIO2_SetFieldValue+0x1a>
    384c:	2b02      	cmp	r3, #2
    384e:	d01a      	beq.n	3886 <GPIO2_SetFieldValue+0x4e>
    3850:	e027      	b.n	38a2 <GPIO2_SetFieldValue+0x6a>
    case ESF: {                        /* bit field #0 */
      GPIO_PDD_SetPortDataOutput(GPIO2_MODULE_BASE_ADDRESS,
    3852:	4b16      	ldr	r3, [pc, #88]	; (38ac <GPIO2_SetFieldValue+0x74>)
    3854:	4a15      	ldr	r2, [pc, #84]	; (38ac <GPIO2_SetFieldValue+0x74>)
    3856:	6811      	ldr	r1, [r2, #0]
    3858:	4a15      	ldr	r2, [pc, #84]	; (38b0 <GPIO2_SetFieldValue+0x78>)
    385a:	4011      	ands	r1, r2
    385c:	687a      	ldr	r2, [r7, #4]
    385e:	0710      	lsls	r0, r2, #28
    3860:	2280      	movs	r2, #128	; 0x80
    3862:	0552      	lsls	r2, r2, #21
    3864:	4002      	ands	r2, r0
    3866:	430a      	orrs	r2, r1
    3868:	601a      	str	r2, [r3, #0]
        | (
          ((GPIO2_TPortValue)(Value << GPIO2_ESF_START_BIT))
          & ((GPIO2_TPortValue)GPIO2_ESF_MASK)
        )
      );
      break;
    386a:	e01b      	b.n	38a4 <GPIO2_SetFieldValue+0x6c>
    }
    case RST_A4935: {                  /* bit field #1 */
      GPIO_PDD_SetPortDataOutput(GPIO2_MODULE_BASE_ADDRESS,
    386c:	4b0f      	ldr	r3, [pc, #60]	; (38ac <GPIO2_SetFieldValue+0x74>)
    386e:	4a0f      	ldr	r2, [pc, #60]	; (38ac <GPIO2_SetFieldValue+0x74>)
    3870:	6811      	ldr	r1, [r2, #0]
    3872:	4a10      	ldr	r2, [pc, #64]	; (38b4 <GPIO2_SetFieldValue+0x7c>)
    3874:	4011      	ands	r1, r2
    3876:	687a      	ldr	r2, [r7, #4]
    3878:	06d0      	lsls	r0, r2, #27
    387a:	2280      	movs	r2, #128	; 0x80
    387c:	0512      	lsls	r2, r2, #20
    387e:	4002      	ands	r2, r0
    3880:	430a      	orrs	r2, r1
    3882:	601a      	str	r2, [r3, #0]
        | (
          ((GPIO2_TPortValue)(Value << GPIO2_RST_A4935_START_BIT))
          & ((GPIO2_TPortValue)GPIO2_RST_A4935_MASK)
        )
      );
      break;
    3884:	e00e      	b.n	38a4 <GPIO2_SetFieldValue+0x6c>
    }
    case COAST: {                      /* bit field #2 */
      GPIO_PDD_SetPortDataOutput(GPIO2_MODULE_BASE_ADDRESS,
    3886:	4b09      	ldr	r3, [pc, #36]	; (38ac <GPIO2_SetFieldValue+0x74>)
    3888:	4a08      	ldr	r2, [pc, #32]	; (38ac <GPIO2_SetFieldValue+0x74>)
    388a:	6812      	ldr	r2, [r2, #0]
    388c:	2120      	movs	r1, #32
    388e:	1c10      	adds	r0, r2, #0
    3890:	4388      	bics	r0, r1
    3892:	1c01      	adds	r1, r0, #0
    3894:	687a      	ldr	r2, [r7, #4]
    3896:	0150      	lsls	r0, r2, #5
    3898:	2220      	movs	r2, #32
    389a:	4002      	ands	r2, r0
    389c:	430a      	orrs	r2, r1
    389e:	601a      	str	r2, [r3, #0]
        | (
          ((GPIO2_TPortValue)(Value << GPIO2_COAST_START_BIT))
          & ((GPIO2_TPortValue)GPIO2_COAST_MASK)
        )
      );
      break;
    38a0:	e000      	b.n	38a4 <GPIO2_SetFieldValue+0x6c>
    }
    default:
      break;                           /* Invalid Field is not treated, result is undefined */
    38a2:	46c0      	nop			; (mov r8, r8)
  } /* switch (Field) */
}
    38a4:	46bd      	mov	sp, r7
    38a6:	b004      	add	sp, #16
    38a8:	bd80      	pop	{r7, pc}
    38aa:	46c0      	nop			; (mov r8, r8)
    38ac:	400ff040 	.word	0x400ff040
    38b0:	efffffff 	.word	0xefffffff
    38b4:	f7ffffff 	.word	0xf7ffffff

000038b8 <GPIO1_Init>:
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* GPIO1_Init(LDD_TUserData *UserDataPtr)
{
    38b8:	b580      	push	{r7, lr}
    38ba:	b084      	sub	sp, #16
    38bc:	af00      	add	r7, sp, #0
    38be:	6078      	str	r0, [r7, #4]
  /* Allocate LDD device structure */
  GPIO1_TDeviceData *DeviceDataPrv;

  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    38c0:	4b10      	ldr	r3, [pc, #64]	; (3904 <GPIO1_Init+0x4c>)
    38c2:	60fb      	str	r3, [r7, #12]
  /* Save RTOS Device structure */
  DeviceDataPrv->UserData = UserDataPtr; /* Store the RTOS device structure */
    38c4:	68fb      	ldr	r3, [r7, #12]
    38c6:	687a      	ldr	r2, [r7, #4]
    38c8:	601a      	str	r2, [r3, #0]
  /* GPIOA_PDOR: PDO&=~0xC0062000 */
  GPIOA_PDOR &= (uint32_t)~(uint32_t)(GPIO_PDOR_PDO(0xC0062000));
    38ca:	4b0f      	ldr	r3, [pc, #60]	; (3908 <GPIO1_Init+0x50>)
    38cc:	4a0e      	ldr	r2, [pc, #56]	; (3908 <GPIO1_Init+0x50>)
    38ce:	6811      	ldr	r1, [r2, #0]
    38d0:	4a0e      	ldr	r2, [pc, #56]	; (390c <GPIO1_Init+0x54>)
    38d2:	400a      	ands	r2, r1
    38d4:	601a      	str	r2, [r3, #0]
  /* GPIOA_PIDR: PID&=~0x00010002 */
  GPIOA_PIDR &= (uint32_t)~(uint32_t)(GPIO_PIDR_PID(0x00010002));
    38d6:	4b0c      	ldr	r3, [pc, #48]	; (3908 <GPIO1_Init+0x50>)
    38d8:	4a0b      	ldr	r2, [pc, #44]	; (3908 <GPIO1_Init+0x50>)
    38da:	6991      	ldr	r1, [r2, #24]
    38dc:	4a0c      	ldr	r2, [pc, #48]	; (3910 <GPIO1_Init+0x58>)
    38de:	400a      	ands	r2, r1
    38e0:	619a      	str	r2, [r3, #24]
  /* GPIOA_PDDR: PDD&=~0x00010002,PDD|=0xC0062000 */
  GPIOA_PDDR = (uint32_t)((GPIOA_PDDR & (uint32_t)~(uint32_t)(
    38e2:	4b09      	ldr	r3, [pc, #36]	; (3908 <GPIO1_Init+0x50>)
    38e4:	4a08      	ldr	r2, [pc, #32]	; (3908 <GPIO1_Init+0x50>)
    38e6:	6951      	ldr	r1, [r2, #20]
    38e8:	4a0a      	ldr	r2, [pc, #40]	; (3914 <GPIO1_Init+0x5c>)
    38ea:	400a      	ands	r2, r1
    38ec:	490a      	ldr	r1, [pc, #40]	; (3918 <GPIO1_Init+0x60>)
    38ee:	430a      	orrs	r2, r1
    38f0:	615a      	str	r2, [r3, #20]
                GPIO_PDDR_PDD(0x00010002)
               )) | (uint32_t)(
                GPIO_PDDR_PDD(0xC0062000)
               ));
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_GPIO1_ID,DeviceDataPrv);
    38f2:	4b0a      	ldr	r3, [pc, #40]	; (391c <GPIO1_Init+0x64>)
    38f4:	68fa      	ldr	r2, [r7, #12]
    38f6:	60da      	str	r2, [r3, #12]
  return ((LDD_TDeviceData *)DeviceDataPrv);
    38f8:	68fb      	ldr	r3, [r7, #12]
}
    38fa:	1c18      	adds	r0, r3, #0
    38fc:	46bd      	mov	sp, r7
    38fe:	b004      	add	sp, #16
    3900:	bd80      	pop	{r7, pc}
    3902:	46c0      	nop			; (mov r8, r8)
    3904:	1ffff0fc 	.word	0x1ffff0fc
    3908:	400ff000 	.word	0x400ff000
    390c:	3ff9dfff 	.word	0x3ff9dfff
    3910:	fffefffd 	.word	0xfffefffd
    3914:	3ff8dffd 	.word	0x3ff8dffd
    3918:	c0062000 	.word	0xc0062000
    391c:	1ffff074 	.word	0x1ffff074

00003920 <GPIO1_SetFieldValue>:
**                           the pin which has index 1 within the given
**                           bit field, etc.
*/
/* ===================================================================*/
void GPIO1_SetFieldValue(LDD_TDeviceData *DeviceDataPtr, LDD_GPIO_TBitField Field, GPIO1_TFieldValue Value)
{
    3920:	b580      	push	{r7, lr}
    3922:	b084      	sub	sp, #16
    3924:	af00      	add	r7, sp, #0
    3926:	60f8      	str	r0, [r7, #12]
    3928:	60b9      	str	r1, [r7, #8]
    392a:	607a      	str	r2, [r7, #4]
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  switch (Field) {                     /* no break */
    392c:	68bb      	ldr	r3, [r7, #8]
    392e:	2b06      	cmp	r3, #6
    3930:	d85e      	bhi.n	39f0 <GPIO1_SetFieldValue+0xd0>
    3932:	68bb      	ldr	r3, [r7, #8]
    3934:	009a      	lsls	r2, r3, #2
    3936:	4b30      	ldr	r3, [pc, #192]	; (39f8 <GPIO1_SetFieldValue+0xd8>)
    3938:	18d3      	adds	r3, r2, r3
    393a:	681b      	ldr	r3, [r3, #0]
    393c:	469f      	mov	pc, r3
    case CCEN: {                       /* bit field #0 */
      GPIO_PDD_SetPortDataOutput(GPIO1_MODULE_BASE_ADDRESS,
    393e:	4b2f      	ldr	r3, [pc, #188]	; (39fc <GPIO1_SetFieldValue+0xdc>)
    3940:	4a2e      	ldr	r2, [pc, #184]	; (39fc <GPIO1_SetFieldValue+0xdc>)
    3942:	6811      	ldr	r1, [r2, #0]
    3944:	4a2e      	ldr	r2, [pc, #184]	; (3a00 <GPIO1_SetFieldValue+0xe0>)
    3946:	4011      	ands	r1, r2
    3948:	687a      	ldr	r2, [r7, #4]
    394a:	0350      	lsls	r0, r2, #13
    394c:	2280      	movs	r2, #128	; 0x80
    394e:	0192      	lsls	r2, r2, #6
    3950:	4002      	ands	r2, r0
    3952:	430a      	orrs	r2, r1
    3954:	601a      	str	r2, [r3, #0]
        | (
          ((GPIO1_TPortValue)(Value << GPIO1_CCEN_START_BIT))
          & ((GPIO1_TPortValue)GPIO1_CCEN_MASK)
        )
      );
      break;
    3956:	e04c      	b.n	39f2 <GPIO1_SetFieldValue+0xd2>
    }
    case CHI: {                        /* bit field #1 */
      GPIO_PDD_SetPortDataOutput(GPIO1_MODULE_BASE_ADDRESS,
    3958:	4b28      	ldr	r3, [pc, #160]	; (39fc <GPIO1_SetFieldValue+0xdc>)
    395a:	4a28      	ldr	r2, [pc, #160]	; (39fc <GPIO1_SetFieldValue+0xdc>)
    395c:	6811      	ldr	r1, [r2, #0]
    395e:	4a29      	ldr	r2, [pc, #164]	; (3a04 <GPIO1_SetFieldValue+0xe4>)
    3960:	4011      	ands	r1, r2
    3962:	687a      	ldr	r2, [r7, #4]
    3964:	0490      	lsls	r0, r2, #18
    3966:	2280      	movs	r2, #128	; 0x80
    3968:	02d2      	lsls	r2, r2, #11
    396a:	4002      	ands	r2, r0
    396c:	430a      	orrs	r2, r1
    396e:	601a      	str	r2, [r3, #0]
        | (
          ((GPIO1_TPortValue)(Value << GPIO1_CHI_START_BIT))
          & ((GPIO1_TPortValue)GPIO1_CHI_MASK)
        )
      );
      break;
    3970:	e03f      	b.n	39f2 <GPIO1_SetFieldValue+0xd2>
    }
    case CLO: {                        /* bit field #2 */
      GPIO_PDD_SetPortDataOutput(GPIO1_MODULE_BASE_ADDRESS,
    3972:	4b22      	ldr	r3, [pc, #136]	; (39fc <GPIO1_SetFieldValue+0xdc>)
    3974:	4a21      	ldr	r2, [pc, #132]	; (39fc <GPIO1_SetFieldValue+0xdc>)
    3976:	6812      	ldr	r2, [r2, #0]
    3978:	0052      	lsls	r2, r2, #1
    397a:	0851      	lsrs	r1, r2, #1
    397c:	687a      	ldr	r2, [r7, #4]
    397e:	07d2      	lsls	r2, r2, #31
    3980:	430a      	orrs	r2, r1
    3982:	601a      	str	r2, [r3, #0]
        | (
          ((GPIO1_TPortValue)(Value << GPIO1_CLO_START_BIT))
          & ((GPIO1_TPortValue)GPIO1_CLO_MASK)
        )
      );
      break;
    3984:	e035      	b.n	39f2 <GPIO1_SetFieldValue+0xd2>
    }
    case BLO: {                        /* bit field #3 */
      GPIO_PDD_SetPortDataOutput(GPIO1_MODULE_BASE_ADDRESS,
    3986:	4b1d      	ldr	r3, [pc, #116]	; (39fc <GPIO1_SetFieldValue+0xdc>)
    3988:	4a1c      	ldr	r2, [pc, #112]	; (39fc <GPIO1_SetFieldValue+0xdc>)
    398a:	6811      	ldr	r1, [r2, #0]
    398c:	4a1e      	ldr	r2, [pc, #120]	; (3a08 <GPIO1_SetFieldValue+0xe8>)
    398e:	4011      	ands	r1, r2
    3990:	687a      	ldr	r2, [r7, #4]
    3992:	0790      	lsls	r0, r2, #30
    3994:	2280      	movs	r2, #128	; 0x80
    3996:	05d2      	lsls	r2, r2, #23
    3998:	4002      	ands	r2, r0
    399a:	430a      	orrs	r2, r1
    399c:	601a      	str	r2, [r3, #0]
        | (
          ((GPIO1_TPortValue)(Value << GPIO1_BLO_START_BIT))
          & ((GPIO1_TPortValue)GPIO1_BLO_MASK)
        )
      );
      break;
    399e:	e028      	b.n	39f2 <GPIO1_SetFieldValue+0xd2>
    }
    case BHI: {                        /* bit field #4 */
      GPIO_PDD_SetPortDataOutput(GPIO1_MODULE_BASE_ADDRESS,
    39a0:	4b16      	ldr	r3, [pc, #88]	; (39fc <GPIO1_SetFieldValue+0xdc>)
    39a2:	4a16      	ldr	r2, [pc, #88]	; (39fc <GPIO1_SetFieldValue+0xdc>)
    39a4:	6811      	ldr	r1, [r2, #0]
    39a6:	4a19      	ldr	r2, [pc, #100]	; (3a0c <GPIO1_SetFieldValue+0xec>)
    39a8:	4011      	ands	r1, r2
    39aa:	687a      	ldr	r2, [r7, #4]
    39ac:	0450      	lsls	r0, r2, #17
    39ae:	2280      	movs	r2, #128	; 0x80
    39b0:	0292      	lsls	r2, r2, #10
    39b2:	4002      	ands	r2, r0
    39b4:	430a      	orrs	r2, r1
    39b6:	601a      	str	r2, [r3, #0]
        | (
          ((GPIO1_TPortValue)(Value << GPIO1_BHI_START_BIT))
          & ((GPIO1_TPortValue)GPIO1_BHI_MASK)
        )
      );
      break;
    39b8:	e01b      	b.n	39f2 <GPIO1_SetFieldValue+0xd2>
    }
    case uHome: {                      /* bit field #5 */
      GPIO_PDD_SetPortDataOutput(GPIO1_MODULE_BASE_ADDRESS,
    39ba:	4b10      	ldr	r3, [pc, #64]	; (39fc <GPIO1_SetFieldValue+0xdc>)
    39bc:	4a0f      	ldr	r2, [pc, #60]	; (39fc <GPIO1_SetFieldValue+0xdc>)
    39be:	6812      	ldr	r2, [r2, #0]
    39c0:	2102      	movs	r1, #2
    39c2:	1c10      	adds	r0, r2, #0
    39c4:	4388      	bics	r0, r1
    39c6:	1c01      	adds	r1, r0, #0
    39c8:	687a      	ldr	r2, [r7, #4]
    39ca:	0050      	lsls	r0, r2, #1
    39cc:	2202      	movs	r2, #2
    39ce:	4002      	ands	r2, r0
    39d0:	430a      	orrs	r2, r1
    39d2:	601a      	str	r2, [r3, #0]
        | (
          ((GPIO1_TPortValue)(Value << GPIO1_uHome_START_BIT))
          & ((GPIO1_TPortValue)GPIO1_uHome_MASK)
        )
      );
      break;
    39d4:	e00d      	b.n	39f2 <GPIO1_SetFieldValue+0xd2>
    }
    case AHI: {                        /* bit field #6 */
      GPIO_PDD_SetPortDataOutput(GPIO1_MODULE_BASE_ADDRESS,
    39d6:	4b09      	ldr	r3, [pc, #36]	; (39fc <GPIO1_SetFieldValue+0xdc>)
    39d8:	4a08      	ldr	r2, [pc, #32]	; (39fc <GPIO1_SetFieldValue+0xdc>)
    39da:	6811      	ldr	r1, [r2, #0]
    39dc:	4a0c      	ldr	r2, [pc, #48]	; (3a10 <GPIO1_SetFieldValue+0xf0>)
    39de:	4011      	ands	r1, r2
    39e0:	687a      	ldr	r2, [r7, #4]
    39e2:	0410      	lsls	r0, r2, #16
    39e4:	2280      	movs	r2, #128	; 0x80
    39e6:	0252      	lsls	r2, r2, #9
    39e8:	4002      	ands	r2, r0
    39ea:	430a      	orrs	r2, r1
    39ec:	601a      	str	r2, [r3, #0]
        | (
          ((GPIO1_TPortValue)(Value << GPIO1_AHI_START_BIT))
          & ((GPIO1_TPortValue)GPIO1_AHI_MASK)
        )
      );
      break;
    39ee:	e000      	b.n	39f2 <GPIO1_SetFieldValue+0xd2>
    }
    default:
      break;                           /* Invalid Field is not treated, result is undefined */
    39f0:	46c0      	nop			; (mov r8, r8)
  } /* switch (Field) */
}
    39f2:	46bd      	mov	sp, r7
    39f4:	b004      	add	sp, #16
    39f6:	bd80      	pop	{r7, pc}
    39f8:	000084d8 	.word	0x000084d8
    39fc:	400ff000 	.word	0x400ff000
    3a00:	ffffdfff 	.word	0xffffdfff
    3a04:	fffbffff 	.word	0xfffbffff
    3a08:	bfffffff 	.word	0xbfffffff
    3a0c:	fffdffff 	.word	0xfffdffff
    3a10:	fffeffff 	.word	0xfffeffff

00003a14 <Components_Init>:
**     Returns     : Nothing
** ===================================================================
*/
#if CPU_COMPONENTS_INIT
void Components_Init(void)
{
    3a14:	b580      	push	{r7, lr}
    3a16:	af00      	add	r7, sp, #0
  /* ### GPIO_LDD "GPIO1" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)GPIO1_Init(NULL);
    3a18:	2000      	movs	r0, #0
    3a1a:	f7ff ff4d 	bl	38b8 <GPIO1_Init>
  /* ### GPIO_LDD "GPIO2" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)GPIO2_Init(NULL);
    3a1e:	2000      	movs	r0, #0
    3a20:	f7ff fee2 	bl	37e8 <GPIO2_Init>
  /* ### GPIO_LDD "GPIO3" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)GPIO3_Init(NULL);
    3a24:	2000      	movs	r0, #0
    3a26:	f7ff fe8d 	bl	3744 <GPIO3_Init>
  /* ### TimerInt_LDD "TimerIntLdd1" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)TimerIntLdd1_Init(NULL);
    3a2a:	2000      	movs	r0, #0
    3a2c:	f7fe fdc8 	bl	25c0 <TimerIntLdd1_Init>
  /* ### TimerInt "Timer1" init code ... */
  /* ### PWM_LDD "PwmLdd1" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)PwmLdd1_Init(NULL);
    3a30:	2000      	movs	r0, #0
    3a32:	f7ff f8ef 	bl	2c14 <PwmLdd1_Init>
  /* ### BitIO_LDD "BitIoLdd2" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)BitIoLdd2_Init(NULL);
    3a36:	2000      	movs	r0, #0
    3a38:	f000 f8e0 	bl	3bfc <BitIoLdd2_Init>
  /* ### BitIO_LDD "BitIoLdd3" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)BitIoLdd3_Init(NULL);
    3a3c:	2000      	movs	r0, #0
    3a3e:	f000 f857 	bl	3af0 <BitIoLdd3_Init>
  /* ### BitIO_LDD "BitIoLdd4" component auto initialization. Auto initialization feature can be disabled by component property "Auto initialization". */
  (void)BitIoLdd4_Init(NULL);
    3a42:	2000      	movs	r0, #0
    3a44:	f000 f806 	bl	3a54 <BitIoLdd4_Init>
  /* ### InternalI2C "IIC" init code ... */
  IIC_Init();
    3a48:	f7ff fcf0 	bl	342c <IIC_Init>
  /* ### IntFLASH "IFsh1" init code ... */
  IFsh1_Init();
    3a4c:	f7ff fd92 	bl	3574 <IFsh1_Init>
}
    3a50:	46bd      	mov	sp, r7
    3a52:	bd80      	pop	{r7, pc}

00003a54 <BitIoLdd4_Init>:
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* BitIoLdd4_Init(LDD_TUserData *UserDataPtr)
{
    3a54:	b580      	push	{r7, lr}
    3a56:	b084      	sub	sp, #16
    3a58:	af00      	add	r7, sp, #0
    3a5a:	6078      	str	r0, [r7, #4]
  /* Allocate device structure */
  BitIoLdd4_TDeviceDataPtr DeviceDataPrv;

  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    3a5c:	4b0f      	ldr	r3, [pc, #60]	; (3a9c <BitIoLdd4_Init+0x48>)
    3a5e:	60fb      	str	r3, [r7, #12]
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    3a60:	68fb      	ldr	r3, [r7, #12]
    3a62:	687a      	ldr	r2, [r7, #4]
    3a64:	601a      	str	r2, [r3, #0]
  /* Configure pin as input */
  /* GPIOA_PDDR: PDD&=~0x20000000 */
  GPIOA_PDDR &= (uint32_t)~(uint32_t)(GPIO_PDDR_PDD(0x20000000));
    3a66:	4b0e      	ldr	r3, [pc, #56]	; (3aa0 <BitIoLdd4_Init+0x4c>)
    3a68:	4a0d      	ldr	r2, [pc, #52]	; (3aa0 <BitIoLdd4_Init+0x4c>)
    3a6a:	6951      	ldr	r1, [r2, #20]
    3a6c:	4a0d      	ldr	r2, [pc, #52]	; (3aa4 <BitIoLdd4_Init+0x50>)
    3a6e:	400a      	ands	r2, r1
    3a70:	615a      	str	r2, [r3, #20]
  /* GPIOA_PIDR: PID&=~0x20000000 */
  GPIOA_PIDR &= (uint32_t)~(uint32_t)(GPIO_PIDR_PID(0x20000000));
    3a72:	4b0b      	ldr	r3, [pc, #44]	; (3aa0 <BitIoLdd4_Init+0x4c>)
    3a74:	4a0a      	ldr	r2, [pc, #40]	; (3aa0 <BitIoLdd4_Init+0x4c>)
    3a76:	6991      	ldr	r1, [r2, #24]
    3a78:	4a0a      	ldr	r2, [pc, #40]	; (3aa4 <BitIoLdd4_Init+0x50>)
    3a7a:	400a      	ands	r2, r1
    3a7c:	619a      	str	r2, [r3, #24]
  /* Set initialization value */
  /* GPIOA_PDOR: PDO&=~0x20000000 */
  GPIOA_PDOR &= (uint32_t)~(uint32_t)(GPIO_PDOR_PDO(0x20000000));
    3a7e:	4b08      	ldr	r3, [pc, #32]	; (3aa0 <BitIoLdd4_Init+0x4c>)
    3a80:	4a07      	ldr	r2, [pc, #28]	; (3aa0 <BitIoLdd4_Init+0x4c>)
    3a82:	6811      	ldr	r1, [r2, #0]
    3a84:	4a07      	ldr	r2, [pc, #28]	; (3aa4 <BitIoLdd4_Init+0x50>)
    3a86:	400a      	ands	r2, r1
    3a88:	601a      	str	r2, [r3, #0]
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_BitIoLdd4_ID,DeviceDataPrv);
    3a8a:	4b07      	ldr	r3, [pc, #28]	; (3aa8 <BitIoLdd4_Init+0x54>)
    3a8c:	68fa      	ldr	r2, [r7, #12]
    3a8e:	62da      	str	r2, [r3, #44]	; 0x2c
  return ((LDD_TDeviceData *)DeviceDataPrv);
    3a90:	68fb      	ldr	r3, [r7, #12]
}
    3a92:	1c18      	adds	r0, r3, #0
    3a94:	46bd      	mov	sp, r7
    3a96:	b004      	add	sp, #16
    3a98:	bd80      	pop	{r7, pc}
    3a9a:	46c0      	nop			; (mov r8, r8)
    3a9c:	1ffff100 	.word	0x1ffff100
    3aa0:	400ff000 	.word	0x400ff000
    3aa4:	dfffffff 	.word	0xdfffffff
    3aa8:	1ffff074 	.word	0x1ffff074

00003aac <BitIoLdd4_GetVal>:
**                           <false> - logical "0" (Low level)
**                           <true> - logical "1" (High level)
*/
/* ===================================================================*/
bool BitIoLdd4_GetVal(LDD_TDeviceData *DeviceDataPtr)
{
    3aac:	b580      	push	{r7, lr}
    3aae:	b084      	sub	sp, #16
    3ab0:	af00      	add	r7, sp, #0
    3ab2:	6078      	str	r0, [r7, #4]
  uint32_t PortData;                   /* Port data masked according to the bit used */

  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  if ((GPIO_PDD_GetPortDirection(BitIoLdd4_MODULE_BASE_ADDRESS) & BitIoLdd4_PORT_MASK) == 0U) {
    3ab4:	4b0d      	ldr	r3, [pc, #52]	; (3aec <BitIoLdd4_GetVal+0x40>)
    3ab6:	695a      	ldr	r2, [r3, #20]
    3ab8:	2380      	movs	r3, #128	; 0x80
    3aba:	059b      	lsls	r3, r3, #22
    3abc:	4013      	ands	r3, r2
    3abe:	d106      	bne.n	3ace <BitIoLdd4_GetVal+0x22>
    /* Port is configured as input */
    PortData = GPIO_PDD_GetPortDataInput(BitIoLdd4_MODULE_BASE_ADDRESS) & BitIoLdd4_PORT_MASK;
    3ac0:	4b0a      	ldr	r3, [pc, #40]	; (3aec <BitIoLdd4_GetVal+0x40>)
    3ac2:	691a      	ldr	r2, [r3, #16]
    3ac4:	2380      	movs	r3, #128	; 0x80
    3ac6:	059b      	lsls	r3, r3, #22
    3ac8:	4013      	ands	r3, r2
    3aca:	60fb      	str	r3, [r7, #12]
    3acc:	e005      	b.n	3ada <BitIoLdd4_GetVal+0x2e>
  } else {
    /* Port is configured as output */
    PortData = GPIO_PDD_GetPortDataOutput(BitIoLdd4_MODULE_BASE_ADDRESS) & BitIoLdd4_PORT_MASK;
    3ace:	4b07      	ldr	r3, [pc, #28]	; (3aec <BitIoLdd4_GetVal+0x40>)
    3ad0:	681a      	ldr	r2, [r3, #0]
    3ad2:	2380      	movs	r3, #128	; 0x80
    3ad4:	059b      	lsls	r3, r3, #22
    3ad6:	4013      	ands	r3, r2
    3ad8:	60fb      	str	r3, [r7, #12]
  }
  return (PortData != 0U) ? (bool)TRUE : (bool)FALSE;
    3ada:	68fb      	ldr	r3, [r7, #12]
    3adc:	1e5a      	subs	r2, r3, #1
    3ade:	4193      	sbcs	r3, r2
    3ae0:	b2db      	uxtb	r3, r3
}
    3ae2:	1c18      	adds	r0, r3, #0
    3ae4:	46bd      	mov	sp, r7
    3ae6:	b004      	add	sp, #16
    3ae8:	bd80      	pop	{r7, pc}
    3aea:	46c0      	nop			; (mov r8, r8)
    3aec:	400ff000 	.word	0x400ff000

00003af0 <BitIoLdd3_Init>:
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* BitIoLdd3_Init(LDD_TUserData *UserDataPtr)
{
    3af0:	b580      	push	{r7, lr}
    3af2:	b084      	sub	sp, #16
    3af4:	af00      	add	r7, sp, #0
    3af6:	6078      	str	r0, [r7, #4]
  /* Allocate device structure */
  BitIoLdd3_TDeviceDataPtr DeviceDataPrv;

  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    3af8:	4b0f      	ldr	r3, [pc, #60]	; (3b38 <BitIoLdd3_Init+0x48>)
    3afa:	60fb      	str	r3, [r7, #12]
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    3afc:	68fb      	ldr	r3, [r7, #12]
    3afe:	687a      	ldr	r2, [r7, #4]
    3b00:	601a      	str	r2, [r3, #0]
  /* Configure pin as input */
  /* GPIOC_PDDR: PDD&=~0x40 */
  GPIOC_PDDR &= (uint32_t)~(uint32_t)(GPIO_PDDR_PDD(0x40));
    3b02:	4b0e      	ldr	r3, [pc, #56]	; (3b3c <BitIoLdd3_Init+0x4c>)
    3b04:	4a0d      	ldr	r2, [pc, #52]	; (3b3c <BitIoLdd3_Init+0x4c>)
    3b06:	6952      	ldr	r2, [r2, #20]
    3b08:	2140      	movs	r1, #64	; 0x40
    3b0a:	438a      	bics	r2, r1
    3b0c:	615a      	str	r2, [r3, #20]
  /* GPIOC_PIDR: PID&=~0x40 */
  GPIOC_PIDR &= (uint32_t)~(uint32_t)(GPIO_PIDR_PID(0x40));
    3b0e:	4b0b      	ldr	r3, [pc, #44]	; (3b3c <BitIoLdd3_Init+0x4c>)
    3b10:	4a0a      	ldr	r2, [pc, #40]	; (3b3c <BitIoLdd3_Init+0x4c>)
    3b12:	6992      	ldr	r2, [r2, #24]
    3b14:	2140      	movs	r1, #64	; 0x40
    3b16:	438a      	bics	r2, r1
    3b18:	619a      	str	r2, [r3, #24]
  /* Set initialization value */
  /* GPIOC_PDOR: PDO&=~0x40 */
  GPIOC_PDOR &= (uint32_t)~(uint32_t)(GPIO_PDOR_PDO(0x40));
    3b1a:	4b08      	ldr	r3, [pc, #32]	; (3b3c <BitIoLdd3_Init+0x4c>)
    3b1c:	4a07      	ldr	r2, [pc, #28]	; (3b3c <BitIoLdd3_Init+0x4c>)
    3b1e:	6812      	ldr	r2, [r2, #0]
    3b20:	2140      	movs	r1, #64	; 0x40
    3b22:	438a      	bics	r2, r1
    3b24:	601a      	str	r2, [r3, #0]
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_BitIoLdd3_ID,DeviceDataPrv);
    3b26:	4b06      	ldr	r3, [pc, #24]	; (3b40 <BitIoLdd3_Init+0x50>)
    3b28:	68fa      	ldr	r2, [r7, #12]
    3b2a:	629a      	str	r2, [r3, #40]	; 0x28
  return ((LDD_TDeviceData *)DeviceDataPrv);
    3b2c:	68fb      	ldr	r3, [r7, #12]
}
    3b2e:	1c18      	adds	r0, r3, #0
    3b30:	46bd      	mov	sp, r7
    3b32:	b004      	add	sp, #16
    3b34:	bd80      	pop	{r7, pc}
    3b36:	46c0      	nop			; (mov r8, r8)
    3b38:	1ffff104 	.word	0x1ffff104
    3b3c:	400ff080 	.word	0x400ff080
    3b40:	1ffff074 	.word	0x1ffff074

00003b44 <BitIoLdd3_SetInput>:
**         DeviceDataPtr   - Device data structure
**                           pointer returned by <Init> method.
*/
/* ===================================================================*/
void BitIoLdd3_SetInput(LDD_TDeviceData *DeviceDataPtr)
{
    3b44:	b580      	push	{r7, lr}
    3b46:	b082      	sub	sp, #8
    3b48:	af00      	add	r7, sp, #0
    3b4a:	6078      	str	r0, [r7, #4]
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  GPIO_PDD_SetPortInputDirectionMask(BitIoLdd3_MODULE_BASE_ADDRESS, BitIoLdd3_PORT_MASK);
    3b4c:	4b07      	ldr	r3, [pc, #28]	; (3b6c <BitIoLdd3_SetInput+0x28>)
    3b4e:	4a07      	ldr	r2, [pc, #28]	; (3b6c <BitIoLdd3_SetInput+0x28>)
    3b50:	6952      	ldr	r2, [r2, #20]
    3b52:	2140      	movs	r1, #64	; 0x40
    3b54:	438a      	bics	r2, r1
    3b56:	615a      	str	r2, [r3, #20]
    3b58:	4b04      	ldr	r3, [pc, #16]	; (3b6c <BitIoLdd3_SetInput+0x28>)
    3b5a:	4a04      	ldr	r2, [pc, #16]	; (3b6c <BitIoLdd3_SetInput+0x28>)
    3b5c:	6992      	ldr	r2, [r2, #24]
    3b5e:	2140      	movs	r1, #64	; 0x40
    3b60:	438a      	bics	r2, r1
    3b62:	619a      	str	r2, [r3, #24]
}
    3b64:	46bd      	mov	sp, r7
    3b66:	b002      	add	sp, #8
    3b68:	bd80      	pop	{r7, pc}
    3b6a:	46c0      	nop			; (mov r8, r8)
    3b6c:	400ff080 	.word	0x400ff080

00003b70 <BitIoLdd3_SetOutput>:
**         DeviceDataPtr   - Device data structure
**                           pointer returned by <Init> method.
*/
/* ===================================================================*/
void BitIoLdd3_SetOutput(LDD_TDeviceData *DeviceDataPtr)
{
    3b70:	b580      	push	{r7, lr}
    3b72:	b082      	sub	sp, #8
    3b74:	af00      	add	r7, sp, #0
    3b76:	6078      	str	r0, [r7, #4]
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  GPIO_PDD_SetPortOutputDirectionMask(BitIoLdd3_MODULE_BASE_ADDRESS, BitIoLdd3_PORT_MASK);
    3b78:	4b04      	ldr	r3, [pc, #16]	; (3b8c <BitIoLdd3_SetOutput+0x1c>)
    3b7a:	4a04      	ldr	r2, [pc, #16]	; (3b8c <BitIoLdd3_SetOutput+0x1c>)
    3b7c:	6952      	ldr	r2, [r2, #20]
    3b7e:	2140      	movs	r1, #64	; 0x40
    3b80:	430a      	orrs	r2, r1
    3b82:	615a      	str	r2, [r3, #20]
}
    3b84:	46bd      	mov	sp, r7
    3b86:	b002      	add	sp, #8
    3b88:	bd80      	pop	{r7, pc}
    3b8a:	46c0      	nop			; (mov r8, r8)
    3b8c:	400ff080 	.word	0x400ff080

00003b90 <BitIoLdd3_GetVal>:
**                           <false> - logical "0" (Low level)
**                           <true> - logical "1" (High level)
*/
/* ===================================================================*/
bool BitIoLdd3_GetVal(LDD_TDeviceData *DeviceDataPtr)
{
    3b90:	b580      	push	{r7, lr}
    3b92:	b084      	sub	sp, #16
    3b94:	af00      	add	r7, sp, #0
    3b96:	6078      	str	r0, [r7, #4]
  uint32_t PortData;                   /* Port data masked according to the bit used */

  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  if ((GPIO_PDD_GetPortDirection(BitIoLdd3_MODULE_BASE_ADDRESS) & BitIoLdd3_PORT_MASK) == 0U) {
    3b98:	4b0b      	ldr	r3, [pc, #44]	; (3bc8 <BitIoLdd3_GetVal+0x38>)
    3b9a:	695a      	ldr	r2, [r3, #20]
    3b9c:	2340      	movs	r3, #64	; 0x40
    3b9e:	4013      	ands	r3, r2
    3ba0:	d105      	bne.n	3bae <BitIoLdd3_GetVal+0x1e>
    /* Port is configured as input */
    PortData = GPIO_PDD_GetPortDataInput(BitIoLdd3_MODULE_BASE_ADDRESS) & BitIoLdd3_PORT_MASK;
    3ba2:	4b09      	ldr	r3, [pc, #36]	; (3bc8 <BitIoLdd3_GetVal+0x38>)
    3ba4:	691a      	ldr	r2, [r3, #16]
    3ba6:	2340      	movs	r3, #64	; 0x40
    3ba8:	4013      	ands	r3, r2
    3baa:	60fb      	str	r3, [r7, #12]
    3bac:	e004      	b.n	3bb8 <BitIoLdd3_GetVal+0x28>
  } else {
    /* Port is configured as output */
    PortData = GPIO_PDD_GetPortDataOutput(BitIoLdd3_MODULE_BASE_ADDRESS) & BitIoLdd3_PORT_MASK;
    3bae:	4b06      	ldr	r3, [pc, #24]	; (3bc8 <BitIoLdd3_GetVal+0x38>)
    3bb0:	681a      	ldr	r2, [r3, #0]
    3bb2:	2340      	movs	r3, #64	; 0x40
    3bb4:	4013      	ands	r3, r2
    3bb6:	60fb      	str	r3, [r7, #12]
  }
  return (PortData != 0U) ? (bool)TRUE : (bool)FALSE;
    3bb8:	68fb      	ldr	r3, [r7, #12]
    3bba:	1e5a      	subs	r2, r3, #1
    3bbc:	4193      	sbcs	r3, r2
    3bbe:	b2db      	uxtb	r3, r3
}
    3bc0:	1c18      	adds	r0, r3, #0
    3bc2:	46bd      	mov	sp, r7
    3bc4:	b004      	add	sp, #16
    3bc6:	bd80      	pop	{r7, pc}
    3bc8:	400ff080 	.word	0x400ff080

00003bcc <BitIoLdd3_ClrVal>:
**         DeviceDataPtr   - Pointer to device data
**                           structure returned by <Init> method.
*/
/* ===================================================================*/
void BitIoLdd3_ClrVal(LDD_TDeviceData *DeviceDataPtr)
{
    3bcc:	b580      	push	{r7, lr}
    3bce:	b082      	sub	sp, #8
    3bd0:	af00      	add	r7, sp, #0
    3bd2:	6078      	str	r0, [r7, #4]
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  GPIO_PDD_ClearPortDataOutputMask(BitIoLdd3_MODULE_BASE_ADDRESS, BitIoLdd3_PORT_MASK);
    3bd4:	4b02      	ldr	r3, [pc, #8]	; (3be0 <BitIoLdd3_ClrVal+0x14>)
    3bd6:	2240      	movs	r2, #64	; 0x40
    3bd8:	609a      	str	r2, [r3, #8]
}
    3bda:	46bd      	mov	sp, r7
    3bdc:	b002      	add	sp, #8
    3bde:	bd80      	pop	{r7, pc}
    3be0:	400ff080 	.word	0x400ff080

00003be4 <BitIoLdd3_SetVal>:
**         DeviceDataPtr   - Pointer to device data
**                           structure returned by <Init> method.
*/
/* ===================================================================*/
void BitIoLdd3_SetVal(LDD_TDeviceData *DeviceDataPtr)
{
    3be4:	b580      	push	{r7, lr}
    3be6:	b082      	sub	sp, #8
    3be8:	af00      	add	r7, sp, #0
    3bea:	6078      	str	r0, [r7, #4]
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  GPIO_PDD_SetPortDataOutputMask(BitIoLdd3_MODULE_BASE_ADDRESS, BitIoLdd3_PORT_MASK);
    3bec:	4b02      	ldr	r3, [pc, #8]	; (3bf8 <BitIoLdd3_SetVal+0x14>)
    3bee:	2240      	movs	r2, #64	; 0x40
    3bf0:	605a      	str	r2, [r3, #4]
}
    3bf2:	46bd      	mov	sp, r7
    3bf4:	b002      	add	sp, #8
    3bf6:	bd80      	pop	{r7, pc}
    3bf8:	400ff080 	.word	0x400ff080

00003bfc <BitIoLdd2_Init>:
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* BitIoLdd2_Init(LDD_TUserData *UserDataPtr)
{
    3bfc:	b580      	push	{r7, lr}
    3bfe:	b084      	sub	sp, #16
    3c00:	af00      	add	r7, sp, #0
    3c02:	6078      	str	r0, [r7, #4]
  /* Allocate device structure */
  BitIoLdd2_TDeviceDataPtr DeviceDataPrv;

  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
    3c04:	4b0c      	ldr	r3, [pc, #48]	; (3c38 <BitIoLdd2_Init+0x3c>)
    3c06:	60fb      	str	r3, [r7, #12]
  DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
    3c08:	68fb      	ldr	r3, [r7, #12]
    3c0a:	687a      	ldr	r2, [r7, #4]
    3c0c:	601a      	str	r2, [r3, #0]
  /* Configure pin as output */
  /* GPIOA_PDDR: PDD|=0x02000000 */
  GPIOA_PDDR |= GPIO_PDDR_PDD(0x02000000);
    3c0e:	4b0b      	ldr	r3, [pc, #44]	; (3c3c <BitIoLdd2_Init+0x40>)
    3c10:	4a0a      	ldr	r2, [pc, #40]	; (3c3c <BitIoLdd2_Init+0x40>)
    3c12:	6952      	ldr	r2, [r2, #20]
    3c14:	2180      	movs	r1, #128	; 0x80
    3c16:	0489      	lsls	r1, r1, #18
    3c18:	430a      	orrs	r2, r1
    3c1a:	615a      	str	r2, [r3, #20]
  /* Set initialization value */
  /* GPIOA_PDOR: PDO&=~0x02000000 */
  GPIOA_PDOR &= (uint32_t)~(uint32_t)(GPIO_PDOR_PDO(0x02000000));
    3c1c:	4b07      	ldr	r3, [pc, #28]	; (3c3c <BitIoLdd2_Init+0x40>)
    3c1e:	4a07      	ldr	r2, [pc, #28]	; (3c3c <BitIoLdd2_Init+0x40>)
    3c20:	6811      	ldr	r1, [r2, #0]
    3c22:	4a07      	ldr	r2, [pc, #28]	; (3c40 <BitIoLdd2_Init+0x44>)
    3c24:	400a      	ands	r2, r1
    3c26:	601a      	str	r2, [r3, #0]
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_BitIoLdd2_ID,DeviceDataPrv);
    3c28:	4b06      	ldr	r3, [pc, #24]	; (3c44 <BitIoLdd2_Init+0x48>)
    3c2a:	68fa      	ldr	r2, [r7, #12]
    3c2c:	625a      	str	r2, [r3, #36]	; 0x24
  return ((LDD_TDeviceData *)DeviceDataPrv);
    3c2e:	68fb      	ldr	r3, [r7, #12]
}
    3c30:	1c18      	adds	r0, r3, #0
    3c32:	46bd      	mov	sp, r7
    3c34:	b004      	add	sp, #16
    3c36:	bd80      	pop	{r7, pc}
    3c38:	1ffff108 	.word	0x1ffff108
    3c3c:	400ff000 	.word	0x400ff000
    3c40:	fdffffff 	.word	0xfdffffff
    3c44:	1ffff074 	.word	0x1ffff074

00003c48 <InterruptRx>:
**         peripheral(s) and eventually invokes the bean's event(s).
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
static void InterruptRx(AS1_TDeviceDataPtr DeviceDataPrv)
{
    3c48:	b590      	push	{r4, r7, lr}
    3c4a:	b083      	sub	sp, #12
    3c4c:	af00      	add	r7, sp, #0
    3c4e:	6078      	str	r0, [r7, #4]
  register uint16_t Data;              /* Temporary variable for data */

  Data = (uint16_t)UART_PDD_GetChar8(UART0_BASE_PTR); /* Read an 8-bit character from the receiver */
    3c50:	4b12      	ldr	r3, [pc, #72]	; (3c9c <InterruptRx+0x54>)
    3c52:	79db      	ldrb	r3, [r3, #7]
    3c54:	b2db      	uxtb	r3, r3
    3c56:	1c1c      	adds	r4, r3, #0
  if (DeviceDataPrv->InpDataNumReq != 0x00U) { /* Is the receive block operation pending? */
    3c58:	687b      	ldr	r3, [r7, #4]
    3c5a:	891b      	ldrh	r3, [r3, #8]
    3c5c:	2b00      	cmp	r3, #0
    3c5e:	d01a      	beq.n	3c96 <InterruptRx+0x4e>
    *(DeviceDataPrv->InpDataPtr++) = (uint8_t)Data; /* Put an 8-bit character to the receive buffer */
    3c60:	687b      	ldr	r3, [r7, #4]
    3c62:	685b      	ldr	r3, [r3, #4]
    3c64:	b2e2      	uxtb	r2, r4
    3c66:	701a      	strb	r2, [r3, #0]
    3c68:	1c5a      	adds	r2, r3, #1
    3c6a:	687b      	ldr	r3, [r7, #4]
    3c6c:	605a      	str	r2, [r3, #4]
    DeviceDataPrv->InpRecvDataNum++;   /* Increment received char. counter */
    3c6e:	687b      	ldr	r3, [r7, #4]
    3c70:	885b      	ldrh	r3, [r3, #2]
    3c72:	3301      	adds	r3, #1
    3c74:	b29a      	uxth	r2, r3
    3c76:	687b      	ldr	r3, [r7, #4]
    3c78:	805a      	strh	r2, [r3, #2]
    if (DeviceDataPrv->InpRecvDataNum == DeviceDataPrv->InpDataNumReq) { /* Is the requested number of characters received? */
    3c7a:	687b      	ldr	r3, [r7, #4]
    3c7c:	885a      	ldrh	r2, [r3, #2]
    3c7e:	687b      	ldr	r3, [r7, #4]
    3c80:	891b      	ldrh	r3, [r3, #8]
    3c82:	429a      	cmp	r2, r3
    3c84:	d107      	bne.n	3c96 <InterruptRx+0x4e>
      DeviceDataPrv->InpDataNumReq = 0x00U; /* If yes then clear number of requested characters to be received. */
    3c86:	687b      	ldr	r3, [r7, #4]
    3c88:	2200      	movs	r2, #0
    3c8a:	811a      	strh	r2, [r3, #8]
      AS1_OnBlockReceived(DeviceDataPrv->UserDataPtr);
    3c8c:	687b      	ldr	r3, [r7, #4]
    3c8e:	695b      	ldr	r3, [r3, #20]
    3c90:	1c18      	adds	r0, r3, #0
    3c92:	f000 feb3 	bl	49fc <AS1_OnBlockReceived>
    }
  }
}
    3c96:	46bd      	mov	sp, r7
    3c98:	b003      	add	sp, #12
    3c9a:	bd90      	pop	{r4, r7, pc}
    3c9c:	4006a000 	.word	0x4006a000

00003ca0 <InterruptTx>:
**         peripheral(s) and eventually invokes the bean's event(s).
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
static void InterruptTx(AS1_TDeviceDataPtr DeviceDataPrv)
{
    3ca0:	b580      	push	{r7, lr}
    3ca2:	b082      	sub	sp, #8
    3ca4:	af00      	add	r7, sp, #0
    3ca6:	6078      	str	r0, [r7, #4]

  if (DeviceDataPrv->OutSentDataNum < DeviceDataPrv->OutDataNumReq) { /* Is number of sent characters less than the number of requested incoming characters? */
    3ca8:	687b      	ldr	r3, [r7, #4]
    3caa:	895a      	ldrh	r2, [r3, #10]
    3cac:	687b      	ldr	r3, [r7, #4]
    3cae:	8a1b      	ldrh	r3, [r3, #16]
    3cb0:	429a      	cmp	r2, r3
    3cb2:	d21c      	bcs.n	3cee <InterruptTx+0x4e>
    UART_PDD_PutChar8(UART0_BASE_PTR, *(DeviceDataPrv->OutDataPtr++)); /* Put a 8-bit character to the transmit register */
    3cb4:	4a19      	ldr	r2, [pc, #100]	; (3d1c <InterruptTx+0x7c>)
    3cb6:	687b      	ldr	r3, [r7, #4]
    3cb8:	68db      	ldr	r3, [r3, #12]
    3cba:	7819      	ldrb	r1, [r3, #0]
    3cbc:	71d1      	strb	r1, [r2, #7]
    3cbe:	1c5a      	adds	r2, r3, #1
    3cc0:	687b      	ldr	r3, [r7, #4]
    3cc2:	60da      	str	r2, [r3, #12]
    DeviceDataPrv->OutSentDataNum++;   /* Increment the counter of sent characters. */
    3cc4:	687b      	ldr	r3, [r7, #4]
    3cc6:	895b      	ldrh	r3, [r3, #10]
    3cc8:	3301      	adds	r3, #1
    3cca:	b29a      	uxth	r2, r3
    3ccc:	687b      	ldr	r3, [r7, #4]
    3cce:	815a      	strh	r2, [r3, #10]
    if (DeviceDataPrv->OutSentDataNum == DeviceDataPrv->OutDataNumReq) {
    3cd0:	687b      	ldr	r3, [r7, #4]
    3cd2:	895a      	ldrh	r2, [r3, #10]
    3cd4:	687b      	ldr	r3, [r7, #4]
    3cd6:	8a1b      	ldrh	r3, [r3, #16]
    3cd8:	429a      	cmp	r2, r3
    3cda:	d11c      	bne.n	3d16 <InterruptTx+0x76>
      DeviceDataPrv->OutDataNumReq = 0x00U; /* Clear the counter of characters to be send by SendBlock() */
    3cdc:	687b      	ldr	r3, [r7, #4]
    3cde:	2200      	movs	r2, #0
    3ce0:	821a      	strh	r2, [r3, #16]
      AS1_OnBlockSent(DeviceDataPrv->UserDataPtr);
    3ce2:	687b      	ldr	r3, [r7, #4]
    3ce4:	695b      	ldr	r3, [r3, #20]
    3ce6:	1c18      	adds	r0, r3, #0
    3ce8:	f000 fe90 	bl	4a0c <AS1_OnBlockSent>
    3cec:	e013      	b.n	3d16 <InterruptTx+0x76>
    }
  } else {
    UART_PDD_DisableInterrupt(UART0_BASE_PTR, UART_PDD_INTERRUPT_TRANSMITTER); /* Disable TX interrupt */
    3cee:	4b0b      	ldr	r3, [pc, #44]	; (3d1c <InterruptTx+0x7c>)
    3cf0:	4a0a      	ldr	r2, [pc, #40]	; (3d1c <InterruptTx+0x7c>)
    3cf2:	78d2      	ldrb	r2, [r2, #3]
    3cf4:	b2d1      	uxtb	r1, r2
    3cf6:	227f      	movs	r2, #127	; 0x7f
    3cf8:	400a      	ands	r2, r1
    3cfa:	b2d2      	uxtb	r2, r2
    3cfc:	70da      	strb	r2, [r3, #3]
    3cfe:	4b07      	ldr	r3, [pc, #28]	; (3d1c <InterruptTx+0x7c>)
    3d00:	4a06      	ldr	r2, [pc, #24]	; (3d1c <InterruptTx+0x7c>)
    3d02:	7992      	ldrb	r2, [r2, #6]
    3d04:	b2d2      	uxtb	r2, r2
    3d06:	719a      	strb	r2, [r3, #6]
    DeviceDataPrv->SerFlag &= (uint16_t)(~(uint16_t)ENABLED_TX_INT); /* Clear the flag ENABLED_TX_INT */
    3d08:	687b      	ldr	r3, [r7, #4]
    3d0a:	881b      	ldrh	r3, [r3, #0]
    3d0c:	2201      	movs	r2, #1
    3d0e:	4393      	bics	r3, r2
    3d10:	b29a      	uxth	r2, r3
    3d12:	687b      	ldr	r3, [r7, #4]
    3d14:	801a      	strh	r2, [r3, #0]
  }
}
    3d16:	46bd      	mov	sp, r7
    3d18:	b002      	add	sp, #8
    3d1a:	bd80      	pop	{r7, pc}
    3d1c:	4006a000 	.word	0x4006a000

00003d20 <AS1_Interrupt>:
**         interrupt. Calls InterruptTX/InterruptRX methods.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
PE_ISR(AS1_Interrupt)
{
    3d20:	b590      	push	{r4, r7, lr}
    3d22:	b083      	sub	sp, #12
    3d24:	af00      	add	r7, sp, #0
  /* {Default RTOS Adapter} ISR parameter is passed through the global variable */
  AS1_TDeviceDataPtr DeviceDataPrv = INT_UART0__DEFAULT_RTOS_ISRPARAM;
    3d26:	4b15      	ldr	r3, [pc, #84]	; (3d7c <AS1_Interrupt+0x5c>)
    3d28:	681b      	ldr	r3, [r3, #0]
    3d2a:	607b      	str	r3, [r7, #4]
  register uint16_t StatReg = UART_PDD_ReadInterruptStatusReg(UART0_BASE_PTR); /* Read status register */
    3d2c:	4b14      	ldr	r3, [pc, #80]	; (3d80 <AS1_Interrupt+0x60>)
    3d2e:	791b      	ldrb	r3, [r3, #4]
    3d30:	b2db      	uxtb	r3, r3
    3d32:	1c1c      	adds	r4, r3, #0

  if (StatReg & (UART_S1_NF_MASK | UART_S1_OR_MASK | UART_S1_FE_MASK | UART_S1_PF_MASK)) { /* Is any error flag set? */
    3d34:	1c22      	adds	r2, r4, #0
    3d36:	230f      	movs	r3, #15
    3d38:	4013      	ands	r3, r2
    3d3a:	d006      	beq.n	3d4a <AS1_Interrupt+0x2a>
    (void)UART_PDD_GetChar8(UART0_BASE_PTR); /* Dummy read 8-bit character from receiver */
    3d3c:	4b10      	ldr	r3, [pc, #64]	; (3d80 <AS1_Interrupt+0x60>)
    3d3e:	79db      	ldrb	r3, [r3, #7]
    StatReg &= (uint16_t)(~(uint16_t)UART_S1_RDRF_MASK); /* Clear the receive data flag to discard the errorneous data */
    3d40:	2320      	movs	r3, #32
    3d42:	1c22      	adds	r2, r4, #0
    3d44:	439a      	bics	r2, r3
    3d46:	1c13      	adds	r3, r2, #0
    3d48:	b29c      	uxth	r4, r3
  }
  if (StatReg & UART_S1_RDRF_MASK) {   /* Is the receiver's interrupt flag set? */
    3d4a:	1c22      	adds	r2, r4, #0
    3d4c:	2320      	movs	r3, #32
    3d4e:	4013      	ands	r3, r2
    3d50:	d003      	beq.n	3d5a <AS1_Interrupt+0x3a>
    InterruptRx(DeviceDataPrv);        /* If yes, then invoke the internal service routine. This routine is inlined. */
    3d52:	687b      	ldr	r3, [r7, #4]
    3d54:	1c18      	adds	r0, r3, #0
    3d56:	f7ff ff77 	bl	3c48 <InterruptRx>
  }
  if (DeviceDataPrv->SerFlag & ENABLED_TX_INT) { /* Is the transmitter interrupt enabled? */
    3d5a:	687b      	ldr	r3, [r7, #4]
    3d5c:	881b      	ldrh	r3, [r3, #0]
    3d5e:	1c1a      	adds	r2, r3, #0
    3d60:	2301      	movs	r3, #1
    3d62:	4013      	ands	r3, r2
    3d64:	d007      	beq.n	3d76 <AS1_Interrupt+0x56>
    if (StatReg & UART_S1_TDRE_MASK) { /* Is the transmitter empty? */
    3d66:	1c22      	adds	r2, r4, #0
    3d68:	2380      	movs	r3, #128	; 0x80
    3d6a:	4013      	ands	r3, r2
    3d6c:	d003      	beq.n	3d76 <AS1_Interrupt+0x56>
      InterruptTx(DeviceDataPrv);      /* If yes, then invoke the internal service routine. This routine is inlined. */
    3d6e:	687b      	ldr	r3, [r7, #4]
    3d70:	1c18      	adds	r0, r3, #0
    3d72:	f7ff ff95 	bl	3ca0 <InterruptTx>
    }
  }
}
    3d76:	46bd      	mov	sp, r7
    3d78:	b003      	add	sp, #12
    3d7a:	bd90      	pop	{r4, r7, pc}
    3d7c:	1ffff10c 	.word	0x1ffff10c
    3d80:	4006a000 	.word	0x4006a000

00003d84 <zero_fill_bss>:



static void zero_fill_bss(void)

{
    3d84:	b580      	push	{r7, lr}
    3d86:	af00      	add	r7, sp, #0

	extern char __END_BSS[];



	memset(__START_BSS, 0, (__END_BSS - __START_BSS));
    3d88:	4a05      	ldr	r2, [pc, #20]	; (3da0 <zero_fill_bss+0x1c>)
    3d8a:	4b06      	ldr	r3, [pc, #24]	; (3da4 <zero_fill_bss+0x20>)
    3d8c:	1ad3      	subs	r3, r2, r3
    3d8e:	4a05      	ldr	r2, [pc, #20]	; (3da4 <zero_fill_bss+0x20>)
    3d90:	1c10      	adds	r0, r2, #0
    3d92:	2100      	movs	r1, #0
    3d94:	1c1a      	adds	r2, r3, #0
    3d96:	f003 faea 	bl	736e <memset>

}
    3d9a:	46bd      	mov	sp, r7
    3d9c:	bd80      	pop	{r7, pc}
    3d9e:	46c0      	nop			; (mov r8, r8)
    3da0:	1ffff3bc 	.word	0x1ffff3bc
    3da4:	1ffff024 	.word	0x1ffff024

00003da8 <__thumb_startup>:

{

		// Setup registers

		__init_registers();
    3da8:	f004 fb12 	bl	83d0 <__init_registers>



		// setup hardware

		__init_hardware();
    3dac:	f003 f8f4 	bl	6f98 <__init_hardware>

#endif

		//	zero-fill the .bss section

		zero_fill_bss();
    3db0:	f7ff ffe8 	bl	3d84 <zero_fill_bss>

#if SUPPORT_ROM_TO_RAM

		if (__S_romp != 0L)

			__copy_rom_sections_to_ram();
    3db4:	f004 fae4 	bl	8380 <__copy_rom_sections_to_ram>



		//	call C++ static initializers

		__call_static_initializers();
    3db8:	f004 fa80 	bl	82bc <__init_cpp>



		// initializations before main, user specific

		__init_user();
    3dbc:	f004 fb16 	bl	83ec <__init_user>

		exit(main(__argc_argv(__MAX_CMDLINE_ARGS, argv), argv));

#else

		exit(main(0, argv));
    3dc0:	4b04      	ldr	r3, [pc, #16]	; (3dd4 <__thumb_startup+0x2c>)
    3dc2:	2000      	movs	r0, #0
    3dc4:	1c19      	adds	r1, r3, #0
    3dc6:	f000 fbef 	bl	45a8 <main>
    3dca:	1c03      	adds	r3, r0, #0
    3dcc:	1c18      	adds	r0, r3, #0
    3dce:	f003 faa9 	bl	7324 <exit>
    3dd2:	46c0      	nop			; (mov r8, r8)
    3dd4:	1ffff110 	.word	0x1ffff110

00003dd8 <_ExitProcess>:

extern void _ExitProcess(int status) _EWL_WEAK;

extern void _ExitProcess(int status)

{
    3dd8:	b580      	push	{r7, lr}
    3dda:	b082      	sub	sp, #8
    3ddc:	af00      	add	r7, sp, #0
    3dde:	6078      	str	r0, [r7, #4]

	sys_exit(status);

#endif

	while (1);
    3de0:	e7fe      	b.n	3de0 <_ExitProcess+0x8>
    3de2:	46c0      	nop			; (mov r8, r8)

00003de4 <uart0_master_init>:
#include "AS1.h"
#include "uart0_master.h"


void uart0_master_init(void)
{
    3de4:	b580      	push	{r7, lr}
    3de6:	af00      	add	r7, sp, #0
	//pUART2Device = UART_0_Init(NULL);
	//UART_PDD_SetBaudRate(UART0_BASE_PTR, 156U); 	

  /* SIM_SCGC: UART0=1 */
  SIM_SCGC |= SIM_SCGC_UART0_MASK;
    3de8:	4b19      	ldr	r3, [pc, #100]	; (3e50 <uart0_master_init+0x6c>)
    3dea:	4a19      	ldr	r2, [pc, #100]	; (3e50 <uart0_master_init+0x6c>)
    3dec:	6952      	ldr	r2, [r2, #20]
    3dee:	2180      	movs	r1, #128	; 0x80
    3df0:	0349      	lsls	r1, r1, #13
    3df2:	430a      	orrs	r2, r1
    3df4:	615a      	str	r2, [r3, #20]
  /* SIM_PINSEL0: UART0PS=0 */
  SIM_PINSEL0 &= 0xffffff7f;  //(uint32_t)~(uint32_t)(SIM_PINSEL_UART0PS_MASK);
    3df6:	4b16      	ldr	r3, [pc, #88]	; (3e50 <uart0_master_init+0x6c>)
    3df8:	4a15      	ldr	r2, [pc, #84]	; (3e50 <uart0_master_init+0x6c>)
    3dfa:	68d2      	ldr	r2, [r2, #12]
    3dfc:	2180      	movs	r1, #128	; 0x80
    3dfe:	438a      	bics	r2, r1
    3e00:	60da      	str	r2, [r3, #12]
  /* SIM_SOPT0: RXDFE=0 */
  SIM_SOPT0 &= (uint32_t)~(uint32_t)(SIM_SOPT0_RXDFE(0x03));
    3e02:	4b13      	ldr	r3, [pc, #76]	; (3e50 <uart0_master_init+0x6c>)
    3e04:	4a12      	ldr	r2, [pc, #72]	; (3e50 <uart0_master_init+0x6c>)
    3e06:	6851      	ldr	r1, [r2, #4]
    3e08:	4a12      	ldr	r2, [pc, #72]	; (3e54 <uart0_master_init+0x70>)
    3e0a:	400a      	ands	r2, r1
    3e0c:	605a      	str	r2, [r3, #4]
  
  UART0_C2 &= ~(0x0C); //0x00;
    3e0e:	4b12      	ldr	r3, [pc, #72]	; (3e58 <uart0_master_init+0x74>)
    3e10:	4a11      	ldr	r2, [pc, #68]	; (3e58 <uart0_master_init+0x74>)
    3e12:	78d2      	ldrb	r2, [r2, #3]
    3e14:	b2d2      	uxtb	r2, r2
    3e16:	210c      	movs	r1, #12
    3e18:	438a      	bics	r2, r1
    3e1a:	b2d2      	uxtb	r2, r2
    3e1c:	70da      	strb	r2, [r3, #3]
  //UART_PDD_EnableTransmitter(UART0_BASE_PTR, PDD_DISABLE); /* Disable transmitter. */
  //UART_PDD_EnableReceiver(UART0_BASE_PTR, PDD_DISABLE); /* Disable receiver. */

  /* UART0_C1: LOOPS=0,UARTSWAI=0,RSRC=0,M=0,WAKE=0,ILT=0,PE=0,PT=0 */
  UART0_C1 = 0x00U;                    /*  Set the C1 register */
    3e1e:	4b0e      	ldr	r3, [pc, #56]	; (3e58 <uart0_master_init+0x74>)
    3e20:	2200      	movs	r2, #0
    3e22:	709a      	strb	r2, [r3, #2]
  /* UART0_C3: R8=0,T8=0,TXDIR=0,TXINV=0,ORIE=0,NEIE=0,FEIE=0,PEIE=0 */
  UART0_C3 = 0x00U;                    /*  Set the C3 register */
    3e24:	4b0c      	ldr	r3, [pc, #48]	; (3e58 <uart0_master_init+0x74>)
    3e26:	2200      	movs	r2, #0
    3e28:	719a      	strb	r2, [r3, #6]
  /* UART0_S2: LBKDIF=0,RXEDGIF=0,??=0,RXINV=0,RWUID=0,BRK13=0,LBKDE=0,RAF=0 */
  UART0_S2 = 0x00U;                    /*  Set the S2 register */
    3e2a:	4b0b      	ldr	r3, [pc, #44]	; (3e58 <uart0_master_init+0x74>)
    3e2c:	2200      	movs	r2, #0
    3e2e:	715a      	strb	r2, [r3, #5]

UART0_BDH = 0; // (156>>8)&0xff;   //156 = 24Mhz/16/9600
    3e30:	4b09      	ldr	r3, [pc, #36]	; (3e58 <uart0_master_init+0x74>)
    3e32:	2200      	movs	r2, #0
    3e34:	701a      	strb	r2, [r3, #0]
UART0_BDL = 3; // 156;
    3e36:	4b08      	ldr	r3, [pc, #32]	; (3e58 <uart0_master_init+0x74>)
    3e38:	2203      	movs	r2, #3
    3e3a:	705a      	strb	r2, [r3, #1]
  //UART_PDD_SetBaudRate(UART0_BASE_PTR, 156U); /* Set the baud rate register. */

  UART0_C2 |= 0x0C;
    3e3c:	4b06      	ldr	r3, [pc, #24]	; (3e58 <uart0_master_init+0x74>)
    3e3e:	4a06      	ldr	r2, [pc, #24]	; (3e58 <uart0_master_init+0x74>)
    3e40:	78d2      	ldrb	r2, [r2, #3]
    3e42:	b2d2      	uxtb	r2, r2
    3e44:	210c      	movs	r1, #12
    3e46:	430a      	orrs	r2, r1
    3e48:	b2d2      	uxtb	r2, r2
    3e4a:	70da      	strb	r2, [r3, #3]
  //UART_PDD_EnableTransmitter(UART0_BASE_PTR, PDD_ENABLE); /* Enable transmitter */
  //UART_PDD_EnableReceiver(UART0_BASE_PTR, PDD_ENABLE); /* Enable receiver */
  
	
	
}
    3e4c:	46bd      	mov	sp, r7
    3e4e:	bd80      	pop	{r7, pc}
    3e50:	40048000 	.word	0x40048000
    3e54:	fffffcff 	.word	0xfffffcff
    3e58:	4006a000 	.word	0x4006a000

00003e5c <uart0_master_wr>:

void uart0_master_wr(unsigned char buf[], unsigned char len)
{
    3e5c:	b580      	push	{r7, lr}
    3e5e:	b084      	sub	sp, #16
    3e60:	af00      	add	r7, sp, #0
    3e62:	6078      	str	r0, [r7, #4]
    3e64:	1c0a      	adds	r2, r1, #0
    3e66:	1cfb      	adds	r3, r7, #3
    3e68:	701a      	strb	r2, [r3, #0]
	//UART_1_SendBlock(pUART2Device, buf, len);
	unsigned char i = 0;
    3e6a:	1c3b      	adds	r3, r7, #0
    3e6c:	330f      	adds	r3, #15
    3e6e:	2200      	movs	r2, #0
    3e70:	701a      	strb	r2, [r3, #0]
	
	for(i = 0;i < len;i++)
    3e72:	1c3b      	adds	r3, r7, #0
    3e74:	330f      	adds	r3, #15
    3e76:	2200      	movs	r2, #0
    3e78:	701a      	strb	r2, [r3, #0]
    3e7a:	e016      	b.n	3eaa <uart0_master_wr+0x4e>
	{
		while(!(UART0_S1 & UART_S1_TDRE_MASK));
    3e7c:	46c0      	nop			; (mov r8, r8)
    3e7e:	4b10      	ldr	r3, [pc, #64]	; (3ec0 <uart0_master_wr+0x64>)
    3e80:	791b      	ldrb	r3, [r3, #4]
    3e82:	b2db      	uxtb	r3, r3
    3e84:	b2db      	uxtb	r3, r3
    3e86:	b25b      	sxtb	r3, r3
    3e88:	2b00      	cmp	r3, #0
    3e8a:	daf8      	bge.n	3e7e <uart0_master_wr+0x22>
		UART0_D = buf[i];
    3e8c:	4b0c      	ldr	r3, [pc, #48]	; (3ec0 <uart0_master_wr+0x64>)
    3e8e:	1c3a      	adds	r2, r7, #0
    3e90:	320f      	adds	r2, #15
    3e92:	7812      	ldrb	r2, [r2, #0]
    3e94:	6879      	ldr	r1, [r7, #4]
    3e96:	188a      	adds	r2, r1, r2
    3e98:	7812      	ldrb	r2, [r2, #0]
    3e9a:	71da      	strb	r2, [r3, #7]
void uart0_master_wr(unsigned char buf[], unsigned char len)
{
	//UART_1_SendBlock(pUART2Device, buf, len);
	unsigned char i = 0;
	
	for(i = 0;i < len;i++)
    3e9c:	1c3b      	adds	r3, r7, #0
    3e9e:	330f      	adds	r3, #15
    3ea0:	1c3a      	adds	r2, r7, #0
    3ea2:	320f      	adds	r2, #15
    3ea4:	7812      	ldrb	r2, [r2, #0]
    3ea6:	3201      	adds	r2, #1
    3ea8:	701a      	strb	r2, [r3, #0]
    3eaa:	1c3a      	adds	r2, r7, #0
    3eac:	320f      	adds	r2, #15
    3eae:	1cfb      	adds	r3, r7, #3
    3eb0:	7812      	ldrb	r2, [r2, #0]
    3eb2:	781b      	ldrb	r3, [r3, #0]
    3eb4:	429a      	cmp	r2, r3
    3eb6:	d3e1      	bcc.n	3e7c <uart0_master_wr+0x20>
	{
		while(!(UART0_S1 & UART_S1_TDRE_MASK));
		UART0_D = buf[i];
	}
	
	return;
    3eb8:	46c0      	nop			; (mov r8, r8)
}
    3eba:	46bd      	mov	sp, r7
    3ebc:	b004      	add	sp, #16
    3ebe:	bd80      	pop	{r7, pc}
    3ec0:	4006a000 	.word	0x4006a000

00003ec4 <timer_init>:
#include "../hardware/timer.h"

static LDD_TDeviceData *TU2_ptr = NULL;	//timer2 data pointer

void timer_init(void)
{
    3ec4:	b580      	push	{r7, lr}
    3ec6:	af00      	add	r7, sp, #0
	timer1_init();
    3ec8:	f000 f80c 	bl	3ee4 <timer1_init>
	timer2_init();
    3ecc:	f000 f82a 	bl	3f24 <timer2_init>
	timer_pwm_init();
    3ed0:	f000 f864 	bl	3f9c <timer_pwm_init>

	timer1_enable();
    3ed4:	f000 f80e 	bl	3ef4 <timer1_enable>
	timer2_disable();
    3ed8:	f000 f83e 	bl	3f58 <timer2_disable>
	timer_pwm_disable();		
    3edc:	f000 f872 	bl	3fc4 <timer_pwm_disable>
}
    3ee0:	46bd      	mov	sp, r7
    3ee2:	bd80      	pop	{r7, pc}

00003ee4 <timer1_init>:

//T1 - 100us
void timer1_init(void)
{
    3ee4:	b580      	push	{r7, lr}
    3ee6:	af00      	add	r7, sp, #0
	timer1_set_centerAlign();
    3ee8:	f000 f810 	bl	3f0c <timer1_set_centerAlign>
	return;
    3eec:	46c0      	nop			; (mov r8, r8)
}
    3eee:	46bd      	mov	sp, r7
    3ef0:	bd80      	pop	{r7, pc}
    3ef2:	46c0      	nop			; (mov r8, r8)

00003ef4 <timer1_enable>:

void timer1_enable(void)
{
    3ef4:	b580      	push	{r7, lr}
    3ef6:	af00      	add	r7, sp, #0
	Timer1_Enable();
    3ef8:	4b03      	ldr	r3, [pc, #12]	; (3f08 <timer1_enable+0x14>)
    3efa:	69db      	ldr	r3, [r3, #28]
    3efc:	1c18      	adds	r0, r3, #0
    3efe:	f7fe fb87 	bl	2610 <TimerIntLdd1_Enable>
}
    3f02:	46bd      	mov	sp, r7
    3f04:	bd80      	pop	{r7, pc}
    3f06:	46c0      	nop			; (mov r8, r8)
    3f08:	1ffff074 	.word	0x1ffff074

00003f0c <timer1_set_centerAlign>:
{
	Timer1_Disable();
}

void timer1_set_centerAlign(void)
{
    3f0c:	b580      	push	{r7, lr}
    3f0e:	af00      	add	r7, sp, #0
	FTM0_SC |= 1<<5;
    3f10:	4b03      	ldr	r3, [pc, #12]	; (3f20 <timer1_set_centerAlign+0x14>)
    3f12:	4a03      	ldr	r2, [pc, #12]	; (3f20 <timer1_set_centerAlign+0x14>)
    3f14:	6812      	ldr	r2, [r2, #0]
    3f16:	2120      	movs	r1, #32
    3f18:	430a      	orrs	r2, r1
    3f1a:	601a      	str	r2, [r3, #0]
}
    3f1c:	46bd      	mov	sp, r7
    3f1e:	bd80      	pop	{r7, pc}
    3f20:	40038000 	.word	0x40038000

00003f24 <timer2_init>:

//T2 - 
void timer2_init(void)
{
    3f24:	b580      	push	{r7, lr}
    3f26:	af00      	add	r7, sp, #0
	TU2_ptr = TU2_Init(NULL);
    3f28:	2000      	movs	r0, #0
    3f2a:	f7fe fce3 	bl	28f4 <TU2_Init>
    3f2e:	1c02      	adds	r2, r0, #0
    3f30:	4b02      	ldr	r3, [pc, #8]	; (3f3c <timer2_init+0x18>)
    3f32:	601a      	str	r2, [r3, #0]
	timer2_set_centerAlign();
    3f34:	f000 f81c 	bl	3f70 <timer2_set_centerAlign>
}
    3f38:	46bd      	mov	sp, r7
    3f3a:	bd80      	pop	{r7, pc}
    3f3c:	1ffff114 	.word	0x1ffff114

00003f40 <timer2_enable>:

void timer2_enable(void)
{
    3f40:	b580      	push	{r7, lr}
    3f42:	af00      	add	r7, sp, #0
	TU2_Enable(TU2_ptr);
    3f44:	4b03      	ldr	r3, [pc, #12]	; (3f54 <timer2_enable+0x14>)
    3f46:	681b      	ldr	r3, [r3, #0]
    3f48:	1c18      	adds	r0, r3, #0
    3f4a:	f7fe fd2b 	bl	29a4 <TU2_Enable>
}
    3f4e:	46bd      	mov	sp, r7
    3f50:	bd80      	pop	{r7, pc}
    3f52:	46c0      	nop			; (mov r8, r8)
    3f54:	1ffff114 	.word	0x1ffff114

00003f58 <timer2_disable>:

void timer2_disable(void)
{
    3f58:	b580      	push	{r7, lr}
    3f5a:	af00      	add	r7, sp, #0
	TU2_Disable(TU2_ptr);
    3f5c:	4b03      	ldr	r3, [pc, #12]	; (3f6c <timer2_disable+0x14>)
    3f5e:	681b      	ldr	r3, [r3, #0]
    3f60:	1c18      	adds	r0, r3, #0
    3f62:	f7fe fd37 	bl	29d4 <TU2_Disable>
}
    3f66:	46bd      	mov	sp, r7
    3f68:	bd80      	pop	{r7, pc}
    3f6a:	46c0      	nop			; (mov r8, r8)
    3f6c:	1ffff114 	.word	0x1ffff114

00003f70 <timer2_set_centerAlign>:

void timer2_set_centerAlign(void)
{
    3f70:	b580      	push	{r7, lr}
    3f72:	af00      	add	r7, sp, #0
	FTM1_SC|= 1<<5;
    3f74:	4b03      	ldr	r3, [pc, #12]	; (3f84 <timer2_set_centerAlign+0x14>)
    3f76:	4a03      	ldr	r2, [pc, #12]	; (3f84 <timer2_set_centerAlign+0x14>)
    3f78:	6812      	ldr	r2, [r2, #0]
    3f7a:	2120      	movs	r1, #32
    3f7c:	430a      	orrs	r2, r1
    3f7e:	601a      	str	r2, [r3, #0]
}
    3f80:	46bd      	mov	sp, r7
    3f82:	bd80      	pop	{r7, pc}
    3f84:	40039000 	.word	0x40039000

00003f88 <timer_pwm_set_leftAlign>:
{
	FTM2_SC |= 1<<5;		   //center-alignment PWM mode
//	FTM2_C4SC = (FTM_CnSC_MSB_MASK | FTM_CnSC_ELSB_MASK);
}
void timer_pwm_set_leftAlign(void)
{
    3f88:	b580      	push	{r7, lr}
    3f8a:	af00      	add	r7, sp, #0
	//FTM2_SC |= 1<<5;		   //center-alignment PWM mode
	FTM2_C4SC = (FTM_CnSC_MSB_MASK | FTM_CnSC_ELSB_MASK);
    3f8c:	4b02      	ldr	r3, [pc, #8]	; (3f98 <timer_pwm_set_leftAlign+0x10>)
    3f8e:	2228      	movs	r2, #40	; 0x28
    3f90:	62da      	str	r2, [r3, #44]	; 0x2c
}
    3f92:	46bd      	mov	sp, r7
    3f94:	bd80      	pop	{r7, pc}
    3f96:	46c0      	nop			; (mov r8, r8)
    3f98:	4003a000 	.word	0x4003a000

00003f9c <timer_pwm_init>:
//T3 - 16KHz
void timer_pwm_init(void)
{
    3f9c:	b580      	push	{r7, lr}
    3f9e:	af00      	add	r7, sp, #0
	timer_pwm_set_leftAlign();
    3fa0:	f7ff fff2 	bl	3f88 <timer_pwm_set_leftAlign>
	return;
    3fa4:	46c0      	nop			; (mov r8, r8)
}
    3fa6:	46bd      	mov	sp, r7
    3fa8:	bd80      	pop	{r7, pc}
    3faa:	46c0      	nop			; (mov r8, r8)

00003fac <timer_pwm_enable>:
void timer_pwm_enable(void)
{
    3fac:	b580      	push	{r7, lr}
    3fae:	af00      	add	r7, sp, #0
	PWM1_Enable();
    3fb0:	4b03      	ldr	r3, [pc, #12]	; (3fc0 <timer_pwm_enable+0x14>)
    3fb2:	6a1b      	ldr	r3, [r3, #32]
    3fb4:	1c18      	adds	r0, r3, #0
    3fb6:	f7fe fe59 	bl	2c6c <PwmLdd1_Enable>
}
    3fba:	46bd      	mov	sp, r7
    3fbc:	bd80      	pop	{r7, pc}
    3fbe:	46c0      	nop			; (mov r8, r8)
    3fc0:	1ffff074 	.word	0x1ffff074

00003fc4 <timer_pwm_disable>:
void timer_pwm_disable(void)
{
    3fc4:	b580      	push	{r7, lr}
    3fc6:	af00      	add	r7, sp, #0
	PWM1_Disable();
    3fc8:	4b03      	ldr	r3, [pc, #12]	; (3fd8 <timer_pwm_disable+0x14>)
    3fca:	6a1b      	ldr	r3, [r3, #32]
    3fcc:	1c18      	adds	r0, r3, #0
    3fce:	f7fe fe65 	bl	2c9c <PwmLdd1_Disable>
}
    3fd2:	46bd      	mov	sp, r7
    3fd4:	bd80      	pop	{r7, pc}
    3fd6:	46c0      	nop			; (mov r8, r8)
    3fd8:	1ffff074 	.word	0x1ffff074

00003fdc <pwm_init>:
//PWM: ratio 0~32767
void pwm_init(void)
{
    3fdc:	b580      	push	{r7, lr}
    3fde:	af00      	add	r7, sp, #0
	pwm_clear_duty_cycle();
    3fe0:	f000 f822 	bl	4028 <pwm_clear_duty_cycle>
}
    3fe4:	46bd      	mov	sp, r7
    3fe6:	bd80      	pop	{r7, pc}

00003fe8 <pwm_set_duty_cycle>:

void pwm_set_duty_cycle(uint16 ratio)
{
    3fe8:	b580      	push	{r7, lr}
    3fea:	b082      	sub	sp, #8
    3fec:	af00      	add	r7, sp, #0
    3fee:	1c02      	adds	r2, r0, #0
    3ff0:	1dbb      	adds	r3, r7, #6
    3ff2:	801a      	strh	r2, [r3, #0]
	if(ratio<=32768)
    3ff4:	1dbb      	adds	r3, r7, #6
    3ff6:	881a      	ldrh	r2, [r3, #0]
    3ff8:	2380      	movs	r3, #128	; 0x80
    3ffa:	021b      	lsls	r3, r3, #8
    3ffc:	429a      	cmp	r2, r3
    3ffe:	d80b      	bhi.n	4018 <pwm_set_duty_cycle+0x30>
		PWM1_SetRatio16(32767+ratio);
    4000:	4b07      	ldr	r3, [pc, #28]	; (4020 <pwm_set_duty_cycle+0x38>)
    4002:	6a1a      	ldr	r2, [r3, #32]
    4004:	1dbb      	adds	r3, r7, #6
    4006:	881b      	ldrh	r3, [r3, #0]
    4008:	4906      	ldr	r1, [pc, #24]	; (4024 <pwm_set_duty_cycle+0x3c>)
    400a:	185b      	adds	r3, r3, r1
    400c:	b29b      	uxth	r3, r3
    400e:	1c10      	adds	r0, r2, #0
    4010:	1c19      	adds	r1, r3, #0
    4012:	f7fe fe67 	bl	2ce4 <PwmLdd1_SetRatio16>
    4016:	e000      	b.n	401a <pwm_set_duty_cycle+0x32>
	else
		return;
    4018:	46c0      	nop			; (mov r8, r8)
}
    401a:	46bd      	mov	sp, r7
    401c:	b002      	add	sp, #8
    401e:	bd80      	pop	{r7, pc}
    4020:	1ffff074 	.word	0x1ffff074
    4024:	00007fff 	.word	0x00007fff

00004028 <pwm_clear_duty_cycle>:

void pwm_clear_duty_cycle(void)
{
    4028:	b580      	push	{r7, lr}
    402a:	af00      	add	r7, sp, #0
	PWM1_SetRatio16(0);
    402c:	4b03      	ldr	r3, [pc, #12]	; (403c <pwm_clear_duty_cycle+0x14>)
    402e:	6a1b      	ldr	r3, [r3, #32]
    4030:	1c18      	adds	r0, r3, #0
    4032:	2100      	movs	r1, #0
    4034:	f7fe fe56 	bl	2ce4 <PwmLdd1_SetRatio16>
}
    4038:	46bd      	mov	sp, r7
    403a:	bd80      	pop	{r7, pc}
    403c:	1ffff074 	.word	0x1ffff074

00004040 <start_timer2_for_closedloop>:

void start_timer2_for_closedloop(uint32 period)
{
    4040:	b580      	push	{r7, lr}
    4042:	b082      	sub	sp, #8
    4044:	af00      	add	r7, sp, #0
    4046:	6078      	str	r0, [r7, #4]
	timer2_disable();
    4048:	f7ff ff86 	bl	3f58 <timer2_disable>
	TU2_ResetCounter(TU2_ptr);
    404c:	4b08      	ldr	r3, [pc, #32]	; (4070 <start_timer2_for_closedloop+0x30>)
    404e:	681b      	ldr	r3, [r3, #0]
    4050:	1c18      	adds	r0, r3, #0
    4052:	f7fe fcef 	bl	2a34 <TU2_ResetCounter>
	TU2_SetPeriodTicks(TU2_ptr, period);
    4056:	4b06      	ldr	r3, [pc, #24]	; (4070 <start_timer2_for_closedloop+0x30>)
    4058:	681a      	ldr	r2, [r3, #0]
    405a:	687b      	ldr	r3, [r7, #4]
    405c:	1c10      	adds	r0, r2, #0
    405e:	1c19      	adds	r1, r3, #0
    4060:	f7fe fcca 	bl	29f8 <TU2_SetPeriodTicks>
	timer2_enable();
    4064:	f7ff ff6c 	bl	3f40 <timer2_enable>
}
    4068:	46bd      	mov	sp, r7
    406a:	b002      	add	sp, #8
    406c:	bd80      	pop	{r7, pc}
    406e:	46c0      	nop			; (mov r8, r8)
    4070:	1ffff114 	.word	0x1ffff114

00004074 <start_timer2_for_openloop>:

void start_timer2_for_openloop(uint32 period)
{
    4074:	b580      	push	{r7, lr}
    4076:	b082      	sub	sp, #8
    4078:	af00      	add	r7, sp, #0
    407a:	6078      	str	r0, [r7, #4]
	timer2_disable();
    407c:	f7ff ff6c 	bl	3f58 <timer2_disable>
	TU2_ResetCounter(TU2_ptr);
    4080:	4b08      	ldr	r3, [pc, #32]	; (40a4 <start_timer2_for_openloop+0x30>)
    4082:	681b      	ldr	r3, [r3, #0]
    4084:	1c18      	adds	r0, r3, #0
    4086:	f7fe fcd5 	bl	2a34 <TU2_ResetCounter>
	TU2_SetPeriodTicks(TU2_ptr, period);
    408a:	4b06      	ldr	r3, [pc, #24]	; (40a4 <start_timer2_for_openloop+0x30>)
    408c:	681a      	ldr	r2, [r3, #0]
    408e:	687b      	ldr	r3, [r7, #4]
    4090:	1c10      	adds	r0, r2, #0
    4092:	1c19      	adds	r1, r3, #0
    4094:	f7fe fcb0 	bl	29f8 <TU2_SetPeriodTicks>
	timer2_enable();
    4098:	f7ff ff52 	bl	3f40 <timer2_enable>
}
    409c:	46bd      	mov	sp, r7
    409e:	b002      	add	sp, #8
    40a0:	bd80      	pop	{r7, pc}
    40a2:	46c0      	nop			; (mov r8, r8)
    40a4:	1ffff114 	.word	0x1ffff114

000040a8 <led_init>:
#define led_redOn() REDLED_ClrVal()
#define led_redOff() REDLED_SetVal()
#define led_redToggle() REDLED_Toggle()

void led_init()
{
    40a8:	b580      	push	{r7, lr}
    40aa:	af00      	add	r7, sp, #0
	REDLED_SetOutput();
    40ac:	4b06      	ldr	r3, [pc, #24]	; (40c8 <led_init+0x20>)
    40ae:	4a06      	ldr	r2, [pc, #24]	; (40c8 <led_init+0x20>)
    40b0:	6952      	ldr	r2, [r2, #20]
    40b2:	2180      	movs	r1, #128	; 0x80
    40b4:	430a      	orrs	r2, r1
    40b6:	615a      	str	r2, [r3, #20]
	GREENLED_SetOutput();
    40b8:	4b04      	ldr	r3, [pc, #16]	; (40cc <led_init+0x24>)
    40ba:	4a04      	ldr	r2, [pc, #16]	; (40cc <led_init+0x24>)
    40bc:	6952      	ldr	r2, [r2, #20]
    40be:	2110      	movs	r1, #16
    40c0:	430a      	orrs	r2, r1
    40c2:	615a      	str	r2, [r3, #20]
}
    40c4:	46bd      	mov	sp, r7
    40c6:	bd80      	pop	{r7, pc}
    40c8:	400ff000 	.word	0x400ff000
    40cc:	400ff040 	.word	0x400ff040

000040d0 <led_updateDisplay>:

void led_updateDisplay(DRV_ERROR_VAL error)
{
    40d0:	b580      	push	{r7, lr}
    40d2:	b082      	sub	sp, #8
    40d4:	af00      	add	r7, sp, #0
    40d6:	1c02      	adds	r2, r0, #0
    40d8:	1dfb      	adds	r3, r7, #7
    40da:	701a      	strb	r2, [r3, #0]
	switch(error)
    40dc:	1dfb      	adds	r3, r7, #7
    40de:	781b      	ldrb	r3, [r3, #0]
    40e0:	2b07      	cmp	r3, #7
    40e2:	d845      	bhi.n	4170 <led_updateDisplay+0xa0>
    40e4:	009a      	lsls	r2, r3, #2
    40e6:	4b2a      	ldr	r3, [pc, #168]	; (4190 <led_updateDisplay+0xc0>)
    40e8:	18d3      	adds	r3, r2, r3
    40ea:	681b      	ldr	r3, [r3, #0]
    40ec:	469f      	mov	pc, r3
	{
	case error_null:
		led_greenOn();
    40ee:	4b29      	ldr	r3, [pc, #164]	; (4194 <led_updateDisplay+0xc4>)
    40f0:	4a28      	ldr	r2, [pc, #160]	; (4194 <led_updateDisplay+0xc4>)
    40f2:	6892      	ldr	r2, [r2, #8]
    40f4:	2110      	movs	r1, #16
    40f6:	430a      	orrs	r2, r1
    40f8:	609a      	str	r2, [r3, #8]
		led_redOff();
    40fa:	4b27      	ldr	r3, [pc, #156]	; (4198 <led_updateDisplay+0xc8>)
    40fc:	4a26      	ldr	r2, [pc, #152]	; (4198 <led_updateDisplay+0xc8>)
    40fe:	6852      	ldr	r2, [r2, #4]
    4100:	2180      	movs	r1, #128	; 0x80
    4102:	430a      	orrs	r2, r1
    4104:	605a      	str	r2, [r3, #4]
		break;
    4106:	e040      	b.n	418a <led_updateDisplay+0xba>
	case error_overcurrent:
		led_greenToggle();
    4108:	4b22      	ldr	r3, [pc, #136]	; (4194 <led_updateDisplay+0xc4>)
    410a:	4a22      	ldr	r2, [pc, #136]	; (4194 <led_updateDisplay+0xc4>)
    410c:	68d2      	ldr	r2, [r2, #12]
    410e:	2110      	movs	r1, #16
    4110:	430a      	orrs	r2, r1
    4112:	60da      	str	r2, [r3, #12]
		led_redOff();
    4114:	4b20      	ldr	r3, [pc, #128]	; (4198 <led_updateDisplay+0xc8>)
    4116:	4a20      	ldr	r2, [pc, #128]	; (4198 <led_updateDisplay+0xc8>)
    4118:	6852      	ldr	r2, [r2, #4]
    411a:	2180      	movs	r1, #128	; 0x80
    411c:	430a      	orrs	r2, r1
    411e:	605a      	str	r2, [r3, #4]
		break;
    4120:	e033      	b.n	418a <led_updateDisplay+0xba>
	case error_overvoltage:
		led_greenOn();
    4122:	4b1c      	ldr	r3, [pc, #112]	; (4194 <led_updateDisplay+0xc4>)
    4124:	4a1b      	ldr	r2, [pc, #108]	; (4194 <led_updateDisplay+0xc4>)
    4126:	6892      	ldr	r2, [r2, #8]
    4128:	2110      	movs	r1, #16
    412a:	430a      	orrs	r2, r1
    412c:	609a      	str	r2, [r3, #8]
		led_redOn();
    412e:	4b1a      	ldr	r3, [pc, #104]	; (4198 <led_updateDisplay+0xc8>)
    4130:	4a19      	ldr	r2, [pc, #100]	; (4198 <led_updateDisplay+0xc8>)
    4132:	6892      	ldr	r2, [r2, #8]
    4134:	2180      	movs	r1, #128	; 0x80
    4136:	430a      	orrs	r2, r1
    4138:	609a      	str	r2, [r3, #8]
		break;
    413a:	e026      	b.n	418a <led_updateDisplay+0xba>
	case error_undervoltage:
		led_greenOff();
    413c:	4b15      	ldr	r3, [pc, #84]	; (4194 <led_updateDisplay+0xc4>)
    413e:	4a15      	ldr	r2, [pc, #84]	; (4194 <led_updateDisplay+0xc4>)
    4140:	6852      	ldr	r2, [r2, #4]
    4142:	2110      	movs	r1, #16
    4144:	430a      	orrs	r2, r1
    4146:	605a      	str	r2, [r3, #4]
		led_redOn();
    4148:	4b13      	ldr	r3, [pc, #76]	; (4198 <led_updateDisplay+0xc8>)
    414a:	4a13      	ldr	r2, [pc, #76]	; (4198 <led_updateDisplay+0xc8>)
    414c:	6892      	ldr	r2, [r2, #8]
    414e:	2180      	movs	r1, #128	; 0x80
    4150:	430a      	orrs	r2, r1
    4152:	609a      	str	r2, [r3, #8]
		break;
    4154:	e019      	b.n	418a <led_updateDisplay+0xba>
	case error_undercurrent:
		led_greenOff();
    4156:	4b0f      	ldr	r3, [pc, #60]	; (4194 <led_updateDisplay+0xc4>)
    4158:	4a0e      	ldr	r2, [pc, #56]	; (4194 <led_updateDisplay+0xc4>)
    415a:	6852      	ldr	r2, [r2, #4]
    415c:	2110      	movs	r1, #16
    415e:	430a      	orrs	r2, r1
    4160:	605a      	str	r2, [r3, #4]
		led_redToggle();
    4162:	4b0d      	ldr	r3, [pc, #52]	; (4198 <led_updateDisplay+0xc8>)
    4164:	4a0c      	ldr	r2, [pc, #48]	; (4198 <led_updateDisplay+0xc8>)
    4166:	68d2      	ldr	r2, [r2, #12]
    4168:	2180      	movs	r1, #128	; 0x80
    416a:	430a      	orrs	r2, r1
    416c:	60da      	str	r2, [r3, #12]
		break;
    416e:	e00c      	b.n	418a <led_updateDisplay+0xba>
	default:
		led_greenOff();
    4170:	4b08      	ldr	r3, [pc, #32]	; (4194 <led_updateDisplay+0xc4>)
    4172:	4a08      	ldr	r2, [pc, #32]	; (4194 <led_updateDisplay+0xc4>)
    4174:	6852      	ldr	r2, [r2, #4]
    4176:	2110      	movs	r1, #16
    4178:	430a      	orrs	r2, r1
    417a:	605a      	str	r2, [r3, #4]
		led_redOff();
    417c:	4b06      	ldr	r3, [pc, #24]	; (4198 <led_updateDisplay+0xc8>)
    417e:	4a06      	ldr	r2, [pc, #24]	; (4198 <led_updateDisplay+0xc8>)
    4180:	6852      	ldr	r2, [r2, #4]
    4182:	2180      	movs	r1, #128	; 0x80
    4184:	430a      	orrs	r2, r1
    4186:	605a      	str	r2, [r3, #4]
		break;
    4188:	46c0      	nop			; (mov r8, r8)
	}
}
    418a:	46bd      	mov	sp, r7
    418c:	b002      	add	sp, #8
    418e:	bd80      	pop	{r7, pc}
    4190:	000084f4 	.word	0x000084f4
    4194:	400ff040 	.word	0x400ff040
    4198:	400ff000 	.word	0x400ff000

0000419c <i2c_init>:
#include "IIC.h"
#include "i2c.h"

void i2c_init(void)
{
    419c:	b580      	push	{r7, lr}
    419e:	af00      	add	r7, sp, #0
	IIC_Init();
    41a0:	f7ff f944 	bl	342c <IIC_Init>
}
    41a4:	46bd      	mov	sp, r7
    41a6:	bd80      	pop	{r7, pc}

000041a8 <gpio_init>:
 * Param: void
 * Return: void
 * Description: GPIO device initialization
 */
void gpio_init(void)
{
    41a8:	b580      	push	{r7, lr}
    41aa:	af00      	add	r7, sp, #0
	  gpio1 = GPIO1_Init(NULL);
    41ac:	2000      	movs	r0, #0
    41ae:	f7ff fb83 	bl	38b8 <GPIO1_Init>
    41b2:	1c02      	adds	r2, r0, #0
    41b4:	4b1c      	ldr	r3, [pc, #112]	; (4228 <gpio_init+0x80>)
    41b6:	601a      	str	r2, [r3, #0]
	  gpio2 = GPIO2_Init(NULL);
    41b8:	2000      	movs	r0, #0
    41ba:	f7ff fb15 	bl	37e8 <GPIO2_Init>
    41be:	1c02      	adds	r2, r0, #0
    41c0:	4b1a      	ldr	r3, [pc, #104]	; (422c <gpio_init+0x84>)
    41c2:	601a      	str	r2, [r3, #0]
	  gpio3 = GPIO3_Init(NULL);
    41c4:	2000      	movs	r0, #0
    41c6:	f7ff fabd 	bl	3744 <GPIO3_Init>
    41ca:	1c02      	adds	r2, r0, #0
    41cc:	4b18      	ldr	r3, [pc, #96]	; (4230 <gpio_init+0x88>)
    41ce:	601a      	str	r2, [r3, #0]
	  
	  AHI_SetOutput();
    41d0:	4b18      	ldr	r3, [pc, #96]	; (4234 <gpio_init+0x8c>)
    41d2:	4a18      	ldr	r2, [pc, #96]	; (4234 <gpio_init+0x8c>)
    41d4:	6952      	ldr	r2, [r2, #20]
    41d6:	2180      	movs	r1, #128	; 0x80
    41d8:	0249      	lsls	r1, r1, #9
    41da:	430a      	orrs	r2, r1
    41dc:	615a      	str	r2, [r3, #20]
	  ALO_SetOutput();
    41de:	4b16      	ldr	r3, [pc, #88]	; (4238 <gpio_init+0x90>)
    41e0:	4a15      	ldr	r2, [pc, #84]	; (4238 <gpio_init+0x90>)
    41e2:	6952      	ldr	r2, [r2, #20]
    41e4:	2120      	movs	r1, #32
    41e6:	430a      	orrs	r2, r1
    41e8:	615a      	str	r2, [r3, #20]
	  BHI_SetOutput();
    41ea:	4b12      	ldr	r3, [pc, #72]	; (4234 <gpio_init+0x8c>)
    41ec:	4a11      	ldr	r2, [pc, #68]	; (4234 <gpio_init+0x8c>)
    41ee:	6952      	ldr	r2, [r2, #20]
    41f0:	2180      	movs	r1, #128	; 0x80
    41f2:	0289      	lsls	r1, r1, #10
    41f4:	430a      	orrs	r2, r1
    41f6:	615a      	str	r2, [r3, #20]
	  BLO_SetOutput();
    41f8:	4b0e      	ldr	r3, [pc, #56]	; (4234 <gpio_init+0x8c>)
    41fa:	4a0e      	ldr	r2, [pc, #56]	; (4234 <gpio_init+0x8c>)
    41fc:	6952      	ldr	r2, [r2, #20]
    41fe:	2180      	movs	r1, #128	; 0x80
    4200:	05c9      	lsls	r1, r1, #23
    4202:	430a      	orrs	r2, r1
    4204:	615a      	str	r2, [r3, #20]
	  CHI_SetOutput();
    4206:	4b0b      	ldr	r3, [pc, #44]	; (4234 <gpio_init+0x8c>)
    4208:	4a0a      	ldr	r2, [pc, #40]	; (4234 <gpio_init+0x8c>)
    420a:	6952      	ldr	r2, [r2, #20]
    420c:	2180      	movs	r1, #128	; 0x80
    420e:	02c9      	lsls	r1, r1, #11
    4210:	430a      	orrs	r2, r1
    4212:	615a      	str	r2, [r3, #20]
	  CLO_SetOutput();
    4214:	4b07      	ldr	r3, [pc, #28]	; (4234 <gpio_init+0x8c>)
    4216:	4a07      	ldr	r2, [pc, #28]	; (4234 <gpio_init+0x8c>)
    4218:	6952      	ldr	r2, [r2, #20]
    421a:	2180      	movs	r1, #128	; 0x80
    421c:	0609      	lsls	r1, r1, #24
    421e:	430a      	orrs	r2, r1
    4220:	615a      	str	r2, [r3, #20]
}
    4222:	46bd      	mov	sp, r7
    4224:	bd80      	pop	{r7, pc}
    4226:	46c0      	nop			; (mov r8, r8)
    4228:	1ffff118 	.word	0x1ffff118
    422c:	1ffff11c 	.word	0x1ffff11c
    4230:	1ffff120 	.word	0x1ffff120
    4234:	400ff000 	.word	0x400ff000
    4238:	400ff080 	.word	0x400ff080

0000423c <gpio_wr>:
	return ret_val;
}

//GPIO write function
void gpio_wr(GPIO_PORT port, LDD_GPIO_TBitField pin, GPIO1_TFieldValue value)
{
    423c:	b580      	push	{r7, lr}
    423e:	b084      	sub	sp, #16
    4240:	af00      	add	r7, sp, #0
    4242:	60b9      	str	r1, [r7, #8]
    4244:	607a      	str	r2, [r7, #4]
    4246:	1c3b      	adds	r3, r7, #0
    4248:	330f      	adds	r3, #15
    424a:	1c02      	adds	r2, r0, #0
    424c:	701a      	strb	r2, [r3, #0]
	switch(port)
    424e:	1c3b      	adds	r3, r7, #0
    4250:	330f      	adds	r3, #15
    4252:	781b      	ldrb	r3, [r3, #0]
    4254:	2b01      	cmp	r3, #1
    4256:	d00d      	beq.n	4274 <gpio_wr+0x38>
    4258:	2b02      	cmp	r3, #2
    425a:	d015      	beq.n	4288 <gpio_wr+0x4c>
    425c:	2b00      	cmp	r3, #0
    425e:	d11d      	bne.n	429c <gpio_wr+0x60>
	{
		case GPIO1:
			GPIO1_SetFieldValue(gpio1, pin, value);
    4260:	4b10      	ldr	r3, [pc, #64]	; (42a4 <gpio_wr+0x68>)
    4262:	6819      	ldr	r1, [r3, #0]
    4264:	68ba      	ldr	r2, [r7, #8]
    4266:	687b      	ldr	r3, [r7, #4]
    4268:	1c08      	adds	r0, r1, #0
    426a:	1c11      	adds	r1, r2, #0
    426c:	1c1a      	adds	r2, r3, #0
    426e:	f7ff fb57 	bl	3920 <GPIO1_SetFieldValue>
			break;
    4272:	e014      	b.n	429e <gpio_wr+0x62>
		case GPIO2:
			GPIO2_SetFieldValue(gpio2, pin, value);
    4274:	4b0c      	ldr	r3, [pc, #48]	; (42a8 <gpio_wr+0x6c>)
    4276:	6819      	ldr	r1, [r3, #0]
    4278:	68ba      	ldr	r2, [r7, #8]
    427a:	687b      	ldr	r3, [r7, #4]
    427c:	1c08      	adds	r0, r1, #0
    427e:	1c11      	adds	r1, r2, #0
    4280:	1c1a      	adds	r2, r3, #0
    4282:	f7ff fad9 	bl	3838 <GPIO2_SetFieldValue>
			break;
    4286:	e00a      	b.n	429e <gpio_wr+0x62>
		case GPIO3:
			GPIO3_SetFieldValue(gpio3, pin, value);
    4288:	4b08      	ldr	r3, [pc, #32]	; (42ac <gpio_wr+0x70>)
    428a:	6819      	ldr	r1, [r3, #0]
    428c:	68ba      	ldr	r2, [r7, #8]
    428e:	687b      	ldr	r3, [r7, #4]
    4290:	1c08      	adds	r0, r1, #0
    4292:	1c11      	adds	r1, r2, #0
    4294:	1c1a      	adds	r2, r3, #0
    4296:	f7ff fa79 	bl	378c <GPIO3_SetFieldValue>
			break;
    429a:	e000      	b.n	429e <gpio_wr+0x62>
		default:
			break;
    429c:	46c0      	nop			; (mov r8, r8)
	}
}
    429e:	46bd      	mov	sp, r7
    42a0:	b004      	add	sp, #16
    42a2:	bd80      	pop	{r7, pc}
    42a4:	1ffff118 	.word	0x1ffff118
    42a8:	1ffff11c 	.word	0x1ffff11c
    42ac:	1ffff120 	.word	0x1ffff120

000042b0 <Flash_init>:
 */

#include "flash.h"

void Flash_init(void)
{
    42b0:	b580      	push	{r7, lr}
    42b2:	af00      	add	r7, sp, #0
   IFsh1_Init();
    42b4:	f7ff f95e 	bl	3574 <IFsh1_Init>
}
    42b8:	46bd      	mov	sp, r7
    42ba:	bd80      	pop	{r7, pc}

000042bc <Flash_EraseSector>:

void Flash_EraseSector(IFsh1_TAddress Addr)
{
    42bc:	b580      	push	{r7, lr}
    42be:	b082      	sub	sp, #8
    42c0:	af00      	add	r7, sp, #0
    42c2:	6078      	str	r0, [r7, #4]
	if(Addr < FLASH_SECTOR_PARAM)return;	//
    42c4:	687a      	ldr	r2, [r7, #4]
    42c6:	4b06      	ldr	r3, [pc, #24]	; (42e0 <Flash_EraseSector+0x24>)
    42c8:	429a      	cmp	r2, r3
    42ca:	d904      	bls.n	42d6 <Flash_EraseSector+0x1a>
	IFsh1_EraseSector(Addr);
    42cc:	687b      	ldr	r3, [r7, #4]
    42ce:	1c18      	adds	r0, r3, #0
    42d0:	f7ff f96c 	bl	35ac <IFsh1_EraseSector>
    42d4:	e000      	b.n	42d8 <Flash_EraseSector+0x1c>
   IFsh1_Init();
}

void Flash_EraseSector(IFsh1_TAddress Addr)
{
	if(Addr < FLASH_SECTOR_PARAM)return;	//
    42d6:	46c0      	nop			; (mov r8, r8)
	IFsh1_EraseSector(Addr);
}
    42d8:	46bd      	mov	sp, r7
    42da:	b002      	add	sp, #8
    42dc:	bd80      	pop	{r7, pc}
    42de:	46c0      	nop			; (mov r8, r8)
    42e0:	0001fdff 	.word	0x0001fdff

000042e4 <Flash_SetBytes>:

void Flash_SetBytes(IFsh1_TAddress Addr, uint8 *buf, uint8 len)
{
    42e4:	b580      	push	{r7, lr}
    42e6:	b086      	sub	sp, #24
    42e8:	af00      	add	r7, sp, #0
    42ea:	60f8      	str	r0, [r7, #12]
    42ec:	60b9      	str	r1, [r7, #8]
    42ee:	1dfb      	adds	r3, r7, #7
    42f0:	701a      	strb	r2, [r3, #0]
	uint8 i = 0;
    42f2:	1c3b      	adds	r3, r7, #0
    42f4:	3317      	adds	r3, #23
    42f6:	2200      	movs	r2, #0
    42f8:	701a      	strb	r2, [r3, #0]
	if(Addr != FLASH_ADDR_VERSION)return;	//0x0f
    42fa:	68fa      	ldr	r2, [r7, #12]
    42fc:	4b14      	ldr	r3, [pc, #80]	; (4350 <Flash_SetBytes+0x6c>)
    42fe:	429a      	cmp	r2, r3
    4300:	d122      	bne.n	4348 <Flash_SetBytes+0x64>
	for(i=0; i<len; i++)
    4302:	1c3b      	adds	r3, r7, #0
    4304:	3317      	adds	r3, #23
    4306:	2200      	movs	r2, #0
    4308:	701a      	strb	r2, [r3, #0]
    430a:	e015      	b.n	4338 <Flash_SetBytes+0x54>
		IFsh1_SetByteFlash((Addr+i), *(buf+i));
    430c:	1c3b      	adds	r3, r7, #0
    430e:	3317      	adds	r3, #23
    4310:	781a      	ldrb	r2, [r3, #0]
    4312:	68fb      	ldr	r3, [r7, #12]
    4314:	18d2      	adds	r2, r2, r3
    4316:	1c3b      	adds	r3, r7, #0
    4318:	3317      	adds	r3, #23
    431a:	781b      	ldrb	r3, [r3, #0]
    431c:	68b9      	ldr	r1, [r7, #8]
    431e:	18cb      	adds	r3, r1, r3
    4320:	781b      	ldrb	r3, [r3, #0]
    4322:	1c10      	adds	r0, r2, #0
    4324:	1c19      	adds	r1, r3, #0
    4326:	f7ff f989 	bl	363c <IFsh1_SetByteFlash>

void Flash_SetBytes(IFsh1_TAddress Addr, uint8 *buf, uint8 len)
{
	uint8 i = 0;
	if(Addr != FLASH_ADDR_VERSION)return;	//0x0f
	for(i=0; i<len; i++)
    432a:	1c3b      	adds	r3, r7, #0
    432c:	3317      	adds	r3, #23
    432e:	1c3a      	adds	r2, r7, #0
    4330:	3217      	adds	r2, #23
    4332:	7812      	ldrb	r2, [r2, #0]
    4334:	3201      	adds	r2, #1
    4336:	701a      	strb	r2, [r3, #0]
    4338:	1c3a      	adds	r2, r7, #0
    433a:	3217      	adds	r2, #23
    433c:	1dfb      	adds	r3, r7, #7
    433e:	7812      	ldrb	r2, [r2, #0]
    4340:	781b      	ldrb	r3, [r3, #0]
    4342:	429a      	cmp	r2, r3
    4344:	d3e2      	bcc.n	430c <Flash_SetBytes+0x28>
    4346:	e000      	b.n	434a <Flash_SetBytes+0x66>
}

void Flash_SetBytes(IFsh1_TAddress Addr, uint8 *buf, uint8 len)
{
	uint8 i = 0;
	if(Addr != FLASH_ADDR_VERSION)return;	//0x0f
    4348:	46c0      	nop			; (mov r8, r8)
	for(i=0; i<len; i++)
		IFsh1_SetByteFlash((Addr+i), *(buf+i));
}
    434a:	46bd      	mov	sp, r7
    434c:	b006      	add	sp, #24
    434e:	bd80      	pop	{r7, pc}
    4350:	0001fff0 	.word	0x0001fff0

00004354 <Flash_GetBytes>:

void Flash_GetBytes(uint32 Addr, uint8 *buf, uint8 len)
{
    4354:	b580      	push	{r7, lr}
    4356:	b086      	sub	sp, #24
    4358:	af00      	add	r7, sp, #0
    435a:	60f8      	str	r0, [r7, #12]
    435c:	60b9      	str	r1, [r7, #8]
    435e:	1dfb      	adds	r3, r7, #7
    4360:	701a      	strb	r2, [r3, #0]
	uint8 i = 0;
    4362:	1c3b      	adds	r3, r7, #0
    4364:	3317      	adds	r3, #23
    4366:	2200      	movs	r2, #0
    4368:	701a      	strb	r2, [r3, #0]
	if(Addr != FLASH_ADDR_VERSION)return;	//0x0f
    436a:	68fa      	ldr	r2, [r7, #12]
    436c:	4b14      	ldr	r3, [pc, #80]	; (43c0 <Flash_GetBytes+0x6c>)
    436e:	429a      	cmp	r2, r3
    4370:	d121      	bne.n	43b6 <Flash_GetBytes+0x62>
	for(i=0; i<len; i++)
    4372:	1c3b      	adds	r3, r7, #0
    4374:	3317      	adds	r3, #23
    4376:	2200      	movs	r2, #0
    4378:	701a      	strb	r2, [r3, #0]
    437a:	e014      	b.n	43a6 <Flash_GetBytes+0x52>
		IFsh1_GetByteFlash((IFsh1_TAddress)(Addr+i), (buf+i));
    437c:	1c3b      	adds	r3, r7, #0
    437e:	3317      	adds	r3, #23
    4380:	781a      	ldrb	r2, [r3, #0]
    4382:	68fb      	ldr	r3, [r7, #12]
    4384:	18d2      	adds	r2, r2, r3
    4386:	1c3b      	adds	r3, r7, #0
    4388:	3317      	adds	r3, #23
    438a:	781b      	ldrb	r3, [r3, #0]
    438c:	68b9      	ldr	r1, [r7, #8]
    438e:	18cb      	adds	r3, r1, r3
    4390:	1c10      	adds	r0, r2, #0
    4392:	1c19      	adds	r1, r3, #0
    4394:	f7ff f966 	bl	3664 <IFsh1_GetByteFlash>

void Flash_GetBytes(uint32 Addr, uint8 *buf, uint8 len)
{
	uint8 i = 0;
	if(Addr != FLASH_ADDR_VERSION)return;	//0x0f
	for(i=0; i<len; i++)
    4398:	1c3b      	adds	r3, r7, #0
    439a:	3317      	adds	r3, #23
    439c:	1c3a      	adds	r2, r7, #0
    439e:	3217      	adds	r2, #23
    43a0:	7812      	ldrb	r2, [r2, #0]
    43a2:	3201      	adds	r2, #1
    43a4:	701a      	strb	r2, [r3, #0]
    43a6:	1c3a      	adds	r2, r7, #0
    43a8:	3217      	adds	r2, #23
    43aa:	1dfb      	adds	r3, r7, #7
    43ac:	7812      	ldrb	r2, [r2, #0]
    43ae:	781b      	ldrb	r3, [r3, #0]
    43b0:	429a      	cmp	r2, r3
    43b2:	d3e3      	bcc.n	437c <Flash_GetBytes+0x28>
    43b4:	e000      	b.n	43b8 <Flash_GetBytes+0x64>
}

void Flash_GetBytes(uint32 Addr, uint8 *buf, uint8 len)
{
	uint8 i = 0;
	if(Addr != FLASH_ADDR_VERSION)return;	//0x0f
    43b6:	46c0      	nop			; (mov r8, r8)
	for(i=0; i<len; i++)
		IFsh1_GetByteFlash((IFsh1_TAddress)(Addr+i), (buf+i));
}
    43b8:	46bd      	mov	sp, r7
    43ba:	b006      	add	sp, #24
    43bc:	bd80      	pop	{r7, pc}
    43be:	46c0      	nop			; (mov r8, r8)
    43c0:	0001fff0 	.word	0x0001fff0

000043c4 <Flash_Disable>:

void Flash_Disable(void)
{
    43c4:	b580      	push	{r7, lr}
    43c6:	b082      	sub	sp, #8
    43c8:	af00      	add	r7, sp, #0
	uint8 state = 0;	
    43ca:	1dfb      	adds	r3, r7, #7
    43cc:	2200      	movs	r2, #0
    43ce:	701a      	strb	r2, [r3, #0]
	
	while(!state)
    43d0:	e01d      	b.n	440e <Flash_Disable+0x4a>
	{
		if(!(FTMRE_FSTAT & FTMRE_FSTAT_CCIF_MASK))break;
    43d2:	4b13      	ldr	r3, [pc, #76]	; (4420 <Flash_Disable+0x5c>)
    43d4:	795b      	ldrb	r3, [r3, #5]
    43d6:	b2db      	uxtb	r3, r3
    43d8:	b2db      	uxtb	r3, r3
    43da:	b25b      	sxtb	r3, r3
    43dc:	2b00      	cmp	r3, #0
    43de:	da1b      	bge.n	4418 <Flash_Disable+0x54>
		if(!(FTMRE_FCLKDIV & FTMRE_FCLKDIV_FDIVLCK_MASK))/* FCLKDIV register is not locked */
    43e0:	4b0f      	ldr	r3, [pc, #60]	; (4420 <Flash_Disable+0x5c>)
    43e2:	78db      	ldrb	r3, [r3, #3]
    43e4:	b2db      	uxtb	r3, r3
    43e6:	1c1a      	adds	r2, r3, #0
    43e8:	2340      	movs	r3, #64	; 0x40
    43ea:	4013      	ands	r3, r2
    43ec:	1dfa      	adds	r2, r7, #7
    43ee:	1df9      	adds	r1, r7, #7
    43f0:	7809      	ldrb	r1, [r1, #0]
    43f2:	7011      	strb	r1, [r2, #0]
    43f4:	2b00      	cmp	r3, #0
    43f6:	d10a      	bne.n	440e <Flash_Disable+0x4a>
		{
			FTMRE_FCLKDIV = (FTMRE_FCLKDIV & ~(FTMRE_FCLKDIV_FDIV_MASK)) | FTMRE_FCLKDIV_FDIV(0);
    43f8:	4b09      	ldr	r3, [pc, #36]	; (4420 <Flash_Disable+0x5c>)
    43fa:	4a09      	ldr	r2, [pc, #36]	; (4420 <Flash_Disable+0x5c>)
    43fc:	78d2      	ldrb	r2, [r2, #3]
    43fe:	b2d2      	uxtb	r2, r2
    4400:	213f      	movs	r1, #63	; 0x3f
    4402:	438a      	bics	r2, r1
    4404:	b2d2      	uxtb	r2, r2
    4406:	70da      	strb	r2, [r3, #3]
			state = 1;
    4408:	1dfb      	adds	r3, r7, #7
    440a:	2201      	movs	r2, #1
    440c:	701a      	strb	r2, [r3, #0]

void Flash_Disable(void)
{
	uint8 state = 0;	
	
	while(!state)
    440e:	1dfb      	adds	r3, r7, #7
    4410:	781b      	ldrb	r3, [r3, #0]
    4412:	2b00      	cmp	r3, #0
    4414:	d0dd      	beq.n	43d2 <Flash_Disable+0xe>
    4416:	e000      	b.n	441a <Flash_Disable+0x56>
	{
		if(!(FTMRE_FSTAT & FTMRE_FSTAT_CCIF_MASK))break;
    4418:	46c0      	nop			; (mov r8, r8)
		{
			FTMRE_FCLKDIV = (FTMRE_FCLKDIV & ~(FTMRE_FCLKDIV_FDIV_MASK)) | FTMRE_FCLKDIV_FDIV(0);
			state = 1;
		}
	}	
}
    441a:	46bd      	mov	sp, r7
    441c:	b002      	add	sp, #8
    441e:	bd80      	pop	{r7, pc}
    4420:	40020000 	.word	0x40020000

00004424 <adc_init>:
//#include "AD1.h"
#include "SKEAZ1284.h"
#include "adc.h"

void adc_init(void)
{
    4424:	b580      	push	{r7, lr}
    4426:	af00      	add	r7, sp, #0
	SIM_SCGC |= SIM_SCGC_ADC_MASK;
    4428:	4b0c      	ldr	r3, [pc, #48]	; (445c <adc_init+0x38>)
    442a:	4a0c      	ldr	r2, [pc, #48]	; (445c <adc_init+0x38>)
    442c:	6952      	ldr	r2, [r2, #20]
    442e:	2180      	movs	r1, #128	; 0x80
    4430:	0589      	lsls	r1, r1, #22
    4432:	430a      	orrs	r2, r1
    4434:	615a      	str	r2, [r3, #20]
	ADC_SC1 = 0	;	
    4436:	4b0a      	ldr	r3, [pc, #40]	; (4460 <adc_init+0x3c>)
    4438:	2200      	movs	r2, #0
    443a:	601a      	str	r2, [r3, #0]
	ADC_SC3 = 0x29;  // 0b0010 1001, adiv = 2, mode = 12bit, adiclk = bus/2
    443c:	4b08      	ldr	r3, [pc, #32]	; (4460 <adc_init+0x3c>)
    443e:	2229      	movs	r2, #41	; 0x29
    4440:	609a      	str	r2, [r3, #8]
	ADC_SC2 = 0x00;
    4442:	4b07      	ldr	r3, [pc, #28]	; (4460 <adc_init+0x3c>)
    4444:	2200      	movs	r2, #0
    4446:	605a      	str	r2, [r3, #4]
	//ADC_APCTL1 &= 0xc73f; // ~(0b0011 1000 1100 0000), ch13/ch12/ch11/ch7/ch6;
	ADC_APCTL1 |= 0x38c0; // (0b0011 1000 1100 0000), ch13/ch12/ch11/ch7/ch6;
    4448:	4b05      	ldr	r3, [pc, #20]	; (4460 <adc_init+0x3c>)
    444a:	4a05      	ldr	r2, [pc, #20]	; (4460 <adc_init+0x3c>)
    444c:	6992      	ldr	r2, [r2, #24]
    444e:	21e3      	movs	r1, #227	; 0xe3
    4450:	0189      	lsls	r1, r1, #6
    4452:	430a      	orrs	r2, r1
    4454:	619a      	str	r2, [r3, #24]
	
}
    4456:	46bd      	mov	sp, r7
    4458:	bd80      	pop	{r7, pc}
    445a:	46c0      	nop			; (mov r8, r8)
    445c:	40048000 	.word	0x40048000
    4460:	4003b000 	.word	0x4003b000

00004464 <adc_rd>:

uint16 adc_rd(ADC_CHANNEL port)
{
    4464:	b580      	push	{r7, lr}
    4466:	b084      	sub	sp, #16
    4468:	af00      	add	r7, sp, #0
    446a:	1c02      	adds	r2, r0, #0
    446c:	1dfb      	adds	r3, r7, #7
    446e:	701a      	strb	r2, [r3, #0]
	const unsigned char adch[] = {0x0d, 0x0c, 0x07, 0x06, 0x0b,0x16};
    4470:	1c3a      	adds	r2, r7, #0
    4472:	3208      	adds	r2, #8
    4474:	4b0e      	ldr	r3, [pc, #56]	; (44b0 <adc_rd+0x4c>)
    4476:	1c11      	adds	r1, r2, #0
    4478:	1c1a      	adds	r2, r3, #0
    447a:	2306      	movs	r3, #6
    447c:	1c08      	adds	r0, r1, #0
    447e:	1c11      	adds	r1, r2, #0
    4480:	1c1a      	adds	r2, r3, #0
    4482:	f002 ff6b 	bl	735c <memcpy>
	
	ADC_SC1 = adch[port];
    4486:	4b0b      	ldr	r3, [pc, #44]	; (44b4 <adc_rd+0x50>)
    4488:	1dfa      	adds	r2, r7, #7
    448a:	7812      	ldrb	r2, [r2, #0]
    448c:	1c39      	adds	r1, r7, #0
    448e:	3108      	adds	r1, #8
    4490:	5c8a      	ldrb	r2, [r1, r2]
    4492:	601a      	str	r2, [r3, #0]
	
	while(!(ADC_SC1 & 0x80));
    4494:	46c0      	nop			; (mov r8, r8)
    4496:	4b07      	ldr	r3, [pc, #28]	; (44b4 <adc_rd+0x50>)
    4498:	681a      	ldr	r2, [r3, #0]
    449a:	2380      	movs	r3, #128	; 0x80
    449c:	4013      	ands	r3, r2
    449e:	d0fa      	beq.n	4496 <adc_rd+0x32>
	
	return ADC_R & 0xffffffff;
    44a0:	4b04      	ldr	r3, [pc, #16]	; (44b4 <adc_rd+0x50>)
    44a2:	691b      	ldr	r3, [r3, #16]
    44a4:	b29b      	uxth	r3, r3
}
    44a6:	1c18      	adds	r0, r3, #0
    44a8:	46bd      	mov	sp, r7
    44aa:	b004      	add	sp, #16
    44ac:	bd80      	pop	{r7, pc}
    44ae:	46c0      	nop			; (mov r8, r8)
    44b0:	000083f0 	.word	0x000083f0
    44b4:	4003b000 	.word	0x4003b000

000044b8 <sys_init>:
#include "../hardware/timer.h"
#include "../hardware/flash.h"
#include "../hardware/i2c.h"
#include "../user/globalvars.h"
void sys_init(void)
{
    44b8:	b580      	push	{r7, lr}
    44ba:	af00      	add	r7, sp, #0
	gpio_init();
    44bc:	f7ff fe74 	bl	41a8 <gpio_init>
	led_init();
    44c0:	f7ff fdf2 	bl	40a8 <led_init>
	adc_init();
    44c4:	f7ff ffae 	bl	4424 <adc_init>
	timer_init();
    44c8:	f7ff fcfc 	bl	3ec4 <timer_init>
	pwm_init();
    44cc:	f7ff fd86 	bl	3fdc <pwm_init>
	//uart1_init();
	//uart1_clear_Rxbuf();
	uart0_master_init();
    44d0:	f7ff fc88 	bl	3de4 <uart0_master_init>
	i2c_init();
    44d4:	f7ff fe62 	bl	419c <i2c_init>
	
	globalParameter_init();
    44d8:	f002 f846 	bl	6568 <globalParameter_init>
}
    44dc:	46bd      	mov	sp, r7
    44de:	bd80      	pop	{r7, pc}

000044e0 <SaveVers>:

void SaveVers(const uint8 *version)
{
    44e0:	b580      	push	{r7, lr}
    44e2:	b084      	sub	sp, #16
    44e4:	af00      	add	r7, sp, #0
    44e6:	6078      	str	r0, [r7, #4]
	uint8 buf[6] = {0};
    44e8:	1c3b      	adds	r3, r7, #0
    44ea:	3308      	adds	r3, #8
    44ec:	2200      	movs	r2, #0
    44ee:	601a      	str	r2, [r3, #0]
    44f0:	2200      	movs	r2, #0
    44f2:	809a      	strh	r2, [r3, #4]
	uint8 i = 0;
    44f4:	1c3b      	adds	r3, r7, #0
    44f6:	330f      	adds	r3, #15
    44f8:	2200      	movs	r2, #0
    44fa:	701a      	strb	r2, [r3, #0]
	uint8 wr_flag = 0;
    44fc:	1c3b      	adds	r3, r7, #0
    44fe:	330e      	adds	r3, #14
    4500:	2200      	movs	r2, #0
    4502:	701a      	strb	r2, [r3, #0]
	
	Flash_init();
    4504:	f7ff fed4 	bl	42b0 <Flash_init>
	Flash_GetBytes(FLASH_ADDR_VERSION, buf, 6);		//FlashFlash
    4508:	4a26      	ldr	r2, [pc, #152]	; (45a4 <SaveVers+0xc4>)
    450a:	1c3b      	adds	r3, r7, #0
    450c:	3308      	adds	r3, #8
    450e:	1c10      	adds	r0, r2, #0
    4510:	1c19      	adds	r1, r3, #0
    4512:	2206      	movs	r2, #6
    4514:	f7ff ff1e 	bl	4354 <Flash_GetBytes>
	for(i=0; i<6; i++)
    4518:	1c3b      	adds	r3, r7, #0
    451a:	330f      	adds	r3, #15
    451c:	2200      	movs	r2, #0
    451e:	701a      	strb	r2, [r3, #0]
    4520:	e024      	b.n	456c <SaveVers+0x8c>
	{
		if(buf[i] != version[i])
    4522:	1c3b      	adds	r3, r7, #0
    4524:	330f      	adds	r3, #15
    4526:	781b      	ldrb	r3, [r3, #0]
    4528:	1c3a      	adds	r2, r7, #0
    452a:	3208      	adds	r2, #8
    452c:	5cd2      	ldrb	r2, [r2, r3]
    452e:	1c3b      	adds	r3, r7, #0
    4530:	330f      	adds	r3, #15
    4532:	781b      	ldrb	r3, [r3, #0]
    4534:	6879      	ldr	r1, [r7, #4]
    4536:	18cb      	adds	r3, r1, r3
    4538:	781b      	ldrb	r3, [r3, #0]
    453a:	429a      	cmp	r2, r3
    453c:	d00f      	beq.n	455e <SaveVers+0x7e>
		{
			buf[i] = version[i];
    453e:	1c3b      	adds	r3, r7, #0
    4540:	330f      	adds	r3, #15
    4542:	781b      	ldrb	r3, [r3, #0]
    4544:	1c3a      	adds	r2, r7, #0
    4546:	320f      	adds	r2, #15
    4548:	7812      	ldrb	r2, [r2, #0]
    454a:	6879      	ldr	r1, [r7, #4]
    454c:	188a      	adds	r2, r1, r2
    454e:	7811      	ldrb	r1, [r2, #0]
    4550:	1c3a      	adds	r2, r7, #0
    4552:	3208      	adds	r2, #8
    4554:	54d1      	strb	r1, [r2, r3]
			wr_flag = 1;
    4556:	1c3b      	adds	r3, r7, #0
    4558:	330e      	adds	r3, #14
    455a:	2201      	movs	r2, #1
    455c:	701a      	strb	r2, [r3, #0]
	uint8 i = 0;
	uint8 wr_flag = 0;
	
	Flash_init();
	Flash_GetBytes(FLASH_ADDR_VERSION, buf, 6);		//FlashFlash
	for(i=0; i<6; i++)
    455e:	1c3b      	adds	r3, r7, #0
    4560:	330f      	adds	r3, #15
    4562:	1c3a      	adds	r2, r7, #0
    4564:	320f      	adds	r2, #15
    4566:	7812      	ldrb	r2, [r2, #0]
    4568:	3201      	adds	r2, #1
    456a:	701a      	strb	r2, [r3, #0]
    456c:	1c3b      	adds	r3, r7, #0
    456e:	330f      	adds	r3, #15
    4570:	781b      	ldrb	r3, [r3, #0]
    4572:	2b05      	cmp	r3, #5
    4574:	d9d5      	bls.n	4522 <SaveVers+0x42>
		{
			buf[i] = version[i];
			wr_flag = 1;
		}
	}
	if(wr_flag == 1)
    4576:	1c3b      	adds	r3, r7, #0
    4578:	330e      	adds	r3, #14
    457a:	781b      	ldrb	r3, [r3, #0]
    457c:	2b01      	cmp	r3, #1
    457e:	d10c      	bne.n	459a <SaveVers+0xba>
	{
		Flash_EraseSector(FLASH_SECTOR_PARAM);
    4580:	23ff      	movs	r3, #255	; 0xff
    4582:	025b      	lsls	r3, r3, #9
    4584:	1c18      	adds	r0, r3, #0
    4586:	f7ff fe99 	bl	42bc <Flash_EraseSector>
		Flash_SetBytes(FLASH_ADDR_VERSION, buf, 6);
    458a:	4a06      	ldr	r2, [pc, #24]	; (45a4 <SaveVers+0xc4>)
    458c:	1c3b      	adds	r3, r7, #0
    458e:	3308      	adds	r3, #8
    4590:	1c10      	adds	r0, r2, #0
    4592:	1c19      	adds	r1, r3, #0
    4594:	2206      	movs	r2, #6
    4596:	f7ff fea5 	bl	42e4 <Flash_SetBytes>
	}
	Flash_Disable();
    459a:	f7ff ff13 	bl	43c4 <Flash_Disable>
}
    459e:	46bd      	mov	sp, r7
    45a0:	b004      	add	sp, #16
    45a2:	bd80      	pop	{r7, pc}
    45a4:	0001fff0 	.word	0x0001fff0

000045a8 <main>:

const unsigned char Version_Buf[6] = {'P','U','M','C','1','0'};

int main(void)
/*lint -restore Enable MISRA rule (6.3) checking. */
{
    45a8:	b590      	push	{r4, r7, lr}
    45aa:	b087      	sub	sp, #28
    45ac:	af00      	add	r7, sp, #0
  /* Write your local variable definition here */
  static DRV_STATE curState=DRV_NULL;
  static DRV_EVT   event=ev_null;
  static unsigned char errCount = 0;  //5
  DRV_ERROR_VAL error=error_null;
    45ae:	1c3b      	adds	r3, r7, #0
    45b0:	330f      	adds	r3, #15
    45b2:	2200      	movs	r2, #0
    45b4:	701a      	strb	r2, [r3, #0]
  
  uint8 uartdataTransmit[10]; // only for test UART
  
  gStatusData = (tSlaveMCUStatus *) (&gSCITxBuf[0]);
    45b6:	4b5c      	ldr	r3, [pc, #368]	; (4728 <main+0x180>)
    45b8:	4a5c      	ldr	r2, [pc, #368]	; (472c <main+0x184>)
    45ba:	601a      	str	r2, [r3, #0]
  //*************************************************
  /*** Processor Expert internal initialization. DON'T REMOVE THIS CODE!!! ***/
  PE_low_level_init();
    45bc:	f002 fd14 	bl	6fe8 <PE_low_level_init>
  /*** End of Processor Expert internal initialization.                    ***/
  SaveVers(Version_Buf);
    45c0:	4b5b      	ldr	r3, [pc, #364]	; (4730 <main+0x188>)
    45c2:	1c18      	adds	r0, r3, #0
    45c4:	f7ff ff8c 	bl	44e0 <SaveVers>
  sys_init();
    45c8:	f7ff ff76 	bl	44b8 <sys_init>
  /* Write your code here */
  //20150603500ms****************
  unsigned int i = 0,j = 0;
    45cc:	2300      	movs	r3, #0
    45ce:	617b      	str	r3, [r7, #20]
    45d0:	2300      	movs	r3, #0
    45d2:	613b      	str	r3, [r7, #16]
  for(i = 0;i < 1000; i++)
    45d4:	2300      	movs	r3, #0
    45d6:	617b      	str	r3, [r7, #20]
    45d8:	e00c      	b.n	45f4 <main+0x4c>
  {
	  for(j = 0;j < 2000; j++)
    45da:	2300      	movs	r3, #0
    45dc:	613b      	str	r3, [r7, #16]
    45de:	e002      	b.n	45e6 <main+0x3e>
    45e0:	693b      	ldr	r3, [r7, #16]
    45e2:	3301      	adds	r3, #1
    45e4:	613b      	str	r3, [r7, #16]
    45e6:	693a      	ldr	r2, [r7, #16]
    45e8:	4b52      	ldr	r3, [pc, #328]	; (4734 <main+0x18c>)
    45ea:	429a      	cmp	r2, r3
    45ec:	d9f8      	bls.n	45e0 <main+0x38>
  SaveVers(Version_Buf);
  sys_init();
  /* Write your code here */
  //20150603500ms****************
  unsigned int i = 0,j = 0;
  for(i = 0;i < 1000; i++)
    45ee:	697b      	ldr	r3, [r7, #20]
    45f0:	3301      	adds	r3, #1
    45f2:	617b      	str	r3, [r7, #20]
    45f4:	697a      	ldr	r2, [r7, #20]
    45f6:	4b50      	ldr	r3, [pc, #320]	; (4738 <main+0x190>)
    45f8:	429a      	cmp	r2, r3
    45fa:	d9ee      	bls.n	45da <main+0x32>
  {
	  for(j = 0;j < 2000; j++)
		  ;
  }
  
  	uartdataTransmit[0] = 'e';
    45fc:	1d3b      	adds	r3, r7, #4
    45fe:	2265      	movs	r2, #101	; 0x65
    4600:	701a      	strb	r2, [r3, #0]
  	uartdataTransmit[1] = 'n';
    4602:	1d3b      	adds	r3, r7, #4
    4604:	226e      	movs	r2, #110	; 0x6e
    4606:	705a      	strb	r2, [r3, #1]
  	uartdataTransmit[2] = 't';
    4608:	1d3b      	adds	r3, r7, #4
    460a:	2274      	movs	r2, #116	; 0x74
    460c:	709a      	strb	r2, [r3, #2]
  	uartdataTransmit[3] = 'e';
    460e:	1d3b      	adds	r3, r7, #4
    4610:	2265      	movs	r2, #101	; 0x65
    4612:	70da      	strb	r2, [r3, #3]
  	uartdataTransmit[4] = 'r';
    4614:	1d3b      	adds	r3, r7, #4
    4616:	2272      	movs	r2, #114	; 0x72
    4618:	711a      	strb	r2, [r3, #4]
  	uartdataTransmit[5] = 'd';
    461a:	1d3b      	adds	r3, r7, #4
    461c:	2264      	movs	r2, #100	; 0x64
    461e:	715a      	strb	r2, [r3, #5]
  	uartdataTransmit[6] = 'r';
    4620:	1d3b      	adds	r3, r7, #4
    4622:	2272      	movs	r2, #114	; 0x72
    4624:	719a      	strb	r2, [r3, #6]
  	uartdataTransmit[7] = 'v';
    4626:	1d3b      	adds	r3, r7, #4
    4628:	2276      	movs	r2, #118	; 0x76
    462a:	71da      	strb	r2, [r3, #7]
  	uartdataTransmit[8] = ' ';
    462c:	1d3b      	adds	r3, r7, #4
    462e:	2220      	movs	r2, #32
    4630:	721a      	strb	r2, [r3, #8]
  	uartdataTransmit[9] = '\0';
    4632:	1d3b      	adds	r3, r7, #4
    4634:	2200      	movs	r2, #0
    4636:	725a      	strb	r2, [r3, #9]
  	uart0_master_wr(uartdataTransmit, 10);
    4638:	1d3b      	adds	r3, r7, #4
    463a:	1c18      	adds	r0, r3, #0
    463c:	210a      	movs	r1, #10
    463e:	f7ff fc0d 	bl	3e5c <uart0_master_wr>
  	
  	curState=DRV_HALT;
    4642:	4b3e      	ldr	r3, [pc, #248]	; (473c <main+0x194>)
    4644:	2202      	movs	r2, #2
    4646:	701a      	strb	r2, [r3, #0]
			gStatusData->crcData        = genCRC8(gSCITxBuf, (sizeof(tSlaveMCUStatus) - 1)); 
			TxMessage(gSCITxBuf, sizeof(tSlaveMCUStatus));
		}
#endif
		
		error = errorCheck(curState);
    4648:	4b3c      	ldr	r3, [pc, #240]	; (473c <main+0x194>)
    464a:	781b      	ldrb	r3, [r3, #0]
    464c:	1c3c      	adds	r4, r7, #0
    464e:	340f      	adds	r4, #15
    4650:	1c18      	adds	r0, r3, #0
    4652:	f002 f8d7 	bl	6804 <errorCheck>
    4656:	1c03      	adds	r3, r0, #0
    4658:	7023      	strb	r3, [r4, #0]
		gLatestError = error;
    465a:	4b39      	ldr	r3, [pc, #228]	; (4740 <main+0x198>)
    465c:	1c3a      	adds	r2, r7, #0
    465e:	320f      	adds	r2, #15
    4660:	7812      	ldrb	r2, [r2, #0]
    4662:	701a      	strb	r2, [r3, #0]
		
		error = errorFilter(curState, error);		
    4664:	4b35      	ldr	r3, [pc, #212]	; (473c <main+0x194>)
    4666:	781a      	ldrb	r2, [r3, #0]
    4668:	1c3c      	adds	r4, r7, #0
    466a:	340f      	adds	r4, #15
    466c:	1c3b      	adds	r3, r7, #0
    466e:	330f      	adds	r3, #15
    4670:	781b      	ldrb	r3, [r3, #0]
    4672:	1c10      	adds	r0, r2, #0
    4674:	1c19      	adds	r1, r3, #0
    4676:	f002 fa6b 	bl	6b50 <errorFilter>
    467a:	1c03      	adds	r3, r0, #0
    467c:	7023      	strb	r3, [r4, #0]
		if((error_null == error) || (error == error_undercurrent))
    467e:	1c3b      	adds	r3, r7, #0
    4680:	330f      	adds	r3, #15
    4682:	781b      	ldrb	r3, [r3, #0]
    4684:	2b00      	cmp	r3, #0
    4686:	d004      	beq.n	4692 <main+0xea>
    4688:	1c3b      	adds	r3, r7, #0
    468a:	330f      	adds	r3, #15
    468c:	781b      	ldrb	r3, [r3, #0]
    468e:	2b01      	cmp	r3, #1
    4690:	d110      	bne.n	46b4 <main+0x10c>
		{
			event = getInsideEvt(curState);
    4692:	4b2a      	ldr	r3, [pc, #168]	; (473c <main+0x194>)
    4694:	781b      	ldrb	r3, [r3, #0]
    4696:	1c18      	adds	r0, r3, #0
    4698:	f000 fd5e 	bl	5158 <getInsideEvt>
    469c:	1c03      	adds	r3, r0, #0
    469e:	1c1a      	adds	r2, r3, #0
    46a0:	4b28      	ldr	r3, [pc, #160]	; (4744 <main+0x19c>)
    46a2:	701a      	strb	r2, [r3, #0]
			
#ifdef ENGINEER_DEBUG
			if(ev_null == event) event = getOutsideEvt(curState);
#endif

			if(curState > DRV_STABLE) errCount = 0;  
    46a4:	4b25      	ldr	r3, [pc, #148]	; (473c <main+0x194>)
    46a6:	781b      	ldrb	r3, [r3, #0]
    46a8:	2b05      	cmp	r3, #5
    46aa:	d91f      	bls.n	46ec <main+0x144>
    46ac:	4b26      	ldr	r3, [pc, #152]	; (4748 <main+0x1a0>)
    46ae:	2200      	movs	r2, #0
    46b0:	701a      	strb	r2, [r3, #0]
    46b2:	e01b      	b.n	46ec <main+0x144>
		}
		else
		{
			event = ev_error;
    46b4:	4b23      	ldr	r3, [pc, #140]	; (4744 <main+0x19c>)
    46b6:	220b      	movs	r2, #11
    46b8:	701a      	strb	r2, [r3, #0]
			if((curState > DRV_ERROR) && (error != error_overvoltage) && (error != error_undervoltage) 
    46ba:	4b20      	ldr	r3, [pc, #128]	; (473c <main+0x194>)
    46bc:	781b      	ldrb	r3, [r3, #0]
    46be:	2b01      	cmp	r3, #1
    46c0:	d914      	bls.n	46ec <main+0x144>
    46c2:	1c3b      	adds	r3, r7, #0
    46c4:	330f      	adds	r3, #15
    46c6:	781b      	ldrb	r3, [r3, #0]
    46c8:	2b06      	cmp	r3, #6
    46ca:	d00f      	beq.n	46ec <main+0x144>
    46cc:	1c3b      	adds	r3, r7, #0
    46ce:	330f      	adds	r3, #15
    46d0:	781b      	ldrb	r3, [r3, #0]
    46d2:	2b05      	cmp	r3, #5
    46d4:	d00a      	beq.n	46ec <main+0x144>
				&& (error != error_undercurrent) )   //,,,,
    46d6:	1c3b      	adds	r3, r7, #0
    46d8:	330f      	adds	r3, #15
    46da:	781b      	ldrb	r3, [r3, #0]
    46dc:	2b01      	cmp	r3, #1
    46de:	d005      	beq.n	46ec <main+0x144>
				errCount++;	
    46e0:	4b19      	ldr	r3, [pc, #100]	; (4748 <main+0x1a0>)
    46e2:	781b      	ldrb	r3, [r3, #0]
    46e4:	3301      	adds	r3, #1
    46e6:	b2da      	uxtb	r2, r3
    46e8:	4b17      	ldr	r3, [pc, #92]	; (4748 <main+0x1a0>)
    46ea:	701a      	strb	r2, [r3, #0]
		}
		
		curState = stateTransition(curState, event, error);
    46ec:	4b13      	ldr	r3, [pc, #76]	; (473c <main+0x194>)
    46ee:	7819      	ldrb	r1, [r3, #0]
    46f0:	4b14      	ldr	r3, [pc, #80]	; (4744 <main+0x19c>)
    46f2:	781a      	ldrb	r2, [r3, #0]
    46f4:	1c3b      	adds	r3, r7, #0
    46f6:	330f      	adds	r3, #15
    46f8:	781b      	ldrb	r3, [r3, #0]
    46fa:	1c08      	adds	r0, r1, #0
    46fc:	1c11      	adds	r1, r2, #0
    46fe:	1c1a      	adds	r2, r3, #0
    4700:	f000 fdf4 	bl	52ec <stateTransition>
    4704:	1c03      	adds	r3, r0, #0
    4706:	1c1a      	adds	r2, r3, #0
    4708:	4b0c      	ldr	r3, [pc, #48]	; (473c <main+0x194>)
    470a:	701a      	strb	r2, [r3, #0]
		if(errCount >= 5) curState = DRV_NULL;
    470c:	4b0e      	ldr	r3, [pc, #56]	; (4748 <main+0x1a0>)
    470e:	781b      	ldrb	r3, [r3, #0]
    4710:	2b04      	cmp	r3, #4
    4712:	d902      	bls.n	471a <main+0x172>
    4714:	4b09      	ldr	r3, [pc, #36]	; (473c <main+0x194>)
    4716:	2200      	movs	r2, #0
    4718:	701a      	strb	r2, [r3, #0]
		
		AppStateMachine(curState);
    471a:	4b08      	ldr	r3, [pc, #32]	; (473c <main+0x194>)
    471c:	781b      	ldrb	r3, [r3, #0]
    471e:	1c18      	adds	r0, r3, #0
    4720:	f000 ffd6 	bl	56d0 <AppStateMachine>
	}
    4724:	e790      	b.n	4648 <main+0xa0>
    4726:	46c0      	nop			; (mov r8, r8)
    4728:	1ffff16c 	.word	0x1ffff16c
    472c:	1ffff1d8 	.word	0x1ffff1d8
    4730:	00008514 	.word	0x00008514
    4734:	000007cf 	.word	0x000007cf
    4738:	000003e7 	.word	0x000003e7
    473c:	1ffff124 	.word	0x1ffff124
    4740:	1ffff1a0 	.word	0x1ffff1a0
    4744:	1ffff125 	.word	0x1ffff125
    4748:	1ffff126 	.word	0x1ffff126

0000474c <TU2_OnCounterRestart>:
**                           RTOS specific data. The pointer passed as
**                           the parameter of Init method.
*/
/* ===================================================================*/
void TU2_OnCounterRestart(LDD_TUserData *UserDataPtr)
{
    474c:	b580      	push	{r7, lr}
    474e:	b082      	sub	sp, #8
    4750:	af00      	add	r7, sp, #0
    4752:	6078      	str	r0, [r7, #4]
  /* Write your code here ... */
	timer2_disable();
    4754:	f7ff fc00 	bl	3f58 <timer2_disable>
	if(gCommutationWaiting == 1)
    4758:	4b15      	ldr	r3, [pc, #84]	; (47b0 <TU2_OnCounterRestart+0x64>)
    475a:	781b      	ldrb	r3, [r3, #0]
    475c:	2b01      	cmp	r3, #1
    475e:	d124      	bne.n	47aa <TU2_OnCounterRestart+0x5e>
	{		
		gMotorPhase++;
    4760:	4b14      	ldr	r3, [pc, #80]	; (47b4 <TU2_OnCounterRestart+0x68>)
    4762:	781b      	ldrb	r3, [r3, #0]
    4764:	3301      	adds	r3, #1
    4766:	b2da      	uxtb	r2, r3
    4768:	4b12      	ldr	r3, [pc, #72]	; (47b4 <TU2_OnCounterRestart+0x68>)
    476a:	701a      	strb	r2, [r3, #0]
		if(gMotorPhase >= 24) gMotorPhase = 0;
    476c:	4b11      	ldr	r3, [pc, #68]	; (47b4 <TU2_OnCounterRestart+0x68>)
    476e:	781b      	ldrb	r3, [r3, #0]
    4770:	2b17      	cmp	r3, #23
    4772:	d902      	bls.n	477a <TU2_OnCounterRestart+0x2e>
    4774:	4b0f      	ldr	r3, [pc, #60]	; (47b4 <TU2_OnCounterRestart+0x68>)
    4776:	2200      	movs	r2, #0
    4778:	701a      	strb	r2, [r3, #0]
		
		//if(gClosedLoop == 1) motor_setDischarge(gMotorPhase,gMotorPara.direction);
		//else motor_setPhase(gMotorPhase,gMotorPara.direction);
		motor_setPhase(gMotorPhase,gMotorPara.direction);
    477a:	4b0e      	ldr	r3, [pc, #56]	; (47b4 <TU2_OnCounterRestart+0x68>)
    477c:	781a      	ldrb	r2, [r3, #0]
    477e:	4b0e      	ldr	r3, [pc, #56]	; (47b8 <TU2_OnCounterRestart+0x6c>)
    4780:	785b      	ldrb	r3, [r3, #1]
    4782:	1c10      	adds	r0, r2, #0
    4784:	1c19      	adds	r1, r3, #0
    4786:	f001 f95b 	bl	5a40 <motor_setPhase>
	    	
//		if(gCurSpeed>2700)
//			CmtDischargeCnt = 2;	//200us
//		else
			cmtDischargeCnt = COMMUTATION_DISCHARGE_CNT;
    478a:	4b0c      	ldr	r3, [pc, #48]	; (47bc <TU2_OnCounterRestart+0x70>)
    478c:	2202      	movs	r2, #2
    478e:	801a      	strh	r2, [r3, #0]

//		gZCDetectEnable = 1;
		
		if(gStateStableStep > 0) gStateStableStep--;
    4790:	4b0b      	ldr	r3, [pc, #44]	; (47c0 <TU2_OnCounterRestart+0x74>)
    4792:	781b      	ldrb	r3, [r3, #0]
    4794:	2b00      	cmp	r3, #0
    4796:	d005      	beq.n	47a4 <TU2_OnCounterRestart+0x58>
    4798:	4b09      	ldr	r3, [pc, #36]	; (47c0 <TU2_OnCounterRestart+0x74>)
    479a:	781b      	ldrb	r3, [r3, #0]
    479c:	3b01      	subs	r3, #1
    479e:	b2da      	uxtb	r2, r3
    47a0:	4b07      	ldr	r3, [pc, #28]	; (47c0 <TU2_OnCounterRestart+0x74>)
    47a2:	701a      	strb	r2, [r3, #0]
		
		gCommutationWaiting = 0;
    47a4:	4b02      	ldr	r3, [pc, #8]	; (47b0 <TU2_OnCounterRestart+0x64>)
    47a6:	2200      	movs	r2, #0
    47a8:	701a      	strb	r2, [r3, #0]
	}

}
    47aa:	46bd      	mov	sp, r7
    47ac:	b002      	add	sp, #8
    47ae:	bd80      	pop	{r7, pc}
    47b0:	1ffff182 	.word	0x1ffff182
    47b4:	1ffff3b8 	.word	0x1ffff3b8
    47b8:	1ffff338 	.word	0x1ffff338
    47bc:	1ffff004 	.word	0x1ffff004
    47c0:	1ffff170 	.word	0x1ffff170

000047c4 <PWM1_OnEnd>:
**                           the parameter of Init method.
*/
/* ===================================================================*/

void PWM1_OnEnd(void)
{
    47c4:	b580      	push	{r7, lr}
    47c6:	b082      	sub	sp, #8
    47c8:	af00      	add	r7, sp, #0
  /* Write your code here ... */
	//static unsigned int ForZcdetectTime=0; 
  	static unsigned int zcLostCnt = 0; 
  
	//unsigned char curr_phase = gMotorPhase%6;
	uint32 periodNextCommutation = 0;
    47ca:	2300      	movs	r3, #0
    47cc:	607b      	str	r3, [r7, #4]
	
	gTime = gTime + T3_FTM_MOD_SET;	
    47ce:	4b3d      	ldr	r3, [pc, #244]	; (48c4 <PWM1_OnEnd+0x100>)
    47d0:	681b      	ldr	r3, [r3, #0]
    47d2:	493d      	ldr	r1, [pc, #244]	; (48c8 <PWM1_OnEnd+0x104>)
    47d4:	185a      	adds	r2, r3, r1
    47d6:	4b3b      	ldr	r3, [pc, #236]	; (48c4 <PWM1_OnEnd+0x100>)
    47d8:	601a      	str	r2, [r3, #0]
		
	if((cmtDischargeCnt == 0) && (gZCDetectEnable == 1) && (gCommutationWaiting == 0))
    47da:	4b3c      	ldr	r3, [pc, #240]	; (48cc <PWM1_OnEnd+0x108>)
    47dc:	881b      	ldrh	r3, [r3, #0]
    47de:	2b00      	cmp	r3, #0
    47e0:	d160      	bne.n	48a4 <PWM1_OnEnd+0xe0>
    47e2:	4b3b      	ldr	r3, [pc, #236]	; (48d0 <PWM1_OnEnd+0x10c>)
    47e4:	781b      	ldrb	r3, [r3, #0]
    47e6:	2b01      	cmp	r3, #1
    47e8:	d15c      	bne.n	48a4 <PWM1_OnEnd+0xe0>
    47ea:	4b3a      	ldr	r3, [pc, #232]	; (48d4 <PWM1_OnEnd+0x110>)
    47ec:	781b      	ldrb	r3, [r3, #0]
    47ee:	2b00      	cmp	r3, #0
    47f0:	d158      	bne.n	48a4 <PWM1_OnEnd+0xe0>
	{		
		if(gClosedLoop && (0 == gZCMonitorWait)) zcLostCnt++;  //,
    47f2:	4b39      	ldr	r3, [pc, #228]	; (48d8 <PWM1_OnEnd+0x114>)
    47f4:	781b      	ldrb	r3, [r3, #0]
    47f6:	2b00      	cmp	r3, #0
    47f8:	d008      	beq.n	480c <PWM1_OnEnd+0x48>
    47fa:	4b38      	ldr	r3, [pc, #224]	; (48dc <PWM1_OnEnd+0x118>)
    47fc:	681b      	ldr	r3, [r3, #0]
    47fe:	2b00      	cmp	r3, #0
    4800:	d104      	bne.n	480c <PWM1_OnEnd+0x48>
    4802:	4b37      	ldr	r3, [pc, #220]	; (48e0 <PWM1_OnEnd+0x11c>)
    4804:	681b      	ldr	r3, [r3, #0]
    4806:	1c5a      	adds	r2, r3, #1
    4808:	4b35      	ldr	r3, [pc, #212]	; (48e0 <PWM1_OnEnd+0x11c>)
    480a:	601a      	str	r2, [r3, #0]
		
		if(1 == zeroCrossDetect(gMotorPhase%6))
    480c:	4b35      	ldr	r3, [pc, #212]	; (48e4 <PWM1_OnEnd+0x120>)
    480e:	781b      	ldrb	r3, [r3, #0]
    4810:	1c18      	adds	r0, r3, #0
    4812:	2106      	movs	r1, #6
    4814:	f7fb fe54 	bl	4c0 <__aeabi_uidivmod>
    4818:	1c0b      	adds	r3, r1, #0
    481a:	b2db      	uxtb	r3, r3
    481c:	1c18      	adds	r0, r3, #0
    481e:	f001 f9b7 	bl	5b90 <zeroCrossDetect>
    4822:	1c03      	adds	r3, r0, #0
    4824:	2b01      	cmp	r3, #1
    4826:	d131      	bne.n	488c <PWM1_OnEnd+0xc8>
		{   
			gZCLostFlag=0;
    4828:	4b2f      	ldr	r3, [pc, #188]	; (48e8 <PWM1_OnEnd+0x124>)
    482a:	2200      	movs	r2, #0
    482c:	701a      	strb	r2, [r3, #0]
			zcLostCnt = 0;
    482e:	4b2c      	ldr	r3, [pc, #176]	; (48e0 <PWM1_OnEnd+0x11c>)
    4830:	2200      	movs	r2, #0
    4832:	601a      	str	r2, [r3, #0]
			
			gZCDetectTime = gTime + FTM2_CNT;
    4834:	4b2d      	ldr	r3, [pc, #180]	; (48ec <PWM1_OnEnd+0x128>)
    4836:	685a      	ldr	r2, [r3, #4]
    4838:	4b22      	ldr	r3, [pc, #136]	; (48c4 <PWM1_OnEnd+0x100>)
    483a:	681b      	ldr	r3, [r3, #0]
    483c:	18d2      	adds	r2, r2, r3
    483e:	4b2c      	ldr	r3, [pc, #176]	; (48f0 <PWM1_OnEnd+0x12c>)
    4840:	601a      	str	r2, [r3, #0]
			gZCDetectPeriod[gMotorPhase] = gZCDetectTime - gLastZCDetectTime;
    4842:	4b28      	ldr	r3, [pc, #160]	; (48e4 <PWM1_OnEnd+0x120>)
    4844:	781b      	ldrb	r3, [r3, #0]
    4846:	1c1a      	adds	r2, r3, #0
    4848:	4b29      	ldr	r3, [pc, #164]	; (48f0 <PWM1_OnEnd+0x12c>)
    484a:	6819      	ldr	r1, [r3, #0]
    484c:	4b29      	ldr	r3, [pc, #164]	; (48f4 <PWM1_OnEnd+0x130>)
    484e:	681b      	ldr	r3, [r3, #0]
    4850:	1ac9      	subs	r1, r1, r3
    4852:	4b29      	ldr	r3, [pc, #164]	; (48f8 <PWM1_OnEnd+0x134>)
    4854:	0092      	lsls	r2, r2, #2
    4856:	50d1      	str	r1, [r2, r3]
			gLastZCDetectTime = gZCDetectTime;
    4858:	4b25      	ldr	r3, [pc, #148]	; (48f0 <PWM1_OnEnd+0x12c>)
    485a:	681a      	ldr	r2, [r3, #0]
    485c:	4b25      	ldr	r3, [pc, #148]	; (48f4 <PWM1_OnEnd+0x130>)
    485e:	601a      	str	r2, [r3, #0]
			
			if(gClosedLoop)
    4860:	4b1d      	ldr	r3, [pc, #116]	; (48d8 <PWM1_OnEnd+0x114>)
    4862:	781b      	ldrb	r3, [r3, #0]
    4864:	2b00      	cmp	r3, #0
    4866:	d011      	beq.n	488c <PWM1_OnEnd+0xc8>
			{
				gCommutationWaiting = 1;
    4868:	4b1a      	ldr	r3, [pc, #104]	; (48d4 <PWM1_OnEnd+0x110>)
    486a:	2201      	movs	r2, #1
    486c:	701a      	strb	r2, [r3, #0]
//				periodNextCommutation=(uint32)((double)gZCDetectPeriod[gMotorPhase]*T1TICK_TO_T2TICK_COEFF*gMotorPara.advanceAngle/256) ;
				periodNextCommutation=(((uint32)gZCDetectPeriod[gMotorPhase]*gMotorPara.advanceAngle)>>12);
    486e:	4b1d      	ldr	r3, [pc, #116]	; (48e4 <PWM1_OnEnd+0x120>)
    4870:	781b      	ldrb	r3, [r3, #0]
    4872:	1c1a      	adds	r2, r3, #0
    4874:	4b20      	ldr	r3, [pc, #128]	; (48f8 <PWM1_OnEnd+0x134>)
    4876:	0092      	lsls	r2, r2, #2
    4878:	58d3      	ldr	r3, [r2, r3]
    487a:	4a20      	ldr	r2, [pc, #128]	; (48fc <PWM1_OnEnd+0x138>)
    487c:	7892      	ldrb	r2, [r2, #2]
    487e:	4353      	muls	r3, r2
    4880:	0b1b      	lsrs	r3, r3, #12
    4882:	607b      	str	r3, [r7, #4]
				start_timer2_for_closedloop(periodNextCommutation);
    4884:	687b      	ldr	r3, [r7, #4]
    4886:	1c18      	adds	r0, r3, #0
    4888:	f7ff fbda 	bl	4040 <start_timer2_for_closedloop>
			}

		}

		if(zcLostCnt > 400)  // 400*62.5us = 25ms, 100rpm
    488c:	4b14      	ldr	r3, [pc, #80]	; (48e0 <PWM1_OnEnd+0x11c>)
    488e:	681a      	ldr	r2, [r3, #0]
    4890:	23c8      	movs	r3, #200	; 0xc8
    4892:	005b      	lsls	r3, r3, #1
    4894:	429a      	cmp	r2, r3
    4896:	d905      	bls.n	48a4 <PWM1_OnEnd+0xe0>
		{
			gZCLostFlag = 1;
    4898:	4b13      	ldr	r3, [pc, #76]	; (48e8 <PWM1_OnEnd+0x124>)
    489a:	2201      	movs	r2, #1
    489c:	701a      	strb	r2, [r3, #0]
			zcLostCnt = 0;
    489e:	4b10      	ldr	r3, [pc, #64]	; (48e0 <PWM1_OnEnd+0x11c>)
    48a0:	2200      	movs	r2, #0
    48a2:	601a      	str	r2, [r3, #0]
		}
		
	}

	if(gMotorPara.enable) mcuMeasure();
    48a4:	4b15      	ldr	r3, [pc, #84]	; (48fc <PWM1_OnEnd+0x138>)
    48a6:	781b      	ldrb	r3, [r3, #0]
    48a8:	2b00      	cmp	r3, #0
    48aa:	d001      	beq.n	48b0 <PWM1_OnEnd+0xec>
    48ac:	f001 fd8c 	bl	63c8 <mcuMeasure>
	
	if(!gClosedLoop)  zcLostCnt = 0;
    48b0:	4b09      	ldr	r3, [pc, #36]	; (48d8 <PWM1_OnEnd+0x114>)
    48b2:	781b      	ldrb	r3, [r3, #0]
    48b4:	2b00      	cmp	r3, #0
    48b6:	d102      	bne.n	48be <PWM1_OnEnd+0xfa>
    48b8:	4b09      	ldr	r3, [pc, #36]	; (48e0 <PWM1_OnEnd+0x11c>)
    48ba:	2200      	movs	r2, #0
    48bc:	601a      	str	r2, [r3, #0]

}
    48be:	46bd      	mov	sp, r7
    48c0:	b002      	add	sp, #8
    48c2:	bd80      	pop	{r7, pc}
    48c4:	1ffff168 	.word	0x1ffff168
    48c8:	000005dc 	.word	0x000005dc
    48cc:	1ffff004 	.word	0x1ffff004
    48d0:	1ffff181 	.word	0x1ffff181
    48d4:	1ffff182 	.word	0x1ffff182
    48d8:	1ffff180 	.word	0x1ffff180
    48dc:	1ffff174 	.word	0x1ffff174
    48e0:	1ffff128 	.word	0x1ffff128
    48e4:	1ffff3b8 	.word	0x1ffff3b8
    48e8:	1ffff164 	.word	0x1ffff164
    48ec:	4003a000 	.word	0x4003a000
    48f0:	1ffff15c 	.word	0x1ffff15c
    48f4:	1ffff160 	.word	0x1ffff160
    48f8:	1ffff358 	.word	0x1ffff358
    48fc:	1ffff338 	.word	0x1ffff338

00004900 <Timer1_OnInterrupt>:
**     Parameters  : None
**     Returns     : Nothing
** ===================================================================
*/
void Timer1_OnInterrupt(void)
{
    4900:	b580      	push	{r7, lr}
    4902:	af00      	add	r7, sp, #0
  /* Write your code here ... */
	motor_setDutyCycle(gMotorPara.dutyCycle);
    4904:	4b33      	ldr	r3, [pc, #204]	; (49d4 <Timer1_OnInterrupt+0xd4>)
    4906:	685b      	ldr	r3, [r3, #4]
    4908:	b29b      	uxth	r3, r3
    490a:	1c18      	adds	r0, r3, #0
    490c:	f001 f8ce 	bl	5aac <motor_setDutyCycle>

  	// if pwm is disabled, then measure mcu here
  	if(!gMotorPara.enable) mcuMeasure();
    4910:	4b30      	ldr	r3, [pc, #192]	; (49d4 <Timer1_OnInterrupt+0xd4>)
    4912:	781b      	ldrb	r3, [r3, #0]
    4914:	2b00      	cmp	r3, #0
    4916:	d101      	bne.n	491c <Timer1_OnInterrupt+0x1c>
    4918:	f001 fd56 	bl	63c8 <mcuMeasure>
	
	if(timer1CntFor50ms > 0) timer1CntFor50ms--;
    491c:	4b2e      	ldr	r3, [pc, #184]	; (49d8 <Timer1_OnInterrupt+0xd8>)
    491e:	681b      	ldr	r3, [r3, #0]
    4920:	2b00      	cmp	r3, #0
    4922:	d004      	beq.n	492e <Timer1_OnInterrupt+0x2e>
    4924:	4b2c      	ldr	r3, [pc, #176]	; (49d8 <Timer1_OnInterrupt+0xd8>)
    4926:	681b      	ldr	r3, [r3, #0]
    4928:	1e5a      	subs	r2, r3, #1
    492a:	4b2b      	ldr	r3, [pc, #172]	; (49d8 <Timer1_OnInterrupt+0xd8>)
    492c:	601a      	str	r2, [r3, #0]
	if(timer1CntFor50ms == 0) //50ms
    492e:	4b2a      	ldr	r3, [pc, #168]	; (49d8 <Timer1_OnInterrupt+0xd8>)
    4930:	681b      	ldr	r3, [r3, #0]
    4932:	2b00      	cmp	r3, #0
    4934:	d142      	bne.n	49bc <Timer1_OnInterrupt+0xbc>
	{	
		timer1CntFor50ms = 50000/T1_INT_PERIOD_ACTUAL;
    4936:	4b28      	ldr	r3, [pc, #160]	; (49d8 <Timer1_OnInterrupt+0xd8>)
    4938:	22fa      	movs	r2, #250	; 0xfa
    493a:	0052      	lsls	r2, r2, #1
    493c:	601a      	str	r2, [r3, #0]
		
		if(gAlignmentTimerCnt > 0) gAlignmentTimerCnt--;
    493e:	4b27      	ldr	r3, [pc, #156]	; (49dc <Timer1_OnInterrupt+0xdc>)
    4940:	681b      	ldr	r3, [r3, #0]
    4942:	2b00      	cmp	r3, #0
    4944:	d004      	beq.n	4950 <Timer1_OnInterrupt+0x50>
    4946:	4b25      	ldr	r3, [pc, #148]	; (49dc <Timer1_OnInterrupt+0xdc>)
    4948:	681b      	ldr	r3, [r3, #0]
    494a:	1e5a      	subs	r2, r3, #1
    494c:	4b23      	ldr	r3, [pc, #140]	; (49dc <Timer1_OnInterrupt+0xdc>)
    494e:	601a      	str	r2, [r3, #0]
		if(gSpeedUpdateCnt > 0) gSpeedUpdateCnt--;
    4950:	4b23      	ldr	r3, [pc, #140]	; (49e0 <Timer1_OnInterrupt+0xe0>)
    4952:	681b      	ldr	r3, [r3, #0]
    4954:	2b00      	cmp	r3, #0
    4956:	d004      	beq.n	4962 <Timer1_OnInterrupt+0x62>
    4958:	4b21      	ldr	r3, [pc, #132]	; (49e0 <Timer1_OnInterrupt+0xe0>)
    495a:	681b      	ldr	r3, [r3, #0]
    495c:	1e5a      	subs	r2, r3, #1
    495e:	4b20      	ldr	r3, [pc, #128]	; (49e0 <Timer1_OnInterrupt+0xe0>)
    4960:	601a      	str	r2, [r3, #0]
		if(gDutyCycleUpdateCnt > 0) gDutyCycleUpdateCnt--;
    4962:	4b20      	ldr	r3, [pc, #128]	; (49e4 <Timer1_OnInterrupt+0xe4>)
    4964:	681b      	ldr	r3, [r3, #0]
    4966:	2b00      	cmp	r3, #0
    4968:	d004      	beq.n	4974 <Timer1_OnInterrupt+0x74>
    496a:	4b1e      	ldr	r3, [pc, #120]	; (49e4 <Timer1_OnInterrupt+0xe4>)
    496c:	681b      	ldr	r3, [r3, #0]
    496e:	1e5a      	subs	r2, r3, #1
    4970:	4b1c      	ldr	r3, [pc, #112]	; (49e4 <Timer1_OnInterrupt+0xe4>)
    4972:	601a      	str	r2, [r3, #0]
		if(gErrorPeriodCnt > 0) gErrorPeriodCnt--;
    4974:	4b1c      	ldr	r3, [pc, #112]	; (49e8 <Timer1_OnInterrupt+0xe8>)
    4976:	681b      	ldr	r3, [r3, #0]
    4978:	2b00      	cmp	r3, #0
    497a:	d004      	beq.n	4986 <Timer1_OnInterrupt+0x86>
    497c:	4b1a      	ldr	r3, [pc, #104]	; (49e8 <Timer1_OnInterrupt+0xe8>)
    497e:	681b      	ldr	r3, [r3, #0]
    4980:	1e5a      	subs	r2, r3, #1
    4982:	4b19      	ldr	r3, [pc, #100]	; (49e8 <Timer1_OnInterrupt+0xe8>)
    4984:	601a      	str	r2, [r3, #0]
		if(gZCMonitorWait > 0) gZCMonitorWait--;
    4986:	4b19      	ldr	r3, [pc, #100]	; (49ec <Timer1_OnInterrupt+0xec>)
    4988:	681b      	ldr	r3, [r3, #0]
    498a:	2b00      	cmp	r3, #0
    498c:	d004      	beq.n	4998 <Timer1_OnInterrupt+0x98>
    498e:	4b17      	ldr	r3, [pc, #92]	; (49ec <Timer1_OnInterrupt+0xec>)
    4990:	681b      	ldr	r3, [r3, #0]
    4992:	1e5a      	subs	r2, r3, #1
    4994:	4b15      	ldr	r3, [pc, #84]	; (49ec <Timer1_OnInterrupt+0xec>)
    4996:	601a      	str	r2, [r3, #0]
		
#if (LOAD_TYPE == LOAD_PUMP)
		if(gNoWaterPeriodCnt > 0) gNoWaterPeriodCnt--;
    4998:	4b15      	ldr	r3, [pc, #84]	; (49f0 <Timer1_OnInterrupt+0xf0>)
    499a:	681b      	ldr	r3, [r3, #0]
    499c:	2b00      	cmp	r3, #0
    499e:	dd04      	ble.n	49aa <Timer1_OnInterrupt+0xaa>
    49a0:	4b13      	ldr	r3, [pc, #76]	; (49f0 <Timer1_OnInterrupt+0xf0>)
    49a2:	681b      	ldr	r3, [r3, #0]
    49a4:	1e5a      	subs	r2, r3, #1
    49a6:	4b12      	ldr	r3, [pc, #72]	; (49f0 <Timer1_OnInterrupt+0xf0>)
    49a8:	601a      	str	r2, [r3, #0]
		if(gLEDUpateCnt > 0) gLEDUpateCnt--;
    49aa:	4b12      	ldr	r3, [pc, #72]	; (49f4 <Timer1_OnInterrupt+0xf4>)
    49ac:	681b      	ldr	r3, [r3, #0]
    49ae:	2b00      	cmp	r3, #0
    49b0:	d004      	beq.n	49bc <Timer1_OnInterrupt+0xbc>
    49b2:	4b10      	ldr	r3, [pc, #64]	; (49f4 <Timer1_OnInterrupt+0xf4>)
    49b4:	681b      	ldr	r3, [r3, #0]
    49b6:	1e5a      	subs	r2, r3, #1
    49b8:	4b0e      	ldr	r3, [pc, #56]	; (49f4 <Timer1_OnInterrupt+0xf4>)
    49ba:	601a      	str	r2, [r3, #0]
#endif

	}
	
	if(cmtDischargeCnt > 0) 
    49bc:	4b0e      	ldr	r3, [pc, #56]	; (49f8 <Timer1_OnInterrupt+0xf8>)
    49be:	881b      	ldrh	r3, [r3, #0]
    49c0:	2b00      	cmp	r3, #0
    49c2:	d005      	beq.n	49d0 <Timer1_OnInterrupt+0xd0>
	{
		cmtDischargeCnt--;
    49c4:	4b0c      	ldr	r3, [pc, #48]	; (49f8 <Timer1_OnInterrupt+0xf8>)
    49c6:	881b      	ldrh	r3, [r3, #0]
    49c8:	3b01      	subs	r3, #1
    49ca:	b29a      	uxth	r2, r3
    49cc:	4b0a      	ldr	r3, [pc, #40]	; (49f8 <Timer1_OnInterrupt+0xf8>)
    49ce:	801a      	strh	r2, [r3, #0]
		if(cmtDischargeCnt == 0)
		{
			//if(gClosedLoop == 1) motor_setPhase(gMotorPhase, gMotorPara.direction);
		}
	}	
}
    49d0:	46bd      	mov	sp, r7
    49d2:	bd80      	pop	{r7, pc}
    49d4:	1ffff338 	.word	0x1ffff338
    49d8:	1ffff000 	.word	0x1ffff000
    49dc:	1ffff158 	.word	0x1ffff158
    49e0:	1ffff178 	.word	0x1ffff178
    49e4:	1ffff17c 	.word	0x1ffff17c
    49e8:	1ffff198 	.word	0x1ffff198
    49ec:	1ffff174 	.word	0x1ffff174
    49f0:	1ffff194 	.word	0x1ffff194
    49f4:	1ffff19c 	.word	0x1ffff19c
    49f8:	1ffff004 	.word	0x1ffff004

000049fc <AS1_OnBlockReceived>:
**                           RTOS specific data. This pointer is passed
**                           as the parameter of Init method.
*/
/* ===================================================================*/
void AS1_OnBlockReceived(LDD_TUserData *UserDataPtr)
{
    49fc:	b580      	push	{r7, lr}
    49fe:	b082      	sub	sp, #8
    4a00:	af00      	add	r7, sp, #0
    4a02:	6078      	str	r0, [r7, #4]
  /* Write your code here ... */
	//uart1RxInInterrupt();
}
    4a04:	46bd      	mov	sp, r7
    4a06:	b002      	add	sp, #8
    4a08:	bd80      	pop	{r7, pc}
    4a0a:	46c0      	nop			; (mov r8, r8)

00004a0c <AS1_OnBlockSent>:
**                           RTOS specific data. This pointer is passed
**                           as the parameter of Init method.
*/
/* ===================================================================*/
void AS1_OnBlockSent(LDD_TUserData *UserDataPtr)
{
    4a0c:	b580      	push	{r7, lr}
    4a0e:	b082      	sub	sp, #8
    4a10:	af00      	add	r7, sp, #0
    4a12:	6078      	str	r0, [r7, #4]
  /* Write your code here ... */
}
    4a14:	46bd      	mov	sp, r7
    4a16:	b002      	add	sp, #8
    4a18:	bd80      	pop	{r7, pc}
    4a1a:	46c0      	nop			; (mov r8, r8)

00004a1c <IFsh1_OnWritePageEnd>:
**         [Virtual page] property is selected and an [Interrupt
**         service/event] is selected.
*/
/* ===================================================================*/
void IFsh1_OnWritePageEnd(void)
{
    4a1c:	b580      	push	{r7, lr}
    4a1e:	af00      	add	r7, sp, #0
  /* Write your code here ... */
}
    4a20:	46bd      	mov	sp, r7
    4a22:	bd80      	pop	{r7, pc}

00004a24 <IFsh1_OnWriteEnd>:
**         finished (except [SetPage]). This event is available only if
**         an [Interrupt service/event] is selected.
*/
/* ===================================================================*/
void IFsh1_OnWriteEnd(void)
{
    4a24:	b580      	push	{r7, lr}
    4a26:	af00      	add	r7, sp, #0
  /* Write your code here ... */
}
    4a28:	46bd      	mov	sp, r7
    4a2a:	bd80      	pop	{r7, pc}

00004a2c <stateErrorProcess>:
	stateNoWaterProcess, 
	stateDownProcess
};

void stateErrorProcess()
{	
    4a2c:	b580      	push	{r7, lr}
    4a2e:	af00      	add	r7, sp, #0
	return;
    4a30:	46c0      	nop			; (mov r8, r8)
}
    4a32:	46bd      	mov	sp, r7
    4a34:	bd80      	pop	{r7, pc}
    4a36:	46c0      	nop			; (mov r8, r8)

00004a38 <stateVoidProcess>:
*       NULL
*       
*       2014/10/16
*************************************************************/
void stateVoidProcess()
{  
    4a38:	b580      	push	{r7, lr}
    4a3a:	af00      	add	r7, sp, #0
	motor_disable();
    4a3c:	f001 f822 	bl	5a84 <motor_disable>
	clearMotorState();
    4a40:	f001 fe18 	bl	6674 <clearMotorState>
	
	return;
    4a44:	46c0      	nop			; (mov r8, r8)
}
    4a46:	46bd      	mov	sp, r7
    4a48:	bd80      	pop	{r7, pc}
    4a4a:	46c0      	nop			; (mov r8, r8)

00004a4c <stateHaltProcess>:
*       NULL
*       
*       2014/10/16
*************************************************************/
void stateHaltProcess()//HALT
{  
    4a4c:	b580      	push	{r7, lr}
    4a4e:	af00      	add	r7, sp, #0
	return;//
    4a50:	46c0      	nop			; (mov r8, r8)
}
    4a52:	46bd      	mov	sp, r7
    4a54:	bd80      	pop	{r7, pc}
    4a56:	46c0      	nop			; (mov r8, r8)

00004a58 <stateAlignmentProcess>:
*       NULL
*       
*       2014/10/16
*************************************************************/
void stateAlignmentProcess()
{
    4a58:	b580      	push	{r7, lr}
    4a5a:	af00      	add	r7, sp, #0
	if(gAlignmentTimerCnt == 0)
    4a5c:	4b38      	ldr	r3, [pc, #224]	; (4b40 <stateAlignmentProcess+0xe8>)
    4a5e:	681b      	ldr	r3, [r3, #0]
    4a60:	2b00      	cmp	r3, #0
    4a62:	d120      	bne.n	4aa6 <stateAlignmentProcess+0x4e>
	{
		switch (stateAlignStep)
    4a64:	4b37      	ldr	r3, [pc, #220]	; (4b44 <stateAlignmentProcess+0xec>)
    4a66:	781b      	ldrb	r3, [r3, #0]
    4a68:	2b02      	cmp	r3, #2
    4a6a:	d008      	beq.n	4a7e <stateAlignmentProcess+0x26>
    4a6c:	2b03      	cmp	r3, #3
    4a6e:	d002      	beq.n	4a76 <stateAlignmentProcess+0x1e>
    4a70:	2b01      	cmp	r3, #1
    4a72:	d008      	beq.n	4a86 <stateAlignmentProcess+0x2e>
    4a74:	e00b      	b.n	4a8e <stateAlignmentProcess+0x36>
		 {
			 case 3://1
				gAlignmentTimerCnt = ALIGNMENT_I_TIME;
    4a76:	4b32      	ldr	r3, [pc, #200]	; (4b40 <stateAlignmentProcess+0xe8>)
    4a78:	2219      	movs	r2, #25
    4a7a:	601a      	str	r2, [r3, #0]
				 break;
    4a7c:	e008      	b.n	4a90 <stateAlignmentProcess+0x38>
			 case 2://2
				gAlignmentTimerCnt = ALIGNMENT_II_TIME;
    4a7e:	4b30      	ldr	r3, [pc, #192]	; (4b40 <stateAlignmentProcess+0xe8>)
    4a80:	220f      	movs	r2, #15
    4a82:	601a      	str	r2, [r3, #0]
				 break;
    4a84:	e004      	b.n	4a90 <stateAlignmentProcess+0x38>
			 case 1://3
				gAlignmentTimerCnt = ALIGNMENT_III_TIME;
    4a86:	4b2e      	ldr	r3, [pc, #184]	; (4b40 <stateAlignmentProcess+0xe8>)
    4a88:	220a      	movs	r2, #10
    4a8a:	601a      	str	r2, [r3, #0]
				 break;
    4a8c:	e000      	b.n	4a90 <stateAlignmentProcess+0x38>
			 default:
				 break;
    4a8e:	46c0      	nop			; (mov r8, r8)
		 }
	   	if(stateAlignStep > 0)  stateAlignStep--;
    4a90:	4b2c      	ldr	r3, [pc, #176]	; (4b44 <stateAlignmentProcess+0xec>)
    4a92:	781b      	ldrb	r3, [r3, #0]
    4a94:	2b00      	cmp	r3, #0
    4a96:	d050      	beq.n	4b3a <stateAlignmentProcess+0xe2>
    4a98:	4b2a      	ldr	r3, [pc, #168]	; (4b44 <stateAlignmentProcess+0xec>)
    4a9a:	781b      	ldrb	r3, [r3, #0]
    4a9c:	3b01      	subs	r3, #1
    4a9e:	b2da      	uxtb	r2, r3
    4aa0:	4b28      	ldr	r3, [pc, #160]	; (4b44 <stateAlignmentProcess+0xec>)
    4aa2:	701a      	strb	r2, [r3, #0]
    4aa4:	e049      	b.n	4b3a <stateAlignmentProcess+0xe2>
	}
	else
	{   
		switch (stateAlignStep)
    4aa6:	4b27      	ldr	r3, [pc, #156]	; (4b44 <stateAlignmentProcess+0xec>)
    4aa8:	781b      	ldrb	r3, [r3, #0]
    4aaa:	2b01      	cmp	r3, #1
    4aac:	d018      	beq.n	4ae0 <stateAlignmentProcess+0x88>
    4aae:	2b02      	cmp	r3, #2
    4ab0:	d002      	beq.n	4ab8 <stateAlignmentProcess+0x60>
    4ab2:	2b00      	cmp	r3, #0
    4ab4:	d02a      	beq.n	4b0c <stateAlignmentProcess+0xb4>
    4ab6:	e03f      	b.n	4b38 <stateAlignmentProcess+0xe0>
		 {
			 case 2:
				 gMotorPara.dutyCycle = (unsigned int)(ALIGNED_VOLTAGE_INCREMENT_I*(ALIGNMENT_I_TIME-gAlignmentTimerCnt)) ;
    4ab8:	4b21      	ldr	r3, [pc, #132]	; (4b40 <stateAlignmentProcess+0xe8>)
    4aba:	681b      	ldr	r3, [r3, #0]
    4abc:	2219      	movs	r2, #25
    4abe:	1ad3      	subs	r3, r2, r3
    4ac0:	1c18      	adds	r0, r3, #0
    4ac2:	f7fc fcd7 	bl	1474 <__aeabi_ui2f>
    4ac6:	1c03      	adds	r3, r0, #0
    4ac8:	1c18      	adds	r0, r3, #0
    4aca:	491f      	ldr	r1, [pc, #124]	; (4b48 <stateAlignmentProcess+0xf0>)
    4acc:	f7fc f958 	bl	d80 <__aeabi_fmul>
    4ad0:	1c03      	adds	r3, r0, #0
    4ad2:	1c18      	adds	r0, r3, #0
    4ad4:	f7fb fd78 	bl	5c8 <__aeabi_f2uiz>
    4ad8:	1c02      	adds	r2, r0, #0
    4ada:	4b1c      	ldr	r3, [pc, #112]	; (4b4c <stateAlignmentProcess+0xf4>)
    4adc:	605a      	str	r2, [r3, #4]
				 break;
    4ade:	e02c      	b.n	4b3a <stateAlignmentProcess+0xe2>
			 case 1:
				 gMotorPara.dutyCycle = ALIGNMENT_I_VOLTAGE+(unsigned int)(ALIGNED_VOLTAGE_INCREMENT_II*(ALIGNMENT_II_TIME-gAlignmentTimerCnt)) ;
    4ae0:	4b17      	ldr	r3, [pc, #92]	; (4b40 <stateAlignmentProcess+0xe8>)
    4ae2:	681b      	ldr	r3, [r3, #0]
    4ae4:	220f      	movs	r2, #15
    4ae6:	1ad3      	subs	r3, r2, r3
    4ae8:	1c18      	adds	r0, r3, #0
    4aea:	f7fc fcc3 	bl	1474 <__aeabi_ui2f>
    4aee:	1c03      	adds	r3, r0, #0
    4af0:	1c18      	adds	r0, r3, #0
    4af2:	4917      	ldr	r1, [pc, #92]	; (4b50 <stateAlignmentProcess+0xf8>)
    4af4:	f7fc f944 	bl	d80 <__aeabi_fmul>
    4af8:	1c03      	adds	r3, r0, #0
    4afa:	1c18      	adds	r0, r3, #0
    4afc:	f7fb fd64 	bl	5c8 <__aeabi_f2uiz>
    4b00:	1c03      	adds	r3, r0, #0
    4b02:	4914      	ldr	r1, [pc, #80]	; (4b54 <stateAlignmentProcess+0xfc>)
    4b04:	185a      	adds	r2, r3, r1
    4b06:	4b11      	ldr	r3, [pc, #68]	; (4b4c <stateAlignmentProcess+0xf4>)
    4b08:	605a      	str	r2, [r3, #4]
				 break;
    4b0a:	e016      	b.n	4b3a <stateAlignmentProcess+0xe2>
			 case 0:
				 gMotorPara.dutyCycle = ALIGNMENT_II_VOLTAGE+(unsigned int)(ALIGNED_VOLTAGE_INCREMENT_III*(ALIGNMENT_III_TIME-gAlignmentTimerCnt));
    4b0c:	4b0c      	ldr	r3, [pc, #48]	; (4b40 <stateAlignmentProcess+0xe8>)
    4b0e:	681b      	ldr	r3, [r3, #0]
    4b10:	220a      	movs	r2, #10
    4b12:	1ad3      	subs	r3, r2, r3
    4b14:	1c18      	adds	r0, r3, #0
    4b16:	f7fc fcad 	bl	1474 <__aeabi_ui2f>
    4b1a:	1c03      	adds	r3, r0, #0
    4b1c:	1c18      	adds	r0, r3, #0
    4b1e:	490e      	ldr	r1, [pc, #56]	; (4b58 <stateAlignmentProcess+0x100>)
    4b20:	f7fc f92e 	bl	d80 <__aeabi_fmul>
    4b24:	1c03      	adds	r3, r0, #0
    4b26:	1c18      	adds	r0, r3, #0
    4b28:	f7fb fd4e 	bl	5c8 <__aeabi_f2uiz>
    4b2c:	1c03      	adds	r3, r0, #0
    4b2e:	490b      	ldr	r1, [pc, #44]	; (4b5c <stateAlignmentProcess+0x104>)
    4b30:	185a      	adds	r2, r3, r1
    4b32:	4b06      	ldr	r3, [pc, #24]	; (4b4c <stateAlignmentProcess+0xf4>)
    4b34:	605a      	str	r2, [r3, #4]
				 break;
    4b36:	e000      	b.n	4b3a <stateAlignmentProcess+0xe2>
			 default:
				 break;
    4b38:	46c0      	nop			; (mov r8, r8)
		 }
		
	}
}
    4b3a:	46bd      	mov	sp, r7
    4b3c:	bd80      	pop	{r7, pc}
    4b3e:	46c0      	nop			; (mov r8, r8)
    4b40:	1ffff158 	.word	0x1ffff158
    4b44:	1ffff006 	.word	0x1ffff006
    4b48:	432a6666 	.word	0x432a6666
    4b4c:	1ffff338 	.word	0x1ffff338
    4b50:	422eaaab 	.word	0x422eaaab
    4b54:	000010a4 	.word	0x000010a4
    4b58:	43238000 	.word	0x43238000
    4b5c:	00001333 	.word	0x00001333

00004b60 <stateStartProcess>:
*       NULL
*       
*       2014/10/16
*************************************************************/
void stateStartProcess()
{
    4b60:	b580      	push	{r7, lr}
    4b62:	af00      	add	r7, sp, #0
	if(gCommutationWaiting == 0)
    4b64:	4b74      	ldr	r3, [pc, #464]	; (4d38 <stateStartProcess+0x1d8>)
    4b66:	781b      	ldrb	r3, [r3, #0]
    4b68:	2b00      	cmp	r3, #0
    4b6a:	d000      	beq.n	4b6e <stateStartProcess+0xe>
    4b6c:	e0e2      	b.n	4d34 <stateStartProcess+0x1d4>
   	{ 
   		if(stateStartStep > 0)
    4b6e:	4b73      	ldr	r3, [pc, #460]	; (4d3c <stateStartProcess+0x1dc>)
    4b70:	781b      	ldrb	r3, [r3, #0]
    4b72:	2b00      	cmp	r3, #0
    4b74:	d100      	bne.n	4b78 <stateStartProcess+0x18>
    4b76:	e0dd      	b.n	4d34 <stateStartProcess+0x1d4>
	   	{
	   	
			switch ((START_CMT_NUMBER - stateStartStep))
    4b78:	4b70      	ldr	r3, [pc, #448]	; (4d3c <stateStartProcess+0x1dc>)
    4b7a:	781b      	ldrb	r3, [r3, #0]
    4b7c:	2201      	movs	r2, #1
    4b7e:	1ad3      	subs	r3, r2, r3
    4b80:	2b06      	cmp	r3, #6
    4b82:	d900      	bls.n	4b86 <stateStartProcess+0x26>
    4b84:	e0cf      	b.n	4d26 <stateStartProcess+0x1c6>
    4b86:	009a      	lsls	r2, r3, #2
    4b88:	4b6d      	ldr	r3, [pc, #436]	; (4d40 <stateStartProcess+0x1e0>)
    4b8a:	18d3      	adds	r3, r2, r3
    4b8c:	681b      	ldr	r3, [r3, #0]
    4b8e:	469f      	mov	pc, r3
			{
				case 0: 
					gCommutationWaiting = 1;
    4b90:	4b69      	ldr	r3, [pc, #420]	; (4d38 <stateStartProcess+0x1d8>)
    4b92:	2201      	movs	r2, #1
    4b94:	701a      	strb	r2, [r3, #0]

					gLastZCDetectTime = gZCDetectTime;
    4b96:	4b6b      	ldr	r3, [pc, #428]	; (4d44 <stateStartProcess+0x1e4>)
    4b98:	681a      	ldr	r2, [r3, #0]
    4b9a:	4b6b      	ldr	r3, [pc, #428]	; (4d48 <stateStartProcess+0x1e8>)
    4b9c:	601a      	str	r2, [r3, #0]
					//gZCDetectTime = gTime+ ((unsigned int)(START_PERIOD_I * T2TICK_TO_T1TICK_COEFF)>>1);
					gZCDetectTime = gTime+ ((unsigned int)(OPENLOOP_START_PERIOD * T2TICK_TO_T1TICK_COEFF)>>1);
    4b9e:	4b6b      	ldr	r3, [pc, #428]	; (4d4c <stateStartProcess+0x1ec>)
    4ba0:	681b      	ldr	r3, [r3, #0]
    4ba2:	496b      	ldr	r1, [pc, #428]	; (4d50 <stateStartProcess+0x1f0>)
    4ba4:	185a      	adds	r2, r3, r1
    4ba6:	4b67      	ldr	r3, [pc, #412]	; (4d44 <stateStartProcess+0x1e4>)
    4ba8:	601a      	str	r2, [r3, #0]
					gZCDetectPeriod[gMotorPhase] = gZCDetectTime-gLastZCDetectTime;
    4baa:	4b6a      	ldr	r3, [pc, #424]	; (4d54 <stateStartProcess+0x1f4>)
    4bac:	781b      	ldrb	r3, [r3, #0]
    4bae:	1c1a      	adds	r2, r3, #0
    4bb0:	4b64      	ldr	r3, [pc, #400]	; (4d44 <stateStartProcess+0x1e4>)
    4bb2:	6819      	ldr	r1, [r3, #0]
    4bb4:	4b64      	ldr	r3, [pc, #400]	; (4d48 <stateStartProcess+0x1e8>)
    4bb6:	681b      	ldr	r3, [r3, #0]
    4bb8:	1ac9      	subs	r1, r1, r3
    4bba:	4b67      	ldr	r3, [pc, #412]	; (4d58 <stateStartProcess+0x1f8>)
    4bbc:	0092      	lsls	r2, r2, #2
    4bbe:	50d1      	str	r1, [r2, r3]
					
					//start_timer2_for_openloop(START_PERIOD_I);// 
					
					start_timer2_for_openloop(OPENLOOP_START_PERIOD);  //61
    4bc0:	4b66      	ldr	r3, [pc, #408]	; (4d5c <stateStartProcess+0x1fc>)
    4bc2:	1c18      	adds	r0, r3, #0
    4bc4:	f7ff fa56 	bl	4074 <start_timer2_for_openloop>
					
					break;
    4bc8:	e0ae      	b.n	4d28 <stateStartProcess+0x1c8>
				case 1:
					gCommutationWaiting = 1;
    4bca:	4b5b      	ldr	r3, [pc, #364]	; (4d38 <stateStartProcess+0x1d8>)
    4bcc:	2201      	movs	r2, #1
    4bce:	701a      	strb	r2, [r3, #0]
					
					gLastZCDetectTime=gZCDetectTime;
    4bd0:	4b5c      	ldr	r3, [pc, #368]	; (4d44 <stateStartProcess+0x1e4>)
    4bd2:	681a      	ldr	r2, [r3, #0]
    4bd4:	4b5c      	ldr	r3, [pc, #368]	; (4d48 <stateStartProcess+0x1e8>)
    4bd6:	601a      	str	r2, [r3, #0]
					gZCDetectTime = gTime+ ((unsigned int)(START_PERIOD_II * T2TICK_TO_T1TICK_COEFF)>>1);
    4bd8:	4b5c      	ldr	r3, [pc, #368]	; (4d4c <stateStartProcess+0x1ec>)
    4bda:	681b      	ldr	r3, [r3, #0]
    4bdc:	4960      	ldr	r1, [pc, #384]	; (4d60 <stateStartProcess+0x200>)
    4bde:	185a      	adds	r2, r3, r1
    4be0:	4b58      	ldr	r3, [pc, #352]	; (4d44 <stateStartProcess+0x1e4>)
    4be2:	601a      	str	r2, [r3, #0]
					gZCDetectPeriod[gMotorPhase] = gZCDetectTime-gLastZCDetectTime;
    4be4:	4b5b      	ldr	r3, [pc, #364]	; (4d54 <stateStartProcess+0x1f4>)
    4be6:	781b      	ldrb	r3, [r3, #0]
    4be8:	1c1a      	adds	r2, r3, #0
    4bea:	4b56      	ldr	r3, [pc, #344]	; (4d44 <stateStartProcess+0x1e4>)
    4bec:	6819      	ldr	r1, [r3, #0]
    4bee:	4b56      	ldr	r3, [pc, #344]	; (4d48 <stateStartProcess+0x1e8>)
    4bf0:	681b      	ldr	r3, [r3, #0]
    4bf2:	1ac9      	subs	r1, r1, r3
    4bf4:	4b58      	ldr	r3, [pc, #352]	; (4d58 <stateStartProcess+0x1f8>)
    4bf6:	0092      	lsls	r2, r2, #2
    4bf8:	50d1      	str	r1, [r2, r3]
					
					start_timer2_for_openloop(START_PERIOD_II);// 
    4bfa:	4b5a      	ldr	r3, [pc, #360]	; (4d64 <stateStartProcess+0x204>)
    4bfc:	1c18      	adds	r0, r3, #0
    4bfe:	f7ff fa39 	bl	4074 <start_timer2_for_openloop>
					break;
    4c02:	e091      	b.n	4d28 <stateStartProcess+0x1c8>
				case 2:
					gCommutationWaiting = 1;
    4c04:	4b4c      	ldr	r3, [pc, #304]	; (4d38 <stateStartProcess+0x1d8>)
    4c06:	2201      	movs	r2, #1
    4c08:	701a      	strb	r2, [r3, #0]
					
					gLastZCDetectTime=gZCDetectTime;
    4c0a:	4b4e      	ldr	r3, [pc, #312]	; (4d44 <stateStartProcess+0x1e4>)
    4c0c:	681a      	ldr	r2, [r3, #0]
    4c0e:	4b4e      	ldr	r3, [pc, #312]	; (4d48 <stateStartProcess+0x1e8>)
    4c10:	601a      	str	r2, [r3, #0]
					gZCDetectTime = gTime+ ((unsigned int)(START_PERIOD_III * T2TICK_TO_T1TICK_COEFF)>>1);
    4c12:	4b4e      	ldr	r3, [pc, #312]	; (4d4c <stateStartProcess+0x1ec>)
    4c14:	681b      	ldr	r3, [r3, #0]
    4c16:	4954      	ldr	r1, [pc, #336]	; (4d68 <stateStartProcess+0x208>)
    4c18:	185a      	adds	r2, r3, r1
    4c1a:	4b4a      	ldr	r3, [pc, #296]	; (4d44 <stateStartProcess+0x1e4>)
    4c1c:	601a      	str	r2, [r3, #0]
					gZCDetectPeriod[gMotorPhase] =gZCDetectTime-gLastZCDetectTime;
    4c1e:	4b4d      	ldr	r3, [pc, #308]	; (4d54 <stateStartProcess+0x1f4>)
    4c20:	781b      	ldrb	r3, [r3, #0]
    4c22:	1c1a      	adds	r2, r3, #0
    4c24:	4b47      	ldr	r3, [pc, #284]	; (4d44 <stateStartProcess+0x1e4>)
    4c26:	6819      	ldr	r1, [r3, #0]
    4c28:	4b47      	ldr	r3, [pc, #284]	; (4d48 <stateStartProcess+0x1e8>)
    4c2a:	681b      	ldr	r3, [r3, #0]
    4c2c:	1ac9      	subs	r1, r1, r3
    4c2e:	4b4a      	ldr	r3, [pc, #296]	; (4d58 <stateStartProcess+0x1f8>)
    4c30:	0092      	lsls	r2, r2, #2
    4c32:	50d1      	str	r1, [r2, r3]
					
					start_timer2_for_openloop(START_PERIOD_III);// 1
    4c34:	4b4d      	ldr	r3, [pc, #308]	; (4d6c <stateStartProcess+0x20c>)
    4c36:	1c18      	adds	r0, r3, #0
    4c38:	f7ff fa1c 	bl	4074 <start_timer2_for_openloop>
					break;
    4c3c:	e074      	b.n	4d28 <stateStartProcess+0x1c8>
				case 3:
					gCommutationWaiting = 1;
    4c3e:	4b3e      	ldr	r3, [pc, #248]	; (4d38 <stateStartProcess+0x1d8>)
    4c40:	2201      	movs	r2, #1
    4c42:	701a      	strb	r2, [r3, #0]
					
					gLastZCDetectTime=gZCDetectTime;
    4c44:	4b3f      	ldr	r3, [pc, #252]	; (4d44 <stateStartProcess+0x1e4>)
    4c46:	681a      	ldr	r2, [r3, #0]
    4c48:	4b3f      	ldr	r3, [pc, #252]	; (4d48 <stateStartProcess+0x1e8>)
    4c4a:	601a      	str	r2, [r3, #0]
					gZCDetectTime = gTime+ ((unsigned int)(START_PERIOD_IV * T2TICK_TO_T1TICK_COEFF)>>1);
    4c4c:	4b3f      	ldr	r3, [pc, #252]	; (4d4c <stateStartProcess+0x1ec>)
    4c4e:	681b      	ldr	r3, [r3, #0]
    4c50:	4947      	ldr	r1, [pc, #284]	; (4d70 <stateStartProcess+0x210>)
    4c52:	185a      	adds	r2, r3, r1
    4c54:	4b3b      	ldr	r3, [pc, #236]	; (4d44 <stateStartProcess+0x1e4>)
    4c56:	601a      	str	r2, [r3, #0]
					gZCDetectPeriod[gMotorPhase] =gZCDetectTime-gLastZCDetectTime;
    4c58:	4b3e      	ldr	r3, [pc, #248]	; (4d54 <stateStartProcess+0x1f4>)
    4c5a:	781b      	ldrb	r3, [r3, #0]
    4c5c:	1c1a      	adds	r2, r3, #0
    4c5e:	4b39      	ldr	r3, [pc, #228]	; (4d44 <stateStartProcess+0x1e4>)
    4c60:	6819      	ldr	r1, [r3, #0]
    4c62:	4b39      	ldr	r3, [pc, #228]	; (4d48 <stateStartProcess+0x1e8>)
    4c64:	681b      	ldr	r3, [r3, #0]
    4c66:	1ac9      	subs	r1, r1, r3
    4c68:	4b3b      	ldr	r3, [pc, #236]	; (4d58 <stateStartProcess+0x1f8>)
    4c6a:	0092      	lsls	r2, r2, #2
    4c6c:	50d1      	str	r1, [r2, r3]
					
					start_timer2_for_openloop(START_PERIOD_IV);
    4c6e:	4b41      	ldr	r3, [pc, #260]	; (4d74 <stateStartProcess+0x214>)
    4c70:	1c18      	adds	r0, r3, #0
    4c72:	f7ff f9ff 	bl	4074 <start_timer2_for_openloop>
					break;
    4c76:	e057      	b.n	4d28 <stateStartProcess+0x1c8>
				case 4:
					gCommutationWaiting = 1;
    4c78:	4b2f      	ldr	r3, [pc, #188]	; (4d38 <stateStartProcess+0x1d8>)
    4c7a:	2201      	movs	r2, #1
    4c7c:	701a      	strb	r2, [r3, #0]
					
					gLastZCDetectTime=gZCDetectTime;
    4c7e:	4b31      	ldr	r3, [pc, #196]	; (4d44 <stateStartProcess+0x1e4>)
    4c80:	681a      	ldr	r2, [r3, #0]
    4c82:	4b31      	ldr	r3, [pc, #196]	; (4d48 <stateStartProcess+0x1e8>)
    4c84:	601a      	str	r2, [r3, #0]
					gZCDetectTime = gTime+ ((unsigned int)(START_PERIOD_V * T2TICK_TO_T1TICK_COEFF)>>1);
    4c86:	4b31      	ldr	r3, [pc, #196]	; (4d4c <stateStartProcess+0x1ec>)
    4c88:	681b      	ldr	r3, [r3, #0]
    4c8a:	493b      	ldr	r1, [pc, #236]	; (4d78 <stateStartProcess+0x218>)
    4c8c:	185a      	adds	r2, r3, r1
    4c8e:	4b2d      	ldr	r3, [pc, #180]	; (4d44 <stateStartProcess+0x1e4>)
    4c90:	601a      	str	r2, [r3, #0]
					gZCDetectPeriod[gMotorPhase] =gZCDetectTime-gLastZCDetectTime;
    4c92:	4b30      	ldr	r3, [pc, #192]	; (4d54 <stateStartProcess+0x1f4>)
    4c94:	781b      	ldrb	r3, [r3, #0]
    4c96:	1c1a      	adds	r2, r3, #0
    4c98:	4b2a      	ldr	r3, [pc, #168]	; (4d44 <stateStartProcess+0x1e4>)
    4c9a:	6819      	ldr	r1, [r3, #0]
    4c9c:	4b2a      	ldr	r3, [pc, #168]	; (4d48 <stateStartProcess+0x1e8>)
    4c9e:	681b      	ldr	r3, [r3, #0]
    4ca0:	1ac9      	subs	r1, r1, r3
    4ca2:	4b2d      	ldr	r3, [pc, #180]	; (4d58 <stateStartProcess+0x1f8>)
    4ca4:	0092      	lsls	r2, r2, #2
    4ca6:	50d1      	str	r1, [r2, r3]
					
					start_timer2_for_openloop(START_PERIOD_V);
    4ca8:	4b34      	ldr	r3, [pc, #208]	; (4d7c <stateStartProcess+0x21c>)
    4caa:	1c18      	adds	r0, r3, #0
    4cac:	f7ff f9e2 	bl	4074 <start_timer2_for_openloop>
					break;
    4cb0:	e03a      	b.n	4d28 <stateStartProcess+0x1c8>
				case 5:
					gCommutationWaiting = 1;
    4cb2:	4b21      	ldr	r3, [pc, #132]	; (4d38 <stateStartProcess+0x1d8>)
    4cb4:	2201      	movs	r2, #1
    4cb6:	701a      	strb	r2, [r3, #0]
					
					gLastZCDetectTime=gZCDetectTime;
    4cb8:	4b22      	ldr	r3, [pc, #136]	; (4d44 <stateStartProcess+0x1e4>)
    4cba:	681a      	ldr	r2, [r3, #0]
    4cbc:	4b22      	ldr	r3, [pc, #136]	; (4d48 <stateStartProcess+0x1e8>)
    4cbe:	601a      	str	r2, [r3, #0]
					gZCDetectTime = gTime+ ((unsigned int)(START_PERIOD_VI * T2TICK_TO_T1TICK_COEFF)>>1);
    4cc0:	4b22      	ldr	r3, [pc, #136]	; (4d4c <stateStartProcess+0x1ec>)
    4cc2:	681b      	ldr	r3, [r3, #0]
    4cc4:	492e      	ldr	r1, [pc, #184]	; (4d80 <stateStartProcess+0x220>)
    4cc6:	185a      	adds	r2, r3, r1
    4cc8:	4b1e      	ldr	r3, [pc, #120]	; (4d44 <stateStartProcess+0x1e4>)
    4cca:	601a      	str	r2, [r3, #0]
					gZCDetectPeriod[gMotorPhase] =gZCDetectTime-gLastZCDetectTime;
    4ccc:	4b21      	ldr	r3, [pc, #132]	; (4d54 <stateStartProcess+0x1f4>)
    4cce:	781b      	ldrb	r3, [r3, #0]
    4cd0:	1c1a      	adds	r2, r3, #0
    4cd2:	4b1c      	ldr	r3, [pc, #112]	; (4d44 <stateStartProcess+0x1e4>)
    4cd4:	6819      	ldr	r1, [r3, #0]
    4cd6:	4b1c      	ldr	r3, [pc, #112]	; (4d48 <stateStartProcess+0x1e8>)
    4cd8:	681b      	ldr	r3, [r3, #0]
    4cda:	1ac9      	subs	r1, r1, r3
    4cdc:	4b1e      	ldr	r3, [pc, #120]	; (4d58 <stateStartProcess+0x1f8>)
    4cde:	0092      	lsls	r2, r2, #2
    4ce0:	50d1      	str	r1, [r2, r3]
					
					start_timer2_for_openloop(START_PERIOD_VI);
    4ce2:	4b28      	ldr	r3, [pc, #160]	; (4d84 <stateStartProcess+0x224>)
    4ce4:	1c18      	adds	r0, r3, #0
    4ce6:	f7ff f9c5 	bl	4074 <start_timer2_for_openloop>
					break;
    4cea:	e01d      	b.n	4d28 <stateStartProcess+0x1c8>
				case 6:
					gCommutationWaiting = 1;
    4cec:	4b12      	ldr	r3, [pc, #72]	; (4d38 <stateStartProcess+0x1d8>)
    4cee:	2201      	movs	r2, #1
    4cf0:	701a      	strb	r2, [r3, #0]
					
					gLastZCDetectTime=gZCDetectTime;
    4cf2:	4b14      	ldr	r3, [pc, #80]	; (4d44 <stateStartProcess+0x1e4>)
    4cf4:	681a      	ldr	r2, [r3, #0]
    4cf6:	4b14      	ldr	r3, [pc, #80]	; (4d48 <stateStartProcess+0x1e8>)
    4cf8:	601a      	str	r2, [r3, #0]
					gZCDetectTime = gTime+ ((unsigned int)(START_PERIOD_VII * T2TICK_TO_T1TICK_COEFF)>>1);
    4cfa:	4b14      	ldr	r3, [pc, #80]	; (4d4c <stateStartProcess+0x1ec>)
    4cfc:	681b      	ldr	r3, [r3, #0]
    4cfe:	4922      	ldr	r1, [pc, #136]	; (4d88 <stateStartProcess+0x228>)
    4d00:	185a      	adds	r2, r3, r1
    4d02:	4b10      	ldr	r3, [pc, #64]	; (4d44 <stateStartProcess+0x1e4>)
    4d04:	601a      	str	r2, [r3, #0]
					gZCDetectPeriod[gMotorPhase] =gZCDetectTime-gLastZCDetectTime;
    4d06:	4b13      	ldr	r3, [pc, #76]	; (4d54 <stateStartProcess+0x1f4>)
    4d08:	781b      	ldrb	r3, [r3, #0]
    4d0a:	1c1a      	adds	r2, r3, #0
    4d0c:	4b0d      	ldr	r3, [pc, #52]	; (4d44 <stateStartProcess+0x1e4>)
    4d0e:	6819      	ldr	r1, [r3, #0]
    4d10:	4b0d      	ldr	r3, [pc, #52]	; (4d48 <stateStartProcess+0x1e8>)
    4d12:	681b      	ldr	r3, [r3, #0]
    4d14:	1ac9      	subs	r1, r1, r3
    4d16:	4b10      	ldr	r3, [pc, #64]	; (4d58 <stateStartProcess+0x1f8>)
    4d18:	0092      	lsls	r2, r2, #2
    4d1a:	50d1      	str	r1, [r2, r3]
					
					start_timer2_for_openloop(START_PERIOD_VII);
    4d1c:	4b1b      	ldr	r3, [pc, #108]	; (4d8c <stateStartProcess+0x22c>)
    4d1e:	1c18      	adds	r0, r3, #0
    4d20:	f7ff f9a8 	bl	4074 <start_timer2_for_openloop>
					break;
    4d24:	e000      	b.n	4d28 <stateStartProcess+0x1c8>
				default:
					break;
    4d26:	46c0      	nop			; (mov r8, r8)
		   	} 

   			//start_timer2_for_openloop(OPENLOOP_START_PERIOD);
   			//gCommutationWaiting = 1;
			
			stateStartStep--;
    4d28:	4b04      	ldr	r3, [pc, #16]	; (4d3c <stateStartProcess+0x1dc>)
    4d2a:	781b      	ldrb	r3, [r3, #0]
    4d2c:	3b01      	subs	r3, #1
    4d2e:	b2da      	uxtb	r2, r3
    4d30:	4b02      	ldr	r3, [pc, #8]	; (4d3c <stateStartProcess+0x1dc>)
    4d32:	701a      	strb	r2, [r3, #0]
		}
	}
}
    4d34:	46bd      	mov	sp, r7
    4d36:	bd80      	pop	{r7, pc}
    4d38:	1ffff182 	.word	0x1ffff182
    4d3c:	1ffff007 	.word	0x1ffff007
    4d40:	00008540 	.word	0x00008540
    4d44:	1ffff15c 	.word	0x1ffff15c
    4d48:	1ffff160 	.word	0x1ffff160
    4d4c:	1ffff168 	.word	0x1ffff168
    4d50:	0000bb82 	.word	0x0000bb82
    4d54:	1ffff3b8 	.word	0x1ffff3b8
    4d58:	1ffff358 	.word	0x1ffff358
    4d5c:	00001770 	.word	0x00001770
    4d60:	0003c0f4 	.word	0x0003c0f4
    4d64:	0000781d 	.word	0x0000781d
    4d68:	00032192 	.word	0x00032192
    4d6c:	00006431 	.word	0x00006431
    4d70:	0002372f 	.word	0x0002372f
    4d74:	000046e5 	.word	0x000046e5
    4d78:	0001be3d 	.word	0x0001be3d
    4d7c:	000037c7 	.word	0x000037c7
    4d80:	0001b2fd 	.word	0x0001b2fd
    4d84:	0000365f 	.word	0x0000365f
    4d88:	0001994d 	.word	0x0001994d
    4d8c:	00003329 	.word	0x00003329

00004d90 <stateStableProcess>:
*       NULL
*       
*       2014/10/16
*************************************************************/
void stateStableProcess()
{
    4d90:	b580      	push	{r7, lr}
    4d92:	af00      	add	r7, sp, #0
	if(gStateStableStep == 0) return;
    4d94:	4b2d      	ldr	r3, [pc, #180]	; (4e4c <stateStableProcess+0xbc>)
    4d96:	781b      	ldrb	r3, [r3, #0]
    4d98:	2b00      	cmp	r3, #0
    4d9a:	d054      	beq.n	4e46 <stateStableProcess+0xb6>
	if(gSpeedUpdateCnt == 0)
    4d9c:	4b2c      	ldr	r3, [pc, #176]	; (4e50 <stateStableProcess+0xc0>)
    4d9e:	681b      	ldr	r3, [r3, #0]
    4da0:	2b00      	cmp	r3, #0
    4da2:	d151      	bne.n	4e48 <stateStableProcess+0xb8>
	{
		gSpeedUpdateCnt = 1;
    4da4:	4b2a      	ldr	r3, [pc, #168]	; (4e50 <stateStableProcess+0xc0>)
    4da6:	2201      	movs	r2, #1
    4da8:	601a      	str	r2, [r3, #0]
		gMotorPara.curSpeed = getCurSpeed();
    4daa:	f000 ffff 	bl	5dac <getCurSpeed>
    4dae:	1c02      	adds	r2, r0, #0
    4db0:	4b28      	ldr	r3, [pc, #160]	; (4e54 <stateStableProcess+0xc4>)
    4db2:	60da      	str	r2, [r3, #12]
		
		//,
		if(gMotorPara.curSpeed > 3000)		
    4db4:	4b27      	ldr	r3, [pc, #156]	; (4e54 <stateStableProcess+0xc4>)
    4db6:	68da      	ldr	r2, [r3, #12]
    4db8:	4b27      	ldr	r3, [pc, #156]	; (4e58 <stateStableProcess+0xc8>)
    4dba:	429a      	cmp	r2, r3
    4dbc:	d903      	bls.n	4dc6 <stateStableProcess+0x36>
			gMotorPara.advanceAngle = 5;
    4dbe:	4b25      	ldr	r3, [pc, #148]	; (4e54 <stateStableProcess+0xc4>)
    4dc0:	2205      	movs	r2, #5
    4dc2:	709a      	strb	r2, [r3, #2]
    4dc4:	e040      	b.n	4e48 <stateStableProcess+0xb8>
		else if(gMotorPara.curSpeed > 2500)
    4dc6:	4b23      	ldr	r3, [pc, #140]	; (4e54 <stateStableProcess+0xc4>)
    4dc8:	68da      	ldr	r2, [r3, #12]
    4dca:	4b24      	ldr	r3, [pc, #144]	; (4e5c <stateStableProcess+0xcc>)
    4dcc:	429a      	cmp	r2, r3
    4dce:	d90d      	bls.n	4dec <stateStableProcess+0x5c>
			gMotorPara.advanceAngle = 35 - gMotorPara.curSpeed/100;
    4dd0:	4b20      	ldr	r3, [pc, #128]	; (4e54 <stateStableProcess+0xc4>)
    4dd2:	68db      	ldr	r3, [r3, #12]
    4dd4:	1c18      	adds	r0, r3, #0
    4dd6:	2164      	movs	r1, #100	; 0x64
    4dd8:	f7fb fb2e 	bl	438 <__aeabi_uidiv>
    4ddc:	1c03      	adds	r3, r0, #0
    4dde:	b2db      	uxtb	r3, r3
    4de0:	2223      	movs	r2, #35	; 0x23
    4de2:	1ad3      	subs	r3, r2, r3
    4de4:	b2da      	uxtb	r2, r3
    4de6:	4b1b      	ldr	r3, [pc, #108]	; (4e54 <stateStableProcess+0xc4>)
    4de8:	709a      	strb	r2, [r3, #2]
    4dea:	e02d      	b.n	4e48 <stateStableProcess+0xb8>
		else if(gMotorPara.curSpeed > 1800)
    4dec:	4b19      	ldr	r3, [pc, #100]	; (4e54 <stateStableProcess+0xc4>)
    4dee:	68da      	ldr	r2, [r3, #12]
    4df0:	23e1      	movs	r3, #225	; 0xe1
    4df2:	00db      	lsls	r3, r3, #3
    4df4:	429a      	cmp	r2, r3
    4df6:	d90d      	bls.n	4e14 <stateStableProcess+0x84>
			gMotorPara.advanceAngle = 260 - gMotorPara.curSpeed/10;
    4df8:	4b16      	ldr	r3, [pc, #88]	; (4e54 <stateStableProcess+0xc4>)
    4dfa:	68db      	ldr	r3, [r3, #12]
    4dfc:	1c18      	adds	r0, r3, #0
    4dfe:	210a      	movs	r1, #10
    4e00:	f7fb fb1a 	bl	438 <__aeabi_uidiv>
    4e04:	1c03      	adds	r3, r0, #0
    4e06:	b2db      	uxtb	r3, r3
    4e08:	2204      	movs	r2, #4
    4e0a:	1ad3      	subs	r3, r2, r3
    4e0c:	b2da      	uxtb	r2, r3
    4e0e:	4b11      	ldr	r3, [pc, #68]	; (4e54 <stateStableProcess+0xc4>)
    4e10:	709a      	strb	r2, [r3, #2]
    4e12:	e019      	b.n	4e48 <stateStableProcess+0xb8>
		else if(gMotorPara.curSpeed > 1000)
    4e14:	4b0f      	ldr	r3, [pc, #60]	; (4e54 <stateStableProcess+0xc4>)
    4e16:	68da      	ldr	r2, [r3, #12]
    4e18:	23fa      	movs	r3, #250	; 0xfa
    4e1a:	009b      	lsls	r3, r3, #2
    4e1c:	429a      	cmp	r2, r3
    4e1e:	d90e      	bls.n	4e3e <stateStableProcess+0xae>
			gMotorPara.advanceAngle = 170 - gMotorPara.curSpeed/20;
    4e20:	4b0c      	ldr	r3, [pc, #48]	; (4e54 <stateStableProcess+0xc4>)
    4e22:	68db      	ldr	r3, [r3, #12]
    4e24:	1c18      	adds	r0, r3, #0
    4e26:	2114      	movs	r1, #20
    4e28:	f7fb fb06 	bl	438 <__aeabi_uidiv>
    4e2c:	1c03      	adds	r3, r0, #0
    4e2e:	b2db      	uxtb	r3, r3
    4e30:	2256      	movs	r2, #86	; 0x56
    4e32:	4252      	negs	r2, r2
    4e34:	1ad3      	subs	r3, r2, r3
    4e36:	b2da      	uxtb	r2, r3
    4e38:	4b06      	ldr	r3, [pc, #24]	; (4e54 <stateStableProcess+0xc4>)
    4e3a:	709a      	strb	r2, [r3, #2]
    4e3c:	e004      	b.n	4e48 <stateStableProcess+0xb8>
		else
			gMotorPara.advanceAngle = 120;		
    4e3e:	4b05      	ldr	r3, [pc, #20]	; (4e54 <stateStableProcess+0xc4>)
    4e40:	2278      	movs	r2, #120	; 0x78
    4e42:	709a      	strb	r2, [r3, #2]
    4e44:	e000      	b.n	4e48 <stateStableProcess+0xb8>
*       
*       2014/10/16
*************************************************************/
void stateStableProcess()
{
	if(gStateStableStep == 0) return;
    4e46:	46c0      	nop			; (mov r8, r8)
		else if(gMotorPara.curSpeed > 1000)
			gMotorPara.advanceAngle = 170 - gMotorPara.curSpeed/20;
		else
			gMotorPara.advanceAngle = 120;		
	}
}
    4e48:	46bd      	mov	sp, r7
    4e4a:	bd80      	pop	{r7, pc}
    4e4c:	1ffff170 	.word	0x1ffff170
    4e50:	1ffff178 	.word	0x1ffff178
    4e54:	1ffff338 	.word	0x1ffff338
    4e58:	00000bb8 	.word	0x00000bb8
    4e5c:	000009c4 	.word	0x000009c4

00004e60 <stateRunProcess>:
*       NULL
*       
*       2014/10/16
*************************************************************/
void stateRunProcess()
{
    4e60:	b580      	push	{r7, lr}
    4e62:	b082      	sub	sp, #8
    4e64:	af00      	add	r7, sp, #0
	unsigned int dutyCycle = 0;
    4e66:	2300      	movs	r3, #0
    4e68:	607b      	str	r3, [r7, #4]
	
	if(gSpeedUpdateCnt == 0) 
    4e6a:	4b37      	ldr	r3, [pc, #220]	; (4f48 <stateRunProcess+0xe8>)
    4e6c:	681b      	ldr	r3, [r3, #0]
    4e6e:	2b00      	cmp	r3, #0
    4e70:	d14f      	bne.n	4f12 <stateRunProcess+0xb2>
	{
		gSpeedUpdateCnt = 1; //1*50ms
    4e72:	4b35      	ldr	r3, [pc, #212]	; (4f48 <stateRunProcess+0xe8>)
    4e74:	2201      	movs	r2, #1
    4e76:	601a      	str	r2, [r3, #0]
		gMotorPara.curSpeed = getCurSpeed();
    4e78:	f000 ff98 	bl	5dac <getCurSpeed>
    4e7c:	1c02      	adds	r2, r0, #0
    4e7e:	4b33      	ldr	r3, [pc, #204]	; (4f4c <stateRunProcess+0xec>)
    4e80:	60da      	str	r2, [r3, #12]
		
		//,
		if(gMotorPara.curSpeed > 3000)		
    4e82:	4b32      	ldr	r3, [pc, #200]	; (4f4c <stateRunProcess+0xec>)
    4e84:	68da      	ldr	r2, [r3, #12]
    4e86:	4b32      	ldr	r3, [pc, #200]	; (4f50 <stateRunProcess+0xf0>)
    4e88:	429a      	cmp	r2, r3
    4e8a:	d903      	bls.n	4e94 <stateRunProcess+0x34>
			gMotorPara.advanceAngle = 5;
    4e8c:	4b2f      	ldr	r3, [pc, #188]	; (4f4c <stateRunProcess+0xec>)
    4e8e:	2205      	movs	r2, #5
    4e90:	709a      	strb	r2, [r3, #2]
    4e92:	e03e      	b.n	4f12 <stateRunProcess+0xb2>
		else if(gMotorPara.curSpeed > 2500)
    4e94:	4b2d      	ldr	r3, [pc, #180]	; (4f4c <stateRunProcess+0xec>)
    4e96:	68da      	ldr	r2, [r3, #12]
    4e98:	4b2e      	ldr	r3, [pc, #184]	; (4f54 <stateRunProcess+0xf4>)
    4e9a:	429a      	cmp	r2, r3
    4e9c:	d90d      	bls.n	4eba <stateRunProcess+0x5a>
			gMotorPara.advanceAngle = 35 - gMotorPara.curSpeed/100;
    4e9e:	4b2b      	ldr	r3, [pc, #172]	; (4f4c <stateRunProcess+0xec>)
    4ea0:	68db      	ldr	r3, [r3, #12]
    4ea2:	1c18      	adds	r0, r3, #0
    4ea4:	2164      	movs	r1, #100	; 0x64
    4ea6:	f7fb fac7 	bl	438 <__aeabi_uidiv>
    4eaa:	1c03      	adds	r3, r0, #0
    4eac:	b2db      	uxtb	r3, r3
    4eae:	2223      	movs	r2, #35	; 0x23
    4eb0:	1ad3      	subs	r3, r2, r3
    4eb2:	b2da      	uxtb	r2, r3
    4eb4:	4b25      	ldr	r3, [pc, #148]	; (4f4c <stateRunProcess+0xec>)
    4eb6:	709a      	strb	r2, [r3, #2]
    4eb8:	e02b      	b.n	4f12 <stateRunProcess+0xb2>
		else if(gMotorPara.curSpeed > 1800)
    4eba:	4b24      	ldr	r3, [pc, #144]	; (4f4c <stateRunProcess+0xec>)
    4ebc:	68da      	ldr	r2, [r3, #12]
    4ebe:	23e1      	movs	r3, #225	; 0xe1
    4ec0:	00db      	lsls	r3, r3, #3
    4ec2:	429a      	cmp	r2, r3
    4ec4:	d90d      	bls.n	4ee2 <stateRunProcess+0x82>
			gMotorPara.advanceAngle = 260 - gMotorPara.curSpeed/10;
    4ec6:	4b21      	ldr	r3, [pc, #132]	; (4f4c <stateRunProcess+0xec>)
    4ec8:	68db      	ldr	r3, [r3, #12]
    4eca:	1c18      	adds	r0, r3, #0
    4ecc:	210a      	movs	r1, #10
    4ece:	f7fb fab3 	bl	438 <__aeabi_uidiv>
    4ed2:	1c03      	adds	r3, r0, #0
    4ed4:	b2db      	uxtb	r3, r3
    4ed6:	2204      	movs	r2, #4
    4ed8:	1ad3      	subs	r3, r2, r3
    4eda:	b2da      	uxtb	r2, r3
    4edc:	4b1b      	ldr	r3, [pc, #108]	; (4f4c <stateRunProcess+0xec>)
    4ede:	709a      	strb	r2, [r3, #2]
    4ee0:	e017      	b.n	4f12 <stateRunProcess+0xb2>
		else if(gMotorPara.curSpeed > 1000)
    4ee2:	4b1a      	ldr	r3, [pc, #104]	; (4f4c <stateRunProcess+0xec>)
    4ee4:	68da      	ldr	r2, [r3, #12]
    4ee6:	23fa      	movs	r3, #250	; 0xfa
    4ee8:	009b      	lsls	r3, r3, #2
    4eea:	429a      	cmp	r2, r3
    4eec:	d90e      	bls.n	4f0c <stateRunProcess+0xac>
			gMotorPara.advanceAngle = 170 - gMotorPara.curSpeed/20;
    4eee:	4b17      	ldr	r3, [pc, #92]	; (4f4c <stateRunProcess+0xec>)
    4ef0:	68db      	ldr	r3, [r3, #12]
    4ef2:	1c18      	adds	r0, r3, #0
    4ef4:	2114      	movs	r1, #20
    4ef6:	f7fb fa9f 	bl	438 <__aeabi_uidiv>
    4efa:	1c03      	adds	r3, r0, #0
    4efc:	b2db      	uxtb	r3, r3
    4efe:	2256      	movs	r2, #86	; 0x56
    4f00:	4252      	negs	r2, r2
    4f02:	1ad3      	subs	r3, r2, r3
    4f04:	b2da      	uxtb	r2, r3
    4f06:	4b11      	ldr	r3, [pc, #68]	; (4f4c <stateRunProcess+0xec>)
    4f08:	709a      	strb	r2, [r3, #2]
    4f0a:	e002      	b.n	4f12 <stateRunProcess+0xb2>
		else
			gMotorPara.advanceAngle = 120;
    4f0c:	4b0f      	ldr	r3, [pc, #60]	; (4f4c <stateRunProcess+0xec>)
    4f0e:	2278      	movs	r2, #120	; 0x78
    4f10:	709a      	strb	r2, [r3, #2]
			gMotorPara.advanceAngle = ADVANCE_ANGLE2;
		else
			gMotorPara.advanceAngle = ADVANCE_ANGLE1;
*/
	}
	if(gDutyCycleUpdateCnt == 0)
    4f12:	4b11      	ldr	r3, [pc, #68]	; (4f58 <stateRunProcess+0xf8>)
    4f14:	681b      	ldr	r3, [r3, #0]
    4f16:	2b00      	cmp	r3, #0
    4f18:	d112      	bne.n	4f40 <stateRunProcess+0xe0>
	{
		gDutyCycleUpdateCnt = 2; // 2*50ms, 
    4f1a:	4b0f      	ldr	r3, [pc, #60]	; (4f58 <stateRunProcess+0xf8>)
    4f1c:	2202      	movs	r2, #2
    4f1e:	601a      	str	r2, [r3, #0]
		dutyCycle =  modifyDutyCycle(gMotorPara.curSpeed, gMotorPara.targetSpeed, gMotorPara.dutyCycle);
    4f20:	4b0a      	ldr	r3, [pc, #40]	; (4f4c <stateRunProcess+0xec>)
    4f22:	68d9      	ldr	r1, [r3, #12]
    4f24:	4b09      	ldr	r3, [pc, #36]	; (4f4c <stateRunProcess+0xec>)
    4f26:	689a      	ldr	r2, [r3, #8]
    4f28:	4b08      	ldr	r3, [pc, #32]	; (4f4c <stateRunProcess+0xec>)
    4f2a:	685b      	ldr	r3, [r3, #4]
    4f2c:	1c08      	adds	r0, r1, #0
    4f2e:	1c11      	adds	r1, r2, #0
    4f30:	1c1a      	adds	r2, r3, #0
    4f32:	f000 ff65 	bl	5e00 <modifyDutyCycle>
    4f36:	1c03      	adds	r3, r0, #0
    4f38:	607b      	str	r3, [r7, #4]
		gMotorPara.dutyCycle = dutyCycle;	
    4f3a:	4b04      	ldr	r3, [pc, #16]	; (4f4c <stateRunProcess+0xec>)
    4f3c:	687a      	ldr	r2, [r7, #4]
    4f3e:	605a      	str	r2, [r3, #4]
	}
}
    4f40:	46bd      	mov	sp, r7
    4f42:	b002      	add	sp, #8
    4f44:	bd80      	pop	{r7, pc}
    4f46:	46c0      	nop			; (mov r8, r8)
    4f48:	1ffff178 	.word	0x1ffff178
    4f4c:	1ffff338 	.word	0x1ffff338
    4f50:	00000bb8 	.word	0x00000bb8
    4f54:	000009c4 	.word	0x000009c4
    4f58:	1ffff17c 	.word	0x1ffff17c

00004f5c <stateNoWaterProcess>:

void stateNoWaterProcess()
{
    4f5c:	b580      	push	{r7, lr}
    4f5e:	b082      	sub	sp, #8
    4f60:	af00      	add	r7, sp, #0
	unsigned int dutyCycle = 0;
    4f62:	2300      	movs	r3, #0
    4f64:	607b      	str	r3, [r7, #4]
	
	if(gSpeedUpdateCnt == 0) 
    4f66:	4b37      	ldr	r3, [pc, #220]	; (5044 <stateNoWaterProcess+0xe8>)
    4f68:	681b      	ldr	r3, [r3, #0]
    4f6a:	2b00      	cmp	r3, #0
    4f6c:	d14f      	bne.n	500e <stateNoWaterProcess+0xb2>
	{
		gSpeedUpdateCnt = 1; //1*50ms
    4f6e:	4b35      	ldr	r3, [pc, #212]	; (5044 <stateNoWaterProcess+0xe8>)
    4f70:	2201      	movs	r2, #1
    4f72:	601a      	str	r2, [r3, #0]
		gMotorPara.curSpeed = getCurSpeed();
    4f74:	f000 ff1a 	bl	5dac <getCurSpeed>
    4f78:	1c02      	adds	r2, r0, #0
    4f7a:	4b33      	ldr	r3, [pc, #204]	; (5048 <stateNoWaterProcess+0xec>)
    4f7c:	60da      	str	r2, [r3, #12]
		
		//,
		if(gMotorPara.curSpeed > 3000)		
    4f7e:	4b32      	ldr	r3, [pc, #200]	; (5048 <stateNoWaterProcess+0xec>)
    4f80:	68da      	ldr	r2, [r3, #12]
    4f82:	4b32      	ldr	r3, [pc, #200]	; (504c <stateNoWaterProcess+0xf0>)
    4f84:	429a      	cmp	r2, r3
    4f86:	d903      	bls.n	4f90 <stateNoWaterProcess+0x34>
			gMotorPara.advanceAngle = 5;
    4f88:	4b2f      	ldr	r3, [pc, #188]	; (5048 <stateNoWaterProcess+0xec>)
    4f8a:	2205      	movs	r2, #5
    4f8c:	709a      	strb	r2, [r3, #2]
    4f8e:	e03e      	b.n	500e <stateNoWaterProcess+0xb2>
		else if(gMotorPara.curSpeed > 2500)
    4f90:	4b2d      	ldr	r3, [pc, #180]	; (5048 <stateNoWaterProcess+0xec>)
    4f92:	68da      	ldr	r2, [r3, #12]
    4f94:	4b2e      	ldr	r3, [pc, #184]	; (5050 <stateNoWaterProcess+0xf4>)
    4f96:	429a      	cmp	r2, r3
    4f98:	d90d      	bls.n	4fb6 <stateNoWaterProcess+0x5a>
			gMotorPara.advanceAngle = 35 - gMotorPara.curSpeed/100;
    4f9a:	4b2b      	ldr	r3, [pc, #172]	; (5048 <stateNoWaterProcess+0xec>)
    4f9c:	68db      	ldr	r3, [r3, #12]
    4f9e:	1c18      	adds	r0, r3, #0
    4fa0:	2164      	movs	r1, #100	; 0x64
    4fa2:	f7fb fa49 	bl	438 <__aeabi_uidiv>
    4fa6:	1c03      	adds	r3, r0, #0
    4fa8:	b2db      	uxtb	r3, r3
    4faa:	2223      	movs	r2, #35	; 0x23
    4fac:	1ad3      	subs	r3, r2, r3
    4fae:	b2da      	uxtb	r2, r3
    4fb0:	4b25      	ldr	r3, [pc, #148]	; (5048 <stateNoWaterProcess+0xec>)
    4fb2:	709a      	strb	r2, [r3, #2]
    4fb4:	e02b      	b.n	500e <stateNoWaterProcess+0xb2>
		else if(gMotorPara.curSpeed > 1800)
    4fb6:	4b24      	ldr	r3, [pc, #144]	; (5048 <stateNoWaterProcess+0xec>)
    4fb8:	68da      	ldr	r2, [r3, #12]
    4fba:	23e1      	movs	r3, #225	; 0xe1
    4fbc:	00db      	lsls	r3, r3, #3
    4fbe:	429a      	cmp	r2, r3
    4fc0:	d90d      	bls.n	4fde <stateNoWaterProcess+0x82>
			gMotorPara.advanceAngle = 260 - gMotorPara.curSpeed/10;
    4fc2:	4b21      	ldr	r3, [pc, #132]	; (5048 <stateNoWaterProcess+0xec>)
    4fc4:	68db      	ldr	r3, [r3, #12]
    4fc6:	1c18      	adds	r0, r3, #0
    4fc8:	210a      	movs	r1, #10
    4fca:	f7fb fa35 	bl	438 <__aeabi_uidiv>
    4fce:	1c03      	adds	r3, r0, #0
    4fd0:	b2db      	uxtb	r3, r3
    4fd2:	2204      	movs	r2, #4
    4fd4:	1ad3      	subs	r3, r2, r3
    4fd6:	b2da      	uxtb	r2, r3
    4fd8:	4b1b      	ldr	r3, [pc, #108]	; (5048 <stateNoWaterProcess+0xec>)
    4fda:	709a      	strb	r2, [r3, #2]
    4fdc:	e017      	b.n	500e <stateNoWaterProcess+0xb2>
		else if(gMotorPara.curSpeed > 1000)
    4fde:	4b1a      	ldr	r3, [pc, #104]	; (5048 <stateNoWaterProcess+0xec>)
    4fe0:	68da      	ldr	r2, [r3, #12]
    4fe2:	23fa      	movs	r3, #250	; 0xfa
    4fe4:	009b      	lsls	r3, r3, #2
    4fe6:	429a      	cmp	r2, r3
    4fe8:	d90e      	bls.n	5008 <stateNoWaterProcess+0xac>
			gMotorPara.advanceAngle = 170 - gMotorPara.curSpeed/20;
    4fea:	4b17      	ldr	r3, [pc, #92]	; (5048 <stateNoWaterProcess+0xec>)
    4fec:	68db      	ldr	r3, [r3, #12]
    4fee:	1c18      	adds	r0, r3, #0
    4ff0:	2114      	movs	r1, #20
    4ff2:	f7fb fa21 	bl	438 <__aeabi_uidiv>
    4ff6:	1c03      	adds	r3, r0, #0
    4ff8:	b2db      	uxtb	r3, r3
    4ffa:	2256      	movs	r2, #86	; 0x56
    4ffc:	4252      	negs	r2, r2
    4ffe:	1ad3      	subs	r3, r2, r3
    5000:	b2da      	uxtb	r2, r3
    5002:	4b11      	ldr	r3, [pc, #68]	; (5048 <stateNoWaterProcess+0xec>)
    5004:	709a      	strb	r2, [r3, #2]
    5006:	e002      	b.n	500e <stateNoWaterProcess+0xb2>
		else
			gMotorPara.advanceAngle = 120;
    5008:	4b0f      	ldr	r3, [pc, #60]	; (5048 <stateNoWaterProcess+0xec>)
    500a:	2278      	movs	r2, #120	; 0x78
    500c:	709a      	strb	r2, [r3, #2]
	}
	if(gDutyCycleUpdateCnt == 0)
    500e:	4b11      	ldr	r3, [pc, #68]	; (5054 <stateNoWaterProcess+0xf8>)
    5010:	681b      	ldr	r3, [r3, #0]
    5012:	2b00      	cmp	r3, #0
    5014:	d112      	bne.n	503c <stateNoWaterProcess+0xe0>
	{
		gDutyCycleUpdateCnt = 2; // 2*50ms, 
    5016:	4b0f      	ldr	r3, [pc, #60]	; (5054 <stateNoWaterProcess+0xf8>)
    5018:	2202      	movs	r2, #2
    501a:	601a      	str	r2, [r3, #0]
		dutyCycle =  modifyDutyCycle(gMotorPara.curSpeed, gMotorPara.targetSpeed, gMotorPara.dutyCycle);
    501c:	4b0a      	ldr	r3, [pc, #40]	; (5048 <stateNoWaterProcess+0xec>)
    501e:	68d9      	ldr	r1, [r3, #12]
    5020:	4b09      	ldr	r3, [pc, #36]	; (5048 <stateNoWaterProcess+0xec>)
    5022:	689a      	ldr	r2, [r3, #8]
    5024:	4b08      	ldr	r3, [pc, #32]	; (5048 <stateNoWaterProcess+0xec>)
    5026:	685b      	ldr	r3, [r3, #4]
    5028:	1c08      	adds	r0, r1, #0
    502a:	1c11      	adds	r1, r2, #0
    502c:	1c1a      	adds	r2, r3, #0
    502e:	f000 fee7 	bl	5e00 <modifyDutyCycle>
    5032:	1c03      	adds	r3, r0, #0
    5034:	607b      	str	r3, [r7, #4]
		gMotorPara.dutyCycle = dutyCycle;	
    5036:	4b04      	ldr	r3, [pc, #16]	; (5048 <stateNoWaterProcess+0xec>)
    5038:	687a      	ldr	r2, [r7, #4]
    503a:	605a      	str	r2, [r3, #4]
	}	
	
}
    503c:	46bd      	mov	sp, r7
    503e:	b002      	add	sp, #8
    5040:	bd80      	pop	{r7, pc}
    5042:	46c0      	nop			; (mov r8, r8)
    5044:	1ffff178 	.word	0x1ffff178
    5048:	1ffff338 	.word	0x1ffff338
    504c:	00000bb8 	.word	0x00000bb8
    5050:	000009c4 	.word	0x000009c4
    5054:	1ffff17c 	.word	0x1ffff17c

00005058 <stateDownProcess>:
*       NULL
*       
*       2014/10/16
*************************************************************/
void stateDownProcess()
{
    5058:	b580      	push	{r7, lr}
    505a:	b082      	sub	sp, #8
    505c:	af00      	add	r7, sp, #0
	unsigned int dutyCycle = 0;
    505e:	2300      	movs	r3, #0
    5060:	607b      	str	r3, [r7, #4]

	gMotorPara.targetSpeed = 100;
    5062:	4b38      	ldr	r3, [pc, #224]	; (5144 <stateDownProcess+0xec>)
    5064:	2264      	movs	r2, #100	; 0x64
    5066:	609a      	str	r2, [r3, #8]
	
	if(gSpeedUpdateCnt == 0) 
    5068:	4b37      	ldr	r3, [pc, #220]	; (5148 <stateDownProcess+0xf0>)
    506a:	681b      	ldr	r3, [r3, #0]
    506c:	2b00      	cmp	r3, #0
    506e:	d14f      	bne.n	5110 <stateDownProcess+0xb8>
	{
		gSpeedUpdateCnt = 1; //1*50ms
    5070:	4b35      	ldr	r3, [pc, #212]	; (5148 <stateDownProcess+0xf0>)
    5072:	2201      	movs	r2, #1
    5074:	601a      	str	r2, [r3, #0]
		gMotorPara.curSpeed = getCurSpeed();
    5076:	f000 fe99 	bl	5dac <getCurSpeed>
    507a:	1c02      	adds	r2, r0, #0
    507c:	4b31      	ldr	r3, [pc, #196]	; (5144 <stateDownProcess+0xec>)
    507e:	60da      	str	r2, [r3, #12]
		
		//,
		if(gMotorPara.curSpeed > 3000)		
    5080:	4b30      	ldr	r3, [pc, #192]	; (5144 <stateDownProcess+0xec>)
    5082:	68da      	ldr	r2, [r3, #12]
    5084:	4b31      	ldr	r3, [pc, #196]	; (514c <stateDownProcess+0xf4>)
    5086:	429a      	cmp	r2, r3
    5088:	d903      	bls.n	5092 <stateDownProcess+0x3a>
			gMotorPara.advanceAngle = 5;
    508a:	4b2e      	ldr	r3, [pc, #184]	; (5144 <stateDownProcess+0xec>)
    508c:	2205      	movs	r2, #5
    508e:	709a      	strb	r2, [r3, #2]
    5090:	e03e      	b.n	5110 <stateDownProcess+0xb8>
		else if(gMotorPara.curSpeed > 2500)
    5092:	4b2c      	ldr	r3, [pc, #176]	; (5144 <stateDownProcess+0xec>)
    5094:	68da      	ldr	r2, [r3, #12]
    5096:	4b2e      	ldr	r3, [pc, #184]	; (5150 <stateDownProcess+0xf8>)
    5098:	429a      	cmp	r2, r3
    509a:	d90d      	bls.n	50b8 <stateDownProcess+0x60>
			gMotorPara.advanceAngle = 35 - gMotorPara.curSpeed/100;
    509c:	4b29      	ldr	r3, [pc, #164]	; (5144 <stateDownProcess+0xec>)
    509e:	68db      	ldr	r3, [r3, #12]
    50a0:	1c18      	adds	r0, r3, #0
    50a2:	2164      	movs	r1, #100	; 0x64
    50a4:	f7fb f9c8 	bl	438 <__aeabi_uidiv>
    50a8:	1c03      	adds	r3, r0, #0
    50aa:	b2db      	uxtb	r3, r3
    50ac:	2223      	movs	r2, #35	; 0x23
    50ae:	1ad3      	subs	r3, r2, r3
    50b0:	b2da      	uxtb	r2, r3
    50b2:	4b24      	ldr	r3, [pc, #144]	; (5144 <stateDownProcess+0xec>)
    50b4:	709a      	strb	r2, [r3, #2]
    50b6:	e02b      	b.n	5110 <stateDownProcess+0xb8>
		else if(gMotorPara.curSpeed > 1800)
    50b8:	4b22      	ldr	r3, [pc, #136]	; (5144 <stateDownProcess+0xec>)
    50ba:	68da      	ldr	r2, [r3, #12]
    50bc:	23e1      	movs	r3, #225	; 0xe1
    50be:	00db      	lsls	r3, r3, #3
    50c0:	429a      	cmp	r2, r3
    50c2:	d90d      	bls.n	50e0 <stateDownProcess+0x88>
			gMotorPara.advanceAngle = 260 - gMotorPara.curSpeed/10;
    50c4:	4b1f      	ldr	r3, [pc, #124]	; (5144 <stateDownProcess+0xec>)
    50c6:	68db      	ldr	r3, [r3, #12]
    50c8:	1c18      	adds	r0, r3, #0
    50ca:	210a      	movs	r1, #10
    50cc:	f7fb f9b4 	bl	438 <__aeabi_uidiv>
    50d0:	1c03      	adds	r3, r0, #0
    50d2:	b2db      	uxtb	r3, r3
    50d4:	2204      	movs	r2, #4
    50d6:	1ad3      	subs	r3, r2, r3
    50d8:	b2da      	uxtb	r2, r3
    50da:	4b1a      	ldr	r3, [pc, #104]	; (5144 <stateDownProcess+0xec>)
    50dc:	709a      	strb	r2, [r3, #2]
    50de:	e017      	b.n	5110 <stateDownProcess+0xb8>
		else if(gMotorPara.curSpeed > 1000)
    50e0:	4b18      	ldr	r3, [pc, #96]	; (5144 <stateDownProcess+0xec>)
    50e2:	68da      	ldr	r2, [r3, #12]
    50e4:	23fa      	movs	r3, #250	; 0xfa
    50e6:	009b      	lsls	r3, r3, #2
    50e8:	429a      	cmp	r2, r3
    50ea:	d90e      	bls.n	510a <stateDownProcess+0xb2>
			gMotorPara.advanceAngle = 170 - gMotorPara.curSpeed/20;
    50ec:	4b15      	ldr	r3, [pc, #84]	; (5144 <stateDownProcess+0xec>)
    50ee:	68db      	ldr	r3, [r3, #12]
    50f0:	1c18      	adds	r0, r3, #0
    50f2:	2114      	movs	r1, #20
    50f4:	f7fb f9a0 	bl	438 <__aeabi_uidiv>
    50f8:	1c03      	adds	r3, r0, #0
    50fa:	b2db      	uxtb	r3, r3
    50fc:	2256      	movs	r2, #86	; 0x56
    50fe:	4252      	negs	r2, r2
    5100:	1ad3      	subs	r3, r2, r3
    5102:	b2da      	uxtb	r2, r3
    5104:	4b0f      	ldr	r3, [pc, #60]	; (5144 <stateDownProcess+0xec>)
    5106:	709a      	strb	r2, [r3, #2]
    5108:	e002      	b.n	5110 <stateDownProcess+0xb8>
		else
			gMotorPara.advanceAngle = 120;
    510a:	4b0e      	ldr	r3, [pc, #56]	; (5144 <stateDownProcess+0xec>)
    510c:	2278      	movs	r2, #120	; 0x78
    510e:	709a      	strb	r2, [r3, #2]
	}
	
	if(gDutyCycleUpdateCnt == 0)
    5110:	4b10      	ldr	r3, [pc, #64]	; (5154 <stateDownProcess+0xfc>)
    5112:	681b      	ldr	r3, [r3, #0]
    5114:	2b00      	cmp	r3, #0
    5116:	d112      	bne.n	513e <stateDownProcess+0xe6>
	{
		gDutyCycleUpdateCnt = 2; // 2*50ms, 
    5118:	4b0e      	ldr	r3, [pc, #56]	; (5154 <stateDownProcess+0xfc>)
    511a:	2202      	movs	r2, #2
    511c:	601a      	str	r2, [r3, #0]
		dutyCycle =  modifyDutyCycle(gMotorPara.curSpeed, gMotorPara.targetSpeed, gMotorPara.dutyCycle);
    511e:	4b09      	ldr	r3, [pc, #36]	; (5144 <stateDownProcess+0xec>)
    5120:	68d9      	ldr	r1, [r3, #12]
    5122:	4b08      	ldr	r3, [pc, #32]	; (5144 <stateDownProcess+0xec>)
    5124:	689a      	ldr	r2, [r3, #8]
    5126:	4b07      	ldr	r3, [pc, #28]	; (5144 <stateDownProcess+0xec>)
    5128:	685b      	ldr	r3, [r3, #4]
    512a:	1c08      	adds	r0, r1, #0
    512c:	1c11      	adds	r1, r2, #0
    512e:	1c1a      	adds	r2, r3, #0
    5130:	f000 fe66 	bl	5e00 <modifyDutyCycle>
    5134:	1c03      	adds	r3, r0, #0
    5136:	607b      	str	r3, [r7, #4]
		gMotorPara.dutyCycle = dutyCycle;	
    5138:	4b02      	ldr	r3, [pc, #8]	; (5144 <stateDownProcess+0xec>)
    513a:	687a      	ldr	r2, [r7, #4]
    513c:	605a      	str	r2, [r3, #4]
	}
	
}
    513e:	46bd      	mov	sp, r7
    5140:	b002      	add	sp, #8
    5142:	bd80      	pop	{r7, pc}
    5144:	1ffff338 	.word	0x1ffff338
    5148:	1ffff178 	.word	0x1ffff178
    514c:	00000bb8 	.word	0x00000bb8
    5150:	000009c4 	.word	0x000009c4
    5154:	1ffff17c 	.word	0x1ffff17c

00005158 <getInsideEvt>:
*       NULL
*       
*       2014/10/16
*************************************************************/
DRV_EVT getInsideEvt(DRV_STATE curState)                    //alignmentcurStategetInsideEvt()getOutsideEvt()
{
    5158:	b590      	push	{r4, r7, lr}
    515a:	b085      	sub	sp, #20
    515c:	af00      	add	r7, sp, #0
    515e:	1c02      	adds	r2, r0, #0
    5160:	1dfb      	adds	r3, r7, #7
    5162:	701a      	strb	r2, [r3, #0]
	DRV_EVT retEvt = ev_null;
    5164:	1c3b      	adds	r3, r7, #0
    5166:	330f      	adds	r3, #15
    5168:	2200      	movs	r2, #0
    516a:	701a      	strb	r2, [r3, #0]
	switch (curState)
    516c:	1dfb      	adds	r3, r7, #7
    516e:	781b      	ldrb	r3, [r3, #0]
    5170:	2b08      	cmp	r3, #8
    5172:	d900      	bls.n	5176 <getInsideEvt+0x1e>
    5174:	e08b      	b.n	528e <getInsideEvt+0x136>
    5176:	009a      	lsls	r2, r3, #2
    5178:	4b50      	ldr	r3, [pc, #320]	; (52bc <getInsideEvt+0x164>)
    517a:	18d3      	adds	r3, r2, r3
    517c:	681b      	ldr	r3, [r3, #0]
    517e:	469f      	mov	pc, r3
	{
		case DRV_ERROR:
			if(gErrorPeriodCnt == 0)
    5180:	4b4f      	ldr	r3, [pc, #316]	; (52c0 <getInsideEvt+0x168>)
    5182:	681b      	ldr	r3, [r3, #0]
    5184:	2b00      	cmp	r3, #0
    5186:	d000      	beq.n	518a <getInsideEvt+0x32>
    5188:	e083      	b.n	5292 <getInsideEvt+0x13a>
			{
				retEvt = ev_error_finish;
    518a:	1c3b      	adds	r3, r7, #0
    518c:	330f      	adds	r3, #15
    518e:	220c      	movs	r2, #12
    5190:	701a      	strb	r2, [r3, #0]
			}
			break;
    5192:	e07e      	b.n	5292 <getInsideEvt+0x13a>
		case DRV_NULL:
			retEvt = ev_null;
    5194:	1c3b      	adds	r3, r7, #0
    5196:	330f      	adds	r3, #15
    5198:	2200      	movs	r2, #0
    519a:	701a      	strb	r2, [r3, #0]
			break;
    519c:	e086      	b.n	52ac <getInsideEvt+0x154>
		case DRV_HALT:
			if(getPumpSpeed() > 500)
    519e:	f001 f9d5 	bl	654c <getPumpSpeed>
    51a2:	1c02      	adds	r2, r0, #0
    51a4:	23fa      	movs	r3, #250	; 0xfa
    51a6:	005b      	lsls	r3, r3, #1
    51a8:	429a      	cmp	r2, r3
    51aa:	d800      	bhi.n	51ae <getInsideEvt+0x56>
    51ac:	e073      	b.n	5296 <getInsideEvt+0x13e>
				retEvt = ev_activate; //ev_null;
    51ae:	1c3b      	adds	r3, r7, #0
    51b0:	330f      	adds	r3, #15
    51b2:	2201      	movs	r2, #1
    51b4:	701a      	strb	r2, [r3, #0]
			break;
    51b6:	e06e      	b.n	5296 <getInsideEvt+0x13e>
		case DRV_ALIGNMENT:
			if((stateAlignStep == 0) && (gAlignmentTimerCnt == 0))//N
    51b8:	4b42      	ldr	r3, [pc, #264]	; (52c4 <getInsideEvt+0x16c>)
    51ba:	781b      	ldrb	r3, [r3, #0]
    51bc:	2b00      	cmp	r3, #0
    51be:	d000      	beq.n	51c2 <getInsideEvt+0x6a>
    51c0:	e06b      	b.n	529a <getInsideEvt+0x142>
    51c2:	4b41      	ldr	r3, [pc, #260]	; (52c8 <getInsideEvt+0x170>)
    51c4:	681b      	ldr	r3, [r3, #0]
    51c6:	2b00      	cmp	r3, #0
    51c8:	d000      	beq.n	51cc <getInsideEvt+0x74>
    51ca:	e066      	b.n	529a <getInsideEvt+0x142>
			{		
				retEvt = ev_align_finish;
    51cc:	1c3b      	adds	r3, r7, #0
    51ce:	330f      	adds	r3, #15
    51d0:	2202      	movs	r2, #2
    51d2:	701a      	strb	r2, [r3, #0]
			}
			break;
    51d4:	e061      	b.n	529a <getInsideEvt+0x142>
		case DRV_START    :
			if((stateStartStep == 0) && (gCommutationWaiting == 0))//N
    51d6:	4b3d      	ldr	r3, [pc, #244]	; (52cc <getInsideEvt+0x174>)
    51d8:	781b      	ldrb	r3, [r3, #0]
    51da:	2b00      	cmp	r3, #0
    51dc:	d15f      	bne.n	529e <getInsideEvt+0x146>
    51de:	4b3c      	ldr	r3, [pc, #240]	; (52d0 <getInsideEvt+0x178>)
    51e0:	781b      	ldrb	r3, [r3, #0]
    51e2:	2b00      	cmp	r3, #0
    51e4:	d15b      	bne.n	529e <getInsideEvt+0x146>
			{
				retEvt = ev_start_finish;
    51e6:	1c3b      	adds	r3, r7, #0
    51e8:	330f      	adds	r3, #15
    51ea:	2203      	movs	r2, #3
    51ec:	701a      	strb	r2, [r3, #0]
			}
			break;
    51ee:	e056      	b.n	529e <getInsideEvt+0x146>
		case DRV_STABLE:
			if(gStateStableStep == 0)//N
    51f0:	4b38      	ldr	r3, [pc, #224]	; (52d4 <getInsideEvt+0x17c>)
    51f2:	781b      	ldrb	r3, [r3, #0]
    51f4:	2b00      	cmp	r3, #0
    51f6:	d154      	bne.n	52a2 <getInsideEvt+0x14a>
			{
				retEvt = ev_stable_finish;
    51f8:	1c3b      	adds	r3, r7, #0
    51fa:	330f      	adds	r3, #15
    51fc:	2204      	movs	r2, #4
    51fe:	701a      	strb	r2, [r3, #0]
			}
			break;
    5200:	e04f      	b.n	52a2 <getInsideEvt+0x14a>
		case DRV_RUN:
			if((gLatestError == error_undercurrent) && (gMotorPara.curSpeed >  (getPumpSpeed() -400)))
    5202:	4b35      	ldr	r3, [pc, #212]	; (52d8 <getInsideEvt+0x180>)
    5204:	781b      	ldrb	r3, [r3, #0]
    5206:	2b01      	cmp	r3, #1
    5208:	d14d      	bne.n	52a6 <getInsideEvt+0x14e>
    520a:	4b34      	ldr	r3, [pc, #208]	; (52dc <getInsideEvt+0x184>)
    520c:	68dc      	ldr	r4, [r3, #12]
    520e:	f001 f99d 	bl	654c <getPumpSpeed>
    5212:	1c03      	adds	r3, r0, #0
    5214:	3b91      	subs	r3, #145	; 0x91
    5216:	3bff      	subs	r3, #255	; 0xff
    5218:	429c      	cmp	r4, r3
    521a:	d944      	bls.n	52a6 <getInsideEvt+0x14e>
			{
				retEvt = ev_nowater;
    521c:	1c3b      	adds	r3, r7, #0
    521e:	330f      	adds	r3, #15
    5220:	2206      	movs	r2, #6
    5222:	701a      	strb	r2, [r3, #0]
			}
			break;
    5224:	e03f      	b.n	52a6 <getInsideEvt+0x14e>
		case DRV_NOWATER:
			if(gNoWaterPeriodCnt == 0)
    5226:	4b2e      	ldr	r3, [pc, #184]	; (52e0 <getInsideEvt+0x188>)
    5228:	681b      	ldr	r3, [r3, #0]
    522a:	2b00      	cmp	r3, #0
    522c:	d104      	bne.n	5238 <getInsideEvt+0xe0>
			{
				retEvt = ev_nowater_finish;
    522e:	1c3b      	adds	r3, r7, #0
    5230:	330f      	adds	r3, #15
    5232:	2208      	movs	r2, #8
    5234:	701a      	strb	r2, [r3, #0]
				else
				{
					retEvt = ev_nowater_terminate;
				}
			}
			break;
    5236:	e039      	b.n	52ac <getInsideEvt+0x154>
			{
				retEvt = ev_nowater_finish;
			}
			else
			{
				if((gLatestError == error_undercurrent) && (gMotorPara.curSpeed >  (getPumpSpeed() -400)))
    5238:	4b27      	ldr	r3, [pc, #156]	; (52d8 <getInsideEvt+0x180>)
    523a:	781b      	ldrb	r3, [r3, #0]
    523c:	2b01      	cmp	r3, #1
    523e:	d10d      	bne.n	525c <getInsideEvt+0x104>
    5240:	4b26      	ldr	r3, [pc, #152]	; (52dc <getInsideEvt+0x184>)
    5242:	68dc      	ldr	r4, [r3, #12]
    5244:	f001 f982 	bl	654c <getPumpSpeed>
    5248:	1c03      	adds	r3, r0, #0
    524a:	3b91      	subs	r3, #145	; 0x91
    524c:	3bff      	subs	r3, #255	; 0xff
    524e:	429c      	cmp	r4, r3
    5250:	d904      	bls.n	525c <getInsideEvt+0x104>
				{
					retEvt = ev_nowater;
    5252:	1c3b      	adds	r3, r7, #0
    5254:	330f      	adds	r3, #15
    5256:	2206      	movs	r2, #6
    5258:	701a      	strb	r2, [r3, #0]
				else
				{
					retEvt = ev_nowater_terminate;
				}
			}
			break;
    525a:	e027      	b.n	52ac <getInsideEvt+0x154>
				{
					retEvt = ev_nowater;
				}
				else
				{
					retEvt = ev_nowater_terminate;
    525c:	1c3b      	adds	r3, r7, #0
    525e:	330f      	adds	r3, #15
    5260:	2207      	movs	r2, #7
    5262:	701a      	strb	r2, [r3, #0]
				}
			}
			break;
    5264:	e022      	b.n	52ac <getInsideEvt+0x154>
		case DRV_DOWN:
			if(gMotorPara.curSpeed < 1000)//1000rpm
    5266:	4b1d      	ldr	r3, [pc, #116]	; (52dc <getInsideEvt+0x184>)
    5268:	68da      	ldr	r2, [r3, #12]
    526a:	4b1e      	ldr	r3, [pc, #120]	; (52e4 <getInsideEvt+0x18c>)
    526c:	429a      	cmp	r2, r3
    526e:	d81c      	bhi.n	52aa <getInsideEvt+0x152>
			{
				if(gMotorPara.direction!=gMessageOfControl.direction) gMotorPara.direction=gMessageOfControl.direction;
    5270:	4b1a      	ldr	r3, [pc, #104]	; (52dc <getInsideEvt+0x184>)
    5272:	785a      	ldrb	r2, [r3, #1]
    5274:	4b1c      	ldr	r3, [pc, #112]	; (52e8 <getInsideEvt+0x190>)
    5276:	789b      	ldrb	r3, [r3, #2]
    5278:	429a      	cmp	r2, r3
    527a:	d003      	beq.n	5284 <getInsideEvt+0x12c>
    527c:	4b1a      	ldr	r3, [pc, #104]	; (52e8 <getInsideEvt+0x190>)
    527e:	789a      	ldrb	r2, [r3, #2]
    5280:	4b16      	ldr	r3, [pc, #88]	; (52dc <getInsideEvt+0x184>)
    5282:	705a      	strb	r2, [r3, #1]
				retEvt = ev_down_finish;
    5284:	1c3b      	adds	r3, r7, #0
    5286:	330f      	adds	r3, #15
    5288:	220a      	movs	r2, #10
    528a:	701a      	strb	r2, [r3, #0]
			}
			break;
    528c:	e00d      	b.n	52aa <getInsideEvt+0x152>
		default:
			break;
    528e:	46c0      	nop			; (mov r8, r8)
    5290:	e00c      	b.n	52ac <getInsideEvt+0x154>
		case DRV_ERROR:
			if(gErrorPeriodCnt == 0)
			{
				retEvt = ev_error_finish;
			}
			break;
    5292:	46c0      	nop			; (mov r8, r8)
    5294:	e00a      	b.n	52ac <getInsideEvt+0x154>
			retEvt = ev_null;
			break;
		case DRV_HALT:
			if(getPumpSpeed() > 500)
				retEvt = ev_activate; //ev_null;
			break;
    5296:	46c0      	nop			; (mov r8, r8)
    5298:	e008      	b.n	52ac <getInsideEvt+0x154>
		case DRV_ALIGNMENT:
			if((stateAlignStep == 0) && (gAlignmentTimerCnt == 0))//N
			{		
				retEvt = ev_align_finish;
			}
			break;
    529a:	46c0      	nop			; (mov r8, r8)
    529c:	e006      	b.n	52ac <getInsideEvt+0x154>
		case DRV_START    :
			if((stateStartStep == 0) && (gCommutationWaiting == 0))//N
			{
				retEvt = ev_start_finish;
			}
			break;
    529e:	46c0      	nop			; (mov r8, r8)
    52a0:	e004      	b.n	52ac <getInsideEvt+0x154>
		case DRV_STABLE:
			if(gStateStableStep == 0)//N
			{
				retEvt = ev_stable_finish;
			}
			break;
    52a2:	46c0      	nop			; (mov r8, r8)
    52a4:	e002      	b.n	52ac <getInsideEvt+0x154>
		case DRV_RUN:
			if((gLatestError == error_undercurrent) && (gMotorPara.curSpeed >  (getPumpSpeed() -400)))
			{
				retEvt = ev_nowater;
			}
			break;
    52a6:	46c0      	nop			; (mov r8, r8)
    52a8:	e000      	b.n	52ac <getInsideEvt+0x154>
			if(gMotorPara.curSpeed < 1000)//1000rpm
			{
				if(gMotorPara.direction!=gMessageOfControl.direction) gMotorPara.direction=gMessageOfControl.direction;
				retEvt = ev_down_finish;
			}
			break;
    52aa:	46c0      	nop			; (mov r8, r8)
		default:
			break;
	}
	return retEvt;
    52ac:	1c3b      	adds	r3, r7, #0
    52ae:	330f      	adds	r3, #15
    52b0:	781b      	ldrb	r3, [r3, #0]
}
    52b2:	1c18      	adds	r0, r3, #0
    52b4:	46bd      	mov	sp, r7
    52b6:	b005      	add	sp, #20
    52b8:	bd90      	pop	{r4, r7, pc}
    52ba:	46c0      	nop			; (mov r8, r8)
    52bc:	0000855c 	.word	0x0000855c
    52c0:	1ffff198 	.word	0x1ffff198
    52c4:	1ffff006 	.word	0x1ffff006
    52c8:	1ffff158 	.word	0x1ffff158
    52cc:	1ffff007 	.word	0x1ffff007
    52d0:	1ffff182 	.word	0x1ffff182
    52d4:	1ffff170 	.word	0x1ffff170
    52d8:	1ffff1a0 	.word	0x1ffff1a0
    52dc:	1ffff338 	.word	0x1ffff338
    52e0:	1ffff194 	.word	0x1ffff194
    52e4:	000003e7 	.word	0x000003e7
    52e8:	1ffff348 	.word	0x1ffff348

000052ec <stateTransition>:


DRV_STATE stateTransition(DRV_STATE curState, DRV_EVT event, DRV_ERROR_VAL error)//eventcurState,
{
    52ec:	b590      	push	{r4, r7, lr}
    52ee:	b085      	sub	sp, #20
    52f0:	af00      	add	r7, sp, #0
    52f2:	1dfb      	adds	r3, r7, #7
    52f4:	7018      	strb	r0, [r3, #0]
    52f6:	1dbb      	adds	r3, r7, #6
    52f8:	7019      	strb	r1, [r3, #0]
    52fa:	1d7b      	adds	r3, r7, #5
    52fc:	701a      	strb	r2, [r3, #0]
	unsigned char i = 0;
    52fe:	1c3b      	adds	r3, r7, #0
    5300:	330f      	adds	r3, #15
    5302:	2200      	movs	r2, #0
    5304:	701a      	strb	r2, [r3, #0]
	DRV_STATE nextState = curState;
    5306:	1c3b      	adds	r3, r7, #0
    5308:	330e      	adds	r3, #14
    530a:	1dfa      	adds	r2, r7, #7
    530c:	7812      	ldrb	r2, [r2, #0]
    530e:	701a      	strb	r2, [r3, #0]
	
	switch (curState)
    5310:	1dfb      	adds	r3, r7, #7
    5312:	781b      	ldrb	r3, [r3, #0]
    5314:	2b08      	cmp	r3, #8
    5316:	d900      	bls.n	531a <stateTransition+0x2e>
    5318:	e183      	b.n	5622 <stateTransition+0x336>
    531a:	009a      	lsls	r2, r3, #2
    531c:	4bd0      	ldr	r3, [pc, #832]	; (5660 <stateTransition+0x374>)
    531e:	18d3      	adds	r3, r2, r3
    5320:	681b      	ldr	r3, [r3, #0]
    5322:	469f      	mov	pc, r3
	{
		case DRV_ERROR:
			if(event==ev_error_finish)
    5324:	1dbb      	adds	r3, r7, #6
    5326:	781b      	ldrb	r3, [r3, #0]
    5328:	2b0c      	cmp	r3, #12
    532a:	d108      	bne.n	533e <stateTransition+0x52>
			{
				motor_disable();
    532c:	f000 fbaa 	bl	5a84 <motor_disable>
				clearMotorState();
    5330:	f001 f9a0 	bl	6674 <clearMotorState>
				nextState = DRV_HALT;
    5334:	1c3b      	adds	r3, r7, #0
    5336:	330e      	adds	r3, #14
    5338:	2202      	movs	r2, #2
    533a:	701a      	strb	r2, [r3, #0]
			}
			else if(event == ev_error)
			{//
				nextState = DRV_ERROR;
			}
			break;
    533c:	e173      	b.n	5626 <stateTransition+0x33a>
			{
				motor_disable();
				clearMotorState();
				nextState = DRV_HALT;
			}
			else if(event == ev_error)
    533e:	1dbb      	adds	r3, r7, #6
    5340:	781b      	ldrb	r3, [r3, #0]
    5342:	2b0b      	cmp	r3, #11
    5344:	d000      	beq.n	5348 <stateTransition+0x5c>
    5346:	e16e      	b.n	5626 <stateTransition+0x33a>
			{//
				nextState = DRV_ERROR;
    5348:	1c3b      	adds	r3, r7, #0
    534a:	330e      	adds	r3, #14
    534c:	2201      	movs	r2, #1
    534e:	701a      	strb	r2, [r3, #0]
			}
			break;
    5350:	e169      	b.n	5626 <stateTransition+0x33a>
		case DRV_NULL:
			nextState = DRV_NULL;
    5352:	1c3b      	adds	r3, r7, #0
    5354:	330e      	adds	r3, #14
    5356:	2200      	movs	r2, #0
    5358:	701a      	strb	r2, [r3, #0]
			break;
    535a:	e173      	b.n	5644 <stateTransition+0x358>
		case DRV_HALT:
				if(event==ev_activate)
    535c:	1dbb      	adds	r3, r7, #6
    535e:	781b      	ldrb	r3, [r3, #0]
    5360:	2b01      	cmp	r3, #1
    5362:	d12b      	bne.n	53bc <stateTransition+0xd0>
				{
					gMotorPhase=0;
    5364:	4bbf      	ldr	r3, [pc, #764]	; (5664 <stateTransition+0x378>)
    5366:	2200      	movs	r2, #0
    5368:	701a      	strb	r2, [r3, #0]
					gClosedLoop = 0;
    536a:	4bbf      	ldr	r3, [pc, #764]	; (5668 <stateTransition+0x37c>)
    536c:	2200      	movs	r2, #0
    536e:	701a      	strb	r2, [r3, #0]
					gZCDetectEnable = 0;
    5370:	4bbe      	ldr	r3, [pc, #760]	; (566c <stateTransition+0x380>)
    5372:	2200      	movs	r2, #0
    5374:	701a      	strb	r2, [r3, #0]
					gAlignmentTimerCnt=0;
    5376:	4bbe      	ldr	r3, [pc, #760]	; (5670 <stateTransition+0x384>)
    5378:	2200      	movs	r2, #0
    537a:	601a      	str	r2, [r3, #0]
					while(currBuff_Clear(&gCurrentBuffer) == -1);
    537c:	46c0      	nop			; (mov r8, r8)
    537e:	4bbd      	ldr	r3, [pc, #756]	; (5674 <stateTransition+0x388>)
    5380:	1c18      	adds	r0, r3, #0
    5382:	f001 fd07 	bl	6d94 <currBuff_Clear>
    5386:	1c03      	adds	r3, r0, #0
    5388:	3301      	adds	r3, #1
    538a:	d0f8      	beq.n	537e <stateTransition+0x92>
					gCurrent=0;
    538c:	4bba      	ldr	r3, [pc, #744]	; (5678 <stateTransition+0x38c>)
    538e:	2200      	movs	r2, #0
    5390:	601a      	str	r2, [r3, #0]
					gAveCurrent = 0;
    5392:	4bba      	ldr	r3, [pc, #744]	; (567c <stateTransition+0x390>)
    5394:	2200      	movs	r2, #0
    5396:	601a      	str	r2, [r3, #0]
					stateAlignStep   = ALIGNMENT_STEP_NUMBER;
    5398:	4bb9      	ldr	r3, [pc, #740]	; (5680 <stateTransition+0x394>)
    539a:	2203      	movs	r2, #3
    539c:	701a      	strb	r2, [r3, #0]
					
					motor_setAlign();		
    539e:	f000 fb93 	bl	5ac8 <motor_setAlign>
					motor_enable();
    53a2:	f000 fb79 	bl	5a98 <motor_enable>
					gMotorPara.enable = 1;
    53a6:	4bb7      	ldr	r3, [pc, #732]	; (5684 <stateTransition+0x398>)
    53a8:	2201      	movs	r2, #1
    53aa:	701a      	strb	r2, [r3, #0]
					gTime = 0; 
    53ac:	4bb6      	ldr	r3, [pc, #728]	; (5688 <stateTransition+0x39c>)
    53ae:	2200      	movs	r2, #0
    53b0:	601a      	str	r2, [r3, #0]

					nextState = DRV_ALIGNMENT;
    53b2:	1c3b      	adds	r3, r7, #0
    53b4:	330e      	adds	r3, #14
    53b6:	2203      	movs	r2, #3
    53b8:	701a      	strb	r2, [r3, #0]
				}
				else if(event == ev_error)
				{
					nextState = errorHandle(curState, error);
				}
			break;
    53ba:	e136      	b.n	562a <stateTransition+0x33e>
					gTime = 0; 

					nextState = DRV_ALIGNMENT;
					
				}
				else if(event == ev_error)
    53bc:	1dbb      	adds	r3, r7, #6
    53be:	781b      	ldrb	r3, [r3, #0]
    53c0:	2b0b      	cmp	r3, #11
    53c2:	d000      	beq.n	53c6 <stateTransition+0xda>
    53c4:	e131      	b.n	562a <stateTransition+0x33e>
				{
					nextState = errorHandle(curState, error);
    53c6:	1c3c      	adds	r4, r7, #0
    53c8:	340e      	adds	r4, #14
    53ca:	1dfb      	adds	r3, r7, #7
    53cc:	781a      	ldrb	r2, [r3, #0]
    53ce:	1d7b      	adds	r3, r7, #5
    53d0:	781b      	ldrb	r3, [r3, #0]
    53d2:	1c10      	adds	r0, r2, #0
    53d4:	1c19      	adds	r1, r3, #0
    53d6:	f001 fc3b 	bl	6c50 <errorHandle>
    53da:	1c03      	adds	r3, r0, #0
    53dc:	7023      	strb	r3, [r4, #0]
				}
			break;
    53de:	e124      	b.n	562a <stateTransition+0x33e>
		case DRV_ALIGNMENT:
				if(event==ev_align_finish)
    53e0:	1dbb      	adds	r3, r7, #6
    53e2:	781b      	ldrb	r3, [r3, #0]
    53e4:	2b02      	cmp	r3, #2
    53e6:	d131      	bne.n	544c <stateTransition+0x160>
				{		
					gZCDetectEnable = 1;
    53e8:	4ba0      	ldr	r3, [pc, #640]	; (566c <stateTransition+0x380>)
    53ea:	2201      	movs	r2, #1
    53ec:	701a      	strb	r2, [r3, #0]
					
					for(i = 0;i < 24;i++)
    53ee:	1c3b      	adds	r3, r7, #0
    53f0:	330f      	adds	r3, #15
    53f2:	2200      	movs	r2, #0
    53f4:	701a      	strb	r2, [r3, #0]
    53f6:	e00d      	b.n	5414 <stateTransition+0x128>
						gZCDetectPeriod[i] = 65535;
    53f8:	1c3b      	adds	r3, r7, #0
    53fa:	330f      	adds	r3, #15
    53fc:	781a      	ldrb	r2, [r3, #0]
    53fe:	4ba3      	ldr	r3, [pc, #652]	; (568c <stateTransition+0x3a0>)
    5400:	0092      	lsls	r2, r2, #2
    5402:	49a3      	ldr	r1, [pc, #652]	; (5690 <stateTransition+0x3a4>)
    5404:	50d1      	str	r1, [r2, r3]
		case DRV_ALIGNMENT:
				if(event==ev_align_finish)
				{		
					gZCDetectEnable = 1;
					
					for(i = 0;i < 24;i++)
    5406:	1c3b      	adds	r3, r7, #0
    5408:	330f      	adds	r3, #15
    540a:	1c3a      	adds	r2, r7, #0
    540c:	320f      	adds	r2, #15
    540e:	7812      	ldrb	r2, [r2, #0]
    5410:	3201      	adds	r2, #1
    5412:	701a      	strb	r2, [r3, #0]
    5414:	1c3b      	adds	r3, r7, #0
    5416:	330f      	adds	r3, #15
    5418:	781b      	ldrb	r3, [r3, #0]
    541a:	2b17      	cmp	r3, #23
    541c:	d9ec      	bls.n	53f8 <stateTransition+0x10c>
						gZCDetectPeriod[i] = 65535;
					
//					gCommutationWaiting = 0;
					stateStartStep      =START_CMT_NUMBER;
    541e:	4b9d      	ldr	r3, [pc, #628]	; (5694 <stateTransition+0x3a8>)
    5420:	2201      	movs	r2, #1
    5422:	701a      	strb	r2, [r3, #0]

					gZCDetectTime = 0;
    5424:	4b9c      	ldr	r3, [pc, #624]	; (5698 <stateTransition+0x3ac>)
    5426:	2200      	movs	r2, #0
    5428:	601a      	str	r2, [r3, #0]
				    	gLastZCDetectTime= 0;
    542a:	4b9c      	ldr	r3, [pc, #624]	; (569c <stateTransition+0x3b0>)
    542c:	2200      	movs	r2, #0
    542e:	601a      	str	r2, [r3, #0]

					gCommutationWaiting = 1;
    5430:	4b9b      	ldr	r3, [pc, #620]	; (56a0 <stateTransition+0x3b4>)
    5432:	2201      	movs	r2, #1
    5434:	701a      	strb	r2, [r3, #0]
					gMotorPhase = 3;  //(gMotorPhase+1)
    5436:	4b8b      	ldr	r3, [pc, #556]	; (5664 <stateTransition+0x378>)
    5438:	2203      	movs	r2, #3
    543a:	701a      	strb	r2, [r3, #0]
					start_timer2_for_openloop(1);  //
    543c:	2001      	movs	r0, #1
    543e:	f7fe fe19 	bl	4074 <start_timer2_for_openloop>
					
				    	//gMotorPhase = 4;	//B
				    	//motor_setPhase(gMotorPhase,gMotorPara.direction);  //

					nextState = DRV_START;
    5442:	1c3b      	adds	r3, r7, #0
    5444:	330e      	adds	r3, #14
    5446:	2204      	movs	r2, #4
    5448:	701a      	strb	r2, [r3, #0]
				}
				else if(event == ev_error)
				{
					nextState = errorHandle(curState, error);
				}
			break;
    544a:	e0f0      	b.n	562e <stateTransition+0x342>
				    	//gMotorPhase = 4;	//B
				    	//motor_setPhase(gMotorPhase,gMotorPara.direction);  //

					nextState = DRV_START;
				}
				else if(event == ev_error)
    544c:	1dbb      	adds	r3, r7, #6
    544e:	781b      	ldrb	r3, [r3, #0]
    5450:	2b0b      	cmp	r3, #11
    5452:	d000      	beq.n	5456 <stateTransition+0x16a>
    5454:	e0eb      	b.n	562e <stateTransition+0x342>
				{
					nextState = errorHandle(curState, error);
    5456:	1c3c      	adds	r4, r7, #0
    5458:	340e      	adds	r4, #14
    545a:	1dfb      	adds	r3, r7, #7
    545c:	781a      	ldrb	r2, [r3, #0]
    545e:	1d7b      	adds	r3, r7, #5
    5460:	781b      	ldrb	r3, [r3, #0]
    5462:	1c10      	adds	r0, r2, #0
    5464:	1c19      	adds	r1, r3, #0
    5466:	f001 fbf3 	bl	6c50 <errorHandle>
    546a:	1c03      	adds	r3, r0, #0
    546c:	7023      	strb	r3, [r4, #0]
				}
			break;
    546e:	e0de      	b.n	562e <stateTransition+0x342>
		case DRV_START    :
				if(event==ev_start_finish)
    5470:	1dbb      	adds	r3, r7, #6
    5472:	781b      	ldrb	r3, [r3, #0]
    5474:	2b03      	cmp	r3, #3
    5476:	d110      	bne.n	549a <stateTransition+0x1ae>
				{
					gMotorPara.advanceAngle = ADVANCE_ANGLE1;  //temp
    5478:	4b82      	ldr	r3, [pc, #520]	; (5684 <stateTransition+0x398>)
    547a:	2278      	movs	r2, #120	; 0x78
    547c:	709a      	strb	r2, [r3, #2]
					
					//gLastZCDetectTime= 0;
					gZCMonitorWait = ZC_MONITOR_WAIT_TIME;
    547e:	4b89      	ldr	r3, [pc, #548]	; (56a4 <stateTransition+0x3b8>)
    5480:	221e      	movs	r2, #30
    5482:	601a      	str	r2, [r3, #0]
					gClosedLoop = 1;
    5484:	4b78      	ldr	r3, [pc, #480]	; (5668 <stateTransition+0x37c>)
    5486:	2201      	movs	r2, #1
    5488:	701a      	strb	r2, [r3, #0]
					gStateStableStep = STABLE_STEP_NUMBER; 
    548a:	4b87      	ldr	r3, [pc, #540]	; (56a8 <stateTransition+0x3bc>)
    548c:	22f0      	movs	r2, #240	; 0xf0
    548e:	701a      	strb	r2, [r3, #0]
					
					nextState = DRV_STABLE;
    5490:	1c3b      	adds	r3, r7, #0
    5492:	330e      	adds	r3, #14
    5494:	2205      	movs	r2, #5
    5496:	701a      	strb	r2, [r3, #0]
				}
				else if(event == ev_error)
				{
					nextState = errorHandle(curState, error);
				}
			break;
    5498:	e0cb      	b.n	5632 <stateTransition+0x346>
					gClosedLoop = 1;
					gStateStableStep = STABLE_STEP_NUMBER; 
					
					nextState = DRV_STABLE;
				}
				else if(event == ev_error)
    549a:	1dbb      	adds	r3, r7, #6
    549c:	781b      	ldrb	r3, [r3, #0]
    549e:	2b0b      	cmp	r3, #11
    54a0:	d000      	beq.n	54a4 <stateTransition+0x1b8>
    54a2:	e0c6      	b.n	5632 <stateTransition+0x346>
				{
					nextState = errorHandle(curState, error);
    54a4:	1c3c      	adds	r4, r7, #0
    54a6:	340e      	adds	r4, #14
    54a8:	1dfb      	adds	r3, r7, #7
    54aa:	781a      	ldrb	r2, [r3, #0]
    54ac:	1d7b      	adds	r3, r7, #5
    54ae:	781b      	ldrb	r3, [r3, #0]
    54b0:	1c10      	adds	r0, r2, #0
    54b2:	1c19      	adds	r1, r3, #0
    54b4:	f001 fbcc 	bl	6c50 <errorHandle>
    54b8:	1c03      	adds	r3, r0, #0
    54ba:	7023      	strb	r3, [r4, #0]
				}
			break;
    54bc:	e0b9      	b.n	5632 <stateTransition+0x346>
		case DRV_STABLE:
				if(event==ev_stable_finish)
    54be:	1dbb      	adds	r3, r7, #6
    54c0:	781b      	ldrb	r3, [r3, #0]
    54c2:	2b04      	cmp	r3, #4
    54c4:	d10c      	bne.n	54e0 <stateTransition+0x1f4>
				{
					gMotorPara.advanceAngle = ADVANCE_ANGLE1; 
    54c6:	4b6f      	ldr	r3, [pc, #444]	; (5684 <stateTransition+0x398>)
    54c8:	2278      	movs	r2, #120	; 0x78
    54ca:	709a      	strb	r2, [r3, #2]
					
#if (LOAD_TYPE == LOAD_PUMP)
					gMotorPara.targetSpeed = getPumpSpeed();
    54cc:	f001 f83e 	bl	654c <getPumpSpeed>
    54d0:	1c02      	adds	r2, r0, #0
    54d2:	4b6c      	ldr	r3, [pc, #432]	; (5684 <stateTransition+0x398>)
    54d4:	609a      	str	r2, [r3, #8]
#else
					gMotorPara.targetSpeed = 500;    
#endif
					
					nextState = DRV_RUN;
    54d6:	1c3b      	adds	r3, r7, #0
    54d8:	330e      	adds	r3, #14
    54da:	2206      	movs	r2, #6
    54dc:	701a      	strb	r2, [r3, #0]
				}
				else if(event == ev_error)
				{
					nextState = errorHandle(curState, error);
				}
			break;
    54de:	e0aa      	b.n	5636 <stateTransition+0x34a>
					gMotorPara.targetSpeed = 500;    
#endif
					
					nextState = DRV_RUN;
				}
				else if(event == ev_error)
    54e0:	1dbb      	adds	r3, r7, #6
    54e2:	781b      	ldrb	r3, [r3, #0]
    54e4:	2b0b      	cmp	r3, #11
    54e6:	d000      	beq.n	54ea <stateTransition+0x1fe>
    54e8:	e0a5      	b.n	5636 <stateTransition+0x34a>
				{
					nextState = errorHandle(curState, error);
    54ea:	1c3c      	adds	r4, r7, #0
    54ec:	340e      	adds	r4, #14
    54ee:	1dfb      	adds	r3, r7, #7
    54f0:	781a      	ldrb	r2, [r3, #0]
    54f2:	1d7b      	adds	r3, r7, #5
    54f4:	781b      	ldrb	r3, [r3, #0]
    54f6:	1c10      	adds	r0, r2, #0
    54f8:	1c19      	adds	r1, r3, #0
    54fa:	f001 fba9 	bl	6c50 <errorHandle>
    54fe:	1c03      	adds	r3, r0, #0
    5500:	7023      	strb	r3, [r4, #0]
				}
			break;
    5502:	e098      	b.n	5636 <stateTransition+0x34a>
		case DRV_RUN:
				if(event==ev_down)
    5504:	1dbb      	adds	r3, r7, #6
    5506:	781b      	ldrb	r3, [r3, #0]
    5508:	2b09      	cmp	r3, #9
    550a:	d104      	bne.n	5516 <stateTransition+0x22a>
				{
					//gMotorPara.targetSpeed = 250;//
					nextState = DRV_DOWN;
    550c:	1c3b      	adds	r3, r7, #0
    550e:	330e      	adds	r3, #14
    5510:	2208      	movs	r2, #8
    5512:	701a      	strb	r2, [r3, #0]
				}
				else if(event == ev_error)
				{
					nextState = errorHandle(curState, error);
				}
			break;
    5514:	e091      	b.n	563a <stateTransition+0x34e>
				if(event==ev_down)
				{
					//gMotorPara.targetSpeed = 250;//
					nextState = DRV_DOWN;
				}
				else if(event==ev_set_speed)
    5516:	1dbb      	adds	r3, r7, #6
    5518:	781b      	ldrb	r3, [r3, #0]
    551a:	2b05      	cmp	r3, #5
    551c:	d104      	bne.n	5528 <stateTransition+0x23c>
				{
					nextState = DRV_RUN;
    551e:	1c3b      	adds	r3, r7, #0
    5520:	330e      	adds	r3, #14
    5522:	2206      	movs	r2, #6
    5524:	701a      	strb	r2, [r3, #0]
				}
				else if(event == ev_error)
				{
					nextState = errorHandle(curState, error);
				}
			break;
    5526:	e088      	b.n	563a <stateTransition+0x34e>
				}
				else if(event==ev_set_speed)
				{
					nextState = DRV_RUN;
				}
				else if(event == ev_nowater)
    5528:	1dbb      	adds	r3, r7, #6
    552a:	781b      	ldrb	r3, [r3, #0]
    552c:	2b06      	cmp	r3, #6
    552e:	d107      	bne.n	5540 <stateTransition+0x254>
				{
					gNoWaterPeriodCnt = 30*60*1000/50;  // 30min
    5530:	4b5e      	ldr	r3, [pc, #376]	; (56ac <stateTransition+0x3c0>)
    5532:	4a5f      	ldr	r2, [pc, #380]	; (56b0 <stateTransition+0x3c4>)
    5534:	601a      	str	r2, [r3, #0]
					nextState = DRV_NOWATER;
    5536:	1c3b      	adds	r3, r7, #0
    5538:	330e      	adds	r3, #14
    553a:	2207      	movs	r2, #7
    553c:	701a      	strb	r2, [r3, #0]
				}
				else if(event == ev_error)
				{
					nextState = errorHandle(curState, error);
				}
			break;
    553e:	e07c      	b.n	563a <stateTransition+0x34e>
				else if(event == ev_nowater)
				{
					gNoWaterPeriodCnt = 30*60*1000/50;  // 30min
					nextState = DRV_NOWATER;
				}
				else if(event == ev_error)
    5540:	1dbb      	adds	r3, r7, #6
    5542:	781b      	ldrb	r3, [r3, #0]
    5544:	2b0b      	cmp	r3, #11
    5546:	d000      	beq.n	554a <stateTransition+0x25e>
    5548:	e077      	b.n	563a <stateTransition+0x34e>
				{
					nextState = errorHandle(curState, error);
    554a:	1c3c      	adds	r4, r7, #0
    554c:	340e      	adds	r4, #14
    554e:	1dfb      	adds	r3, r7, #7
    5550:	781a      	ldrb	r2, [r3, #0]
    5552:	1d7b      	adds	r3, r7, #5
    5554:	781b      	ldrb	r3, [r3, #0]
    5556:	1c10      	adds	r0, r2, #0
    5558:	1c19      	adds	r1, r3, #0
    555a:	f001 fb79 	bl	6c50 <errorHandle>
    555e:	1c03      	adds	r3, r0, #0
    5560:	7023      	strb	r3, [r4, #0]
				}
			break;
    5562:	e06a      	b.n	563a <stateTransition+0x34e>
		case DRV_NOWATER:
			if(event == ev_nowater)
    5564:	1dbb      	adds	r3, r7, #6
    5566:	781b      	ldrb	r3, [r3, #0]
    5568:	2b06      	cmp	r3, #6
    556a:	d104      	bne.n	5576 <stateTransition+0x28a>
			{
				nextState = DRV_NOWATER;
    556c:	1c3b      	adds	r3, r7, #0
    556e:	330e      	adds	r3, #14
    5570:	2207      	movs	r2, #7
    5572:	701a      	strb	r2, [r3, #0]
				gNoWaterPeriodCnt = -1;
			}else if(event == ev_error)
			{
				nextState = errorHandle(curState, error);
			}
			break;
    5574:	e063      	b.n	563e <stateTransition+0x352>
			break;
		case DRV_NOWATER:
			if(event == ev_nowater)
			{
				nextState = DRV_NOWATER;
			}else if(event == ev_nowater_terminate)
    5576:	1dbb      	adds	r3, r7, #6
    5578:	781b      	ldrb	r3, [r3, #0]
    557a:	2b07      	cmp	r3, #7
    557c:	d104      	bne.n	5588 <stateTransition+0x29c>
			{
				nextState = DRV_RUN;
    557e:	1c3b      	adds	r3, r7, #0
    5580:	330e      	adds	r3, #14
    5582:	2206      	movs	r2, #6
    5584:	701a      	strb	r2, [r3, #0]
				gNoWaterPeriodCnt = -1;
			}else if(event == ev_error)
			{
				nextState = errorHandle(curState, error);
			}
			break;
    5586:	e05a      	b.n	563e <stateTransition+0x352>
			{
				nextState = DRV_NOWATER;
			}else if(event == ev_nowater_terminate)
			{
				nextState = DRV_RUN;
			}else if(event == ev_nowater_finish)
    5588:	1dbb      	adds	r3, r7, #6
    558a:	781b      	ldrb	r3, [r3, #0]
    558c:	2b08      	cmp	r3, #8
    558e:	d108      	bne.n	55a2 <stateTransition+0x2b6>
			{
				nextState = DRV_DOWN;
    5590:	1c3b      	adds	r3, r7, #0
    5592:	330e      	adds	r3, #14
    5594:	2208      	movs	r2, #8
    5596:	701a      	strb	r2, [r3, #0]
				gNoWaterPeriodCnt = -1;
    5598:	4b44      	ldr	r3, [pc, #272]	; (56ac <stateTransition+0x3c0>)
    559a:	2201      	movs	r2, #1
    559c:	4252      	negs	r2, r2
    559e:	601a      	str	r2, [r3, #0]
			}else if(event == ev_error)
			{
				nextState = errorHandle(curState, error);
			}
			break;
    55a0:	e04d      	b.n	563e <stateTransition+0x352>
				nextState = DRV_RUN;
			}else if(event == ev_nowater_finish)
			{
				nextState = DRV_DOWN;
				gNoWaterPeriodCnt = -1;
			}else if(event == ev_error)
    55a2:	1dbb      	adds	r3, r7, #6
    55a4:	781b      	ldrb	r3, [r3, #0]
    55a6:	2b0b      	cmp	r3, #11
    55a8:	d149      	bne.n	563e <stateTransition+0x352>
			{
				nextState = errorHandle(curState, error);
    55aa:	1c3c      	adds	r4, r7, #0
    55ac:	340e      	adds	r4, #14
    55ae:	1dfb      	adds	r3, r7, #7
    55b0:	781a      	ldrb	r2, [r3, #0]
    55b2:	1d7b      	adds	r3, r7, #5
    55b4:	781b      	ldrb	r3, [r3, #0]
    55b6:	1c10      	adds	r0, r2, #0
    55b8:	1c19      	adds	r1, r3, #0
    55ba:	f001 fb49 	bl	6c50 <errorHandle>
    55be:	1c03      	adds	r3, r0, #0
    55c0:	7023      	strb	r3, [r4, #0]
			}
			break;
    55c2:	e03c      	b.n	563e <stateTransition+0x352>
		case DRV_DOWN:
				if(event==ev_down_finish)
    55c4:	1dbb      	adds	r3, r7, #6
    55c6:	781b      	ldrb	r3, [r3, #0]
    55c8:	2b0a      	cmp	r3, #10
    55ca:	d110      	bne.n	55ee <stateTransition+0x302>
				{
					motor_disable();
    55cc:	f000 fa5a 	bl	5a84 <motor_disable>
					clearMotorState();
    55d0:	f001 f850 	bl	6674 <clearMotorState>
					//gMotorPara.enable = 0;
					nextState = DRV_HALT;
    55d4:	1c3b      	adds	r3, r7, #0
    55d6:	330e      	adds	r3, #14
    55d8:	2202      	movs	r2, #2
    55da:	701a      	strb	r2, [r3, #0]
					if(gNoWaterPeriodCnt == -1) nextState = DRV_NULL;
    55dc:	4b33      	ldr	r3, [pc, #204]	; (56ac <stateTransition+0x3c0>)
    55de:	681b      	ldr	r3, [r3, #0]
    55e0:	3301      	adds	r3, #1
    55e2:	d12e      	bne.n	5642 <stateTransition+0x356>
    55e4:	1c3b      	adds	r3, r7, #0
    55e6:	330e      	adds	r3, #14
    55e8:	2200      	movs	r2, #0
    55ea:	701a      	strb	r2, [r3, #0]
				}
				else if(event == ev_error)
				{
					nextState = errorHandle(curState, error);
				}
			break;
    55ec:	e029      	b.n	5642 <stateTransition+0x356>
					clearMotorState();
					//gMotorPara.enable = 0;
					nextState = DRV_HALT;
					if(gNoWaterPeriodCnt == -1) nextState = DRV_NULL;
				}
				else if(event==ev_set_speed)
    55ee:	1dbb      	adds	r3, r7, #6
    55f0:	781b      	ldrb	r3, [r3, #0]
    55f2:	2b05      	cmp	r3, #5
    55f4:	d104      	bne.n	5600 <stateTransition+0x314>
				{
					nextState = DRV_RUN;
    55f6:	1c3b      	adds	r3, r7, #0
    55f8:	330e      	adds	r3, #14
    55fa:	2206      	movs	r2, #6
    55fc:	701a      	strb	r2, [r3, #0]
				}
				else if(event == ev_error)
				{
					nextState = errorHandle(curState, error);
				}
			break;
    55fe:	e020      	b.n	5642 <stateTransition+0x356>
				}
				else if(event==ev_set_speed)
				{
					nextState = DRV_RUN;
				}
				else if(event == ev_error)
    5600:	1dbb      	adds	r3, r7, #6
    5602:	781b      	ldrb	r3, [r3, #0]
    5604:	2b0b      	cmp	r3, #11
    5606:	d11c      	bne.n	5642 <stateTransition+0x356>
				{
					nextState = errorHandle(curState, error);
    5608:	1c3c      	adds	r4, r7, #0
    560a:	340e      	adds	r4, #14
    560c:	1dfb      	adds	r3, r7, #7
    560e:	781a      	ldrb	r2, [r3, #0]
    5610:	1d7b      	adds	r3, r7, #5
    5612:	781b      	ldrb	r3, [r3, #0]
    5614:	1c10      	adds	r0, r2, #0
    5616:	1c19      	adds	r1, r3, #0
    5618:	f001 fb1a 	bl	6c50 <errorHandle>
    561c:	1c03      	adds	r3, r0, #0
    561e:	7023      	strb	r3, [r4, #0]
				}
			break;
    5620:	e00f      	b.n	5642 <stateTransition+0x356>
		default:
			break;
    5622:	46c0      	nop			; (mov r8, r8)
    5624:	e00e      	b.n	5644 <stateTransition+0x358>
			}
			else if(event == ev_error)
			{//
				nextState = DRV_ERROR;
			}
			break;
    5626:	46c0      	nop			; (mov r8, r8)
    5628:	e00c      	b.n	5644 <stateTransition+0x358>
				}
				else if(event == ev_error)
				{
					nextState = errorHandle(curState, error);
				}
			break;
    562a:	46c0      	nop			; (mov r8, r8)
    562c:	e00a      	b.n	5644 <stateTransition+0x358>
				}
				else if(event == ev_error)
				{
					nextState = errorHandle(curState, error);
				}
			break;
    562e:	46c0      	nop			; (mov r8, r8)
    5630:	e008      	b.n	5644 <stateTransition+0x358>
				}
				else if(event == ev_error)
				{
					nextState = errorHandle(curState, error);
				}
			break;
    5632:	46c0      	nop			; (mov r8, r8)
    5634:	e006      	b.n	5644 <stateTransition+0x358>
				}
				else if(event == ev_error)
				{
					nextState = errorHandle(curState, error);
				}
			break;
    5636:	46c0      	nop			; (mov r8, r8)
    5638:	e004      	b.n	5644 <stateTransition+0x358>
				}
				else if(event == ev_error)
				{
					nextState = errorHandle(curState, error);
				}
			break;
    563a:	46c0      	nop			; (mov r8, r8)
    563c:	e002      	b.n	5644 <stateTransition+0x358>
				gNoWaterPeriodCnt = -1;
			}else if(event == ev_error)
			{
				nextState = errorHandle(curState, error);
			}
			break;
    563e:	46c0      	nop			; (mov r8, r8)
    5640:	e000      	b.n	5644 <stateTransition+0x358>
				}
				else if(event == ev_error)
				{
					nextState = errorHandle(curState, error);
				}
			break;
    5642:	46c0      	nop			; (mov r8, r8)
		default:
			break;
	}

	if(curState != DRV_ERROR)//DRV_ERROR,,DRV_ERROR
    5644:	1dfb      	adds	r3, r7, #7
    5646:	781b      	ldrb	r3, [r3, #0]
    5648:	2b01      	cmp	r3, #1
    564a:	d038      	beq.n	56be <stateTransition+0x3d2>
	{
		if(event == ev_error) ledError = error;
    564c:	1dbb      	adds	r3, r7, #6
    564e:	781b      	ldrb	r3, [r3, #0]
    5650:	2b0b      	cmp	r3, #11
    5652:	d131      	bne.n	56b8 <stateTransition+0x3cc>
    5654:	4b17      	ldr	r3, [pc, #92]	; (56b4 <stateTransition+0x3c8>)
    5656:	1d7a      	adds	r2, r7, #5
    5658:	7812      	ldrb	r2, [r2, #0]
    565a:	701a      	strb	r2, [r3, #0]
    565c:	e02f      	b.n	56be <stateTransition+0x3d2>
    565e:	46c0      	nop			; (mov r8, r8)
    5660:	00008580 	.word	0x00008580
    5664:	1ffff3b8 	.word	0x1ffff3b8
    5668:	1ffff180 	.word	0x1ffff180
    566c:	1ffff181 	.word	0x1ffff181
    5670:	1ffff158 	.word	0x1ffff158
    5674:	1ffff1e4 	.word	0x1ffff1e4
    5678:	1ffff188 	.word	0x1ffff188
    567c:	1ffff18c 	.word	0x1ffff18c
    5680:	1ffff006 	.word	0x1ffff006
    5684:	1ffff338 	.word	0x1ffff338
    5688:	1ffff168 	.word	0x1ffff168
    568c:	1ffff358 	.word	0x1ffff358
    5690:	0000ffff 	.word	0x0000ffff
    5694:	1ffff007 	.word	0x1ffff007
    5698:	1ffff15c 	.word	0x1ffff15c
    569c:	1ffff160 	.word	0x1ffff160
    56a0:	1ffff182 	.word	0x1ffff182
    56a4:	1ffff174 	.word	0x1ffff174
    56a8:	1ffff170 	.word	0x1ffff170
    56ac:	1ffff194 	.word	0x1ffff194
    56b0:	00008ca0 	.word	0x00008ca0
    56b4:	1ffff12c 	.word	0x1ffff12c
		else ledError = error_null;
    56b8:	4b04      	ldr	r3, [pc, #16]	; (56cc <stateTransition+0x3e0>)
    56ba:	2200      	movs	r2, #0
    56bc:	701a      	strb	r2, [r3, #0]
	}
	
	return nextState;
    56be:	1c3b      	adds	r3, r7, #0
    56c0:	330e      	adds	r3, #14
    56c2:	781b      	ldrb	r3, [r3, #0]
}
    56c4:	1c18      	adds	r0, r3, #0
    56c6:	46bd      	mov	sp, r7
    56c8:	b005      	add	sp, #20
    56ca:	bd90      	pop	{r4, r7, pc}
    56cc:	1ffff12c 	.word	0x1ffff12c

000056d0 <AppStateMachine>:


void AppStateMachine(DRV_STATE curState)
{
    56d0:	b580      	push	{r7, lr}
    56d2:	b084      	sub	sp, #16
    56d4:	af00      	add	r7, sp, #0
    56d6:	1c02      	adds	r2, r0, #0
    56d8:	1dfb      	adds	r3, r7, #7
    56da:	701a      	strb	r2, [r3, #0]
	DRV_ERROR_VAL ledErr = error_null;
    56dc:	1c3b      	adds	r3, r7, #0
    56de:	330f      	adds	r3, #15
    56e0:	2200      	movs	r2, #0
    56e2:	701a      	strb	r2, [r3, #0]
	
	StateProcessArr[curState]();
    56e4:	1dfb      	adds	r3, r7, #7
    56e6:	781a      	ldrb	r2, [r3, #0]
    56e8:	4b1b      	ldr	r3, [pc, #108]	; (5758 <AppStateMachine+0x88>)
    56ea:	0092      	lsls	r2, r2, #2
    56ec:	58d3      	ldr	r3, [r2, r3]
    56ee:	4798      	blx	r3

	if(0 == gLEDUpateCnt)
    56f0:	4b1a      	ldr	r3, [pc, #104]	; (575c <AppStateMachine+0x8c>)
    56f2:	681b      	ldr	r3, [r3, #0]
    56f4:	2b00      	cmp	r3, #0
    56f6:	d12c      	bne.n	5752 <AppStateMachine+0x82>
	{
		switch(curState)
    56f8:	1dfb      	adds	r3, r7, #7
    56fa:	781b      	ldrb	r3, [r3, #0]
    56fc:	2b08      	cmp	r3, #8
    56fe:	d81a      	bhi.n	5736 <AppStateMachine+0x66>
    5700:	009a      	lsls	r2, r3, #2
    5702:	4b17      	ldr	r3, [pc, #92]	; (5760 <AppStateMachine+0x90>)
    5704:	18d3      	adds	r3, r2, r3
    5706:	681b      	ldr	r3, [r3, #0]
    5708:	469f      	mov	pc, r3
		{
		case DRV_NULL:
			ledErr = -1;
    570a:	1c3b      	adds	r3, r7, #0
    570c:	330f      	adds	r3, #15
    570e:	22ff      	movs	r2, #255	; 0xff
    5710:	701a      	strb	r2, [r3, #0]
			break;
    5712:	e015      	b.n	5740 <AppStateMachine+0x70>
		case DRV_ERROR:
			ledErr = ledError;
    5714:	1c3b      	adds	r3, r7, #0
    5716:	330f      	adds	r3, #15
    5718:	4a12      	ldr	r2, [pc, #72]	; (5764 <AppStateMachine+0x94>)
    571a:	7812      	ldrb	r2, [r2, #0]
    571c:	701a      	strb	r2, [r3, #0]
			break;
    571e:	e00f      	b.n	5740 <AppStateMachine+0x70>
		case DRV_START:
		case DRV_STABLE:
		case DRV_RUN:
		case DRV_DOWN:
			//ledErr = error_null;
			ledErr = ledError;
    5720:	1c3b      	adds	r3, r7, #0
    5722:	330f      	adds	r3, #15
    5724:	4a0f      	ldr	r2, [pc, #60]	; (5764 <AppStateMachine+0x94>)
    5726:	7812      	ldrb	r2, [r2, #0]
    5728:	701a      	strb	r2, [r3, #0]
			break;
    572a:	e009      	b.n	5740 <AppStateMachine+0x70>
		case DRV_NOWATER:
			ledErr = error_undercurrent;
    572c:	1c3b      	adds	r3, r7, #0
    572e:	330f      	adds	r3, #15
    5730:	2201      	movs	r2, #1
    5732:	701a      	strb	r2, [r3, #0]
			break;
    5734:	e004      	b.n	5740 <AppStateMachine+0x70>
		default:
			ledErr = -1;
    5736:	1c3b      	adds	r3, r7, #0
    5738:	330f      	adds	r3, #15
    573a:	22ff      	movs	r2, #255	; 0xff
    573c:	701a      	strb	r2, [r3, #0]
			break;
    573e:	46c0      	nop			; (mov r8, r8)
		}
		
		gLEDUpateCnt = 10; // 10*50ms = 500ms
    5740:	4b06      	ldr	r3, [pc, #24]	; (575c <AppStateMachine+0x8c>)
    5742:	220a      	movs	r2, #10
    5744:	601a      	str	r2, [r3, #0]
		led_updateDisplay(ledErr);
    5746:	1c3b      	adds	r3, r7, #0
    5748:	330f      	adds	r3, #15
    574a:	781b      	ldrb	r3, [r3, #0]
    574c:	1c18      	adds	r0, r3, #0
    574e:	f7fe fcbf 	bl	40d0 <led_updateDisplay>
		
	}
	
}
    5752:	46bd      	mov	sp, r7
    5754:	b004      	add	sp, #16
    5756:	bd80      	pop	{r7, pc}
    5758:	0000851c 	.word	0x0000851c
    575c:	1ffff19c 	.word	0x1ffff19c
    5760:	000085a4 	.word	0x000085a4
    5764:	1ffff12c 	.word	0x1ffff12c

00005768 <phaseAB_>:
	BLO_SetVal();
	CHI_SetVal();
}

static void phaseAB_(void)
{
    5768:	b580      	push	{r7, lr}
    576a:	af00      	add	r7, sp, #0
	//AHI_SetVal();//1
	ALO_ClrVal();//0
    576c:	4b15      	ldr	r3, [pc, #84]	; (57c4 <phaseAB_+0x5c>)
    576e:	4a15      	ldr	r2, [pc, #84]	; (57c4 <phaseAB_+0x5c>)
    5770:	6892      	ldr	r2, [r2, #8]
    5772:	2120      	movs	r1, #32
    5774:	430a      	orrs	r2, r1
    5776:	609a      	str	r2, [r3, #8]
	BHI_ClrVal();//0
    5778:	4b13      	ldr	r3, [pc, #76]	; (57c8 <phaseAB_+0x60>)
    577a:	4a13      	ldr	r2, [pc, #76]	; (57c8 <phaseAB_+0x60>)
    577c:	6892      	ldr	r2, [r2, #8]
    577e:	2180      	movs	r1, #128	; 0x80
    5780:	0289      	lsls	r1, r1, #10
    5782:	430a      	orrs	r2, r1
    5784:	609a      	str	r2, [r3, #8]
	//BLO_SetVal();//1
	CHI_ClrVal();//0
    5786:	4b10      	ldr	r3, [pc, #64]	; (57c8 <phaseAB_+0x60>)
    5788:	4a0f      	ldr	r2, [pc, #60]	; (57c8 <phaseAB_+0x60>)
    578a:	6892      	ldr	r2, [r2, #8]
    578c:	2180      	movs	r1, #128	; 0x80
    578e:	02c9      	lsls	r1, r1, #11
    5790:	430a      	orrs	r2, r1
    5792:	609a      	str	r2, [r3, #8]
	CLO_ClrVal();//0
    5794:	4b0c      	ldr	r3, [pc, #48]	; (57c8 <phaseAB_+0x60>)
    5796:	4a0c      	ldr	r2, [pc, #48]	; (57c8 <phaseAB_+0x60>)
    5798:	6892      	ldr	r2, [r2, #8]
    579a:	2180      	movs	r1, #128	; 0x80
    579c:	0609      	lsls	r1, r1, #24
    579e:	430a      	orrs	r2, r1
    57a0:	609a      	str	r2, [r3, #8]
	
	AHI_SetVal();
    57a2:	4b09      	ldr	r3, [pc, #36]	; (57c8 <phaseAB_+0x60>)
    57a4:	4a08      	ldr	r2, [pc, #32]	; (57c8 <phaseAB_+0x60>)
    57a6:	6852      	ldr	r2, [r2, #4]
    57a8:	2180      	movs	r1, #128	; 0x80
    57aa:	0249      	lsls	r1, r1, #9
    57ac:	430a      	orrs	r2, r1
    57ae:	605a      	str	r2, [r3, #4]
	BLO_SetVal();
    57b0:	4b05      	ldr	r3, [pc, #20]	; (57c8 <phaseAB_+0x60>)
    57b2:	4a05      	ldr	r2, [pc, #20]	; (57c8 <phaseAB_+0x60>)
    57b4:	6852      	ldr	r2, [r2, #4]
    57b6:	2180      	movs	r1, #128	; 0x80
    57b8:	05c9      	lsls	r1, r1, #23
    57ba:	430a      	orrs	r2, r1
    57bc:	605a      	str	r2, [r3, #4]
	
}
    57be:	46bd      	mov	sp, r7
    57c0:	bd80      	pop	{r7, pc}
    57c2:	46c0      	nop			; (mov r8, r8)
    57c4:	400ff080 	.word	0x400ff080
    57c8:	400ff000 	.word	0x400ff000

000057cc <phaseAC_>:

static void phaseAC_(void)
{
    57cc:	b580      	push	{r7, lr}
    57ce:	af00      	add	r7, sp, #0
//	AHI_SetVal();//1
	ALO_ClrVal();//0
    57d0:	4b15      	ldr	r3, [pc, #84]	; (5828 <phaseAC_+0x5c>)
    57d2:	4a15      	ldr	r2, [pc, #84]	; (5828 <phaseAC_+0x5c>)
    57d4:	6892      	ldr	r2, [r2, #8]
    57d6:	2120      	movs	r1, #32
    57d8:	430a      	orrs	r2, r1
    57da:	609a      	str	r2, [r3, #8]
	BHI_ClrVal();//0
    57dc:	4b13      	ldr	r3, [pc, #76]	; (582c <phaseAC_+0x60>)
    57de:	4a13      	ldr	r2, [pc, #76]	; (582c <phaseAC_+0x60>)
    57e0:	6892      	ldr	r2, [r2, #8]
    57e2:	2180      	movs	r1, #128	; 0x80
    57e4:	0289      	lsls	r1, r1, #10
    57e6:	430a      	orrs	r2, r1
    57e8:	609a      	str	r2, [r3, #8]
	BLO_ClrVal();//0
    57ea:	4b10      	ldr	r3, [pc, #64]	; (582c <phaseAC_+0x60>)
    57ec:	4a0f      	ldr	r2, [pc, #60]	; (582c <phaseAC_+0x60>)
    57ee:	6892      	ldr	r2, [r2, #8]
    57f0:	2180      	movs	r1, #128	; 0x80
    57f2:	05c9      	lsls	r1, r1, #23
    57f4:	430a      	orrs	r2, r1
    57f6:	609a      	str	r2, [r3, #8]
	CHI_ClrVal();//0
    57f8:	4b0c      	ldr	r3, [pc, #48]	; (582c <phaseAC_+0x60>)
    57fa:	4a0c      	ldr	r2, [pc, #48]	; (582c <phaseAC_+0x60>)
    57fc:	6892      	ldr	r2, [r2, #8]
    57fe:	2180      	movs	r1, #128	; 0x80
    5800:	02c9      	lsls	r1, r1, #11
    5802:	430a      	orrs	r2, r1
    5804:	609a      	str	r2, [r3, #8]
//	CLO_SetVal();//1
	
	AHI_SetVal();
    5806:	4b09      	ldr	r3, [pc, #36]	; (582c <phaseAC_+0x60>)
    5808:	4a08      	ldr	r2, [pc, #32]	; (582c <phaseAC_+0x60>)
    580a:	6852      	ldr	r2, [r2, #4]
    580c:	2180      	movs	r1, #128	; 0x80
    580e:	0249      	lsls	r1, r1, #9
    5810:	430a      	orrs	r2, r1
    5812:	605a      	str	r2, [r3, #4]
	CLO_SetVal();
    5814:	4b05      	ldr	r3, [pc, #20]	; (582c <phaseAC_+0x60>)
    5816:	4a05      	ldr	r2, [pc, #20]	; (582c <phaseAC_+0x60>)
    5818:	6852      	ldr	r2, [r2, #4]
    581a:	2180      	movs	r1, #128	; 0x80
    581c:	0609      	lsls	r1, r1, #24
    581e:	430a      	orrs	r2, r1
    5820:	605a      	str	r2, [r3, #4]
	
	
}
    5822:	46bd      	mov	sp, r7
    5824:	bd80      	pop	{r7, pc}
    5826:	46c0      	nop			; (mov r8, r8)
    5828:	400ff080 	.word	0x400ff080
    582c:	400ff000 	.word	0x400ff000

00005830 <phaseBC_>:

static void phaseBC_(void)
{	
    5830:	b580      	push	{r7, lr}
    5832:	af00      	add	r7, sp, #0
	AHI_ClrVal();//0
    5834:	4b15      	ldr	r3, [pc, #84]	; (588c <phaseBC_+0x5c>)
    5836:	4a15      	ldr	r2, [pc, #84]	; (588c <phaseBC_+0x5c>)
    5838:	6892      	ldr	r2, [r2, #8]
    583a:	2180      	movs	r1, #128	; 0x80
    583c:	0249      	lsls	r1, r1, #9
    583e:	430a      	orrs	r2, r1
    5840:	609a      	str	r2, [r3, #8]
	ALO_ClrVal();//0
    5842:	4b13      	ldr	r3, [pc, #76]	; (5890 <phaseBC_+0x60>)
    5844:	4a12      	ldr	r2, [pc, #72]	; (5890 <phaseBC_+0x60>)
    5846:	6892      	ldr	r2, [r2, #8]
    5848:	2120      	movs	r1, #32
    584a:	430a      	orrs	r2, r1
    584c:	609a      	str	r2, [r3, #8]
//	BHI_SetVal();//1
	BLO_ClrVal();//0
    584e:	4b0f      	ldr	r3, [pc, #60]	; (588c <phaseBC_+0x5c>)
    5850:	4a0e      	ldr	r2, [pc, #56]	; (588c <phaseBC_+0x5c>)
    5852:	6892      	ldr	r2, [r2, #8]
    5854:	2180      	movs	r1, #128	; 0x80
    5856:	05c9      	lsls	r1, r1, #23
    5858:	430a      	orrs	r2, r1
    585a:	609a      	str	r2, [r3, #8]
	CHI_ClrVal();//0
    585c:	4b0b      	ldr	r3, [pc, #44]	; (588c <phaseBC_+0x5c>)
    585e:	4a0b      	ldr	r2, [pc, #44]	; (588c <phaseBC_+0x5c>)
    5860:	6892      	ldr	r2, [r2, #8]
    5862:	2180      	movs	r1, #128	; 0x80
    5864:	02c9      	lsls	r1, r1, #11
    5866:	430a      	orrs	r2, r1
    5868:	609a      	str	r2, [r3, #8]
//	CLO_SetVal();//1
	
	BHI_SetVal();//1
    586a:	4b08      	ldr	r3, [pc, #32]	; (588c <phaseBC_+0x5c>)
    586c:	4a07      	ldr	r2, [pc, #28]	; (588c <phaseBC_+0x5c>)
    586e:	6852      	ldr	r2, [r2, #4]
    5870:	2180      	movs	r1, #128	; 0x80
    5872:	0289      	lsls	r1, r1, #10
    5874:	430a      	orrs	r2, r1
    5876:	605a      	str	r2, [r3, #4]
	CLO_SetVal();//1
    5878:	4b04      	ldr	r3, [pc, #16]	; (588c <phaseBC_+0x5c>)
    587a:	4a04      	ldr	r2, [pc, #16]	; (588c <phaseBC_+0x5c>)
    587c:	6852      	ldr	r2, [r2, #4]
    587e:	2180      	movs	r1, #128	; 0x80
    5880:	0609      	lsls	r1, r1, #24
    5882:	430a      	orrs	r2, r1
    5884:	605a      	str	r2, [r3, #4]
	
}
    5886:	46bd      	mov	sp, r7
    5888:	bd80      	pop	{r7, pc}
    588a:	46c0      	nop			; (mov r8, r8)
    588c:	400ff000 	.word	0x400ff000
    5890:	400ff080 	.word	0x400ff080

00005894 <phaseBA_>:

static void phaseBA_(void)
{		
    5894:	b580      	push	{r7, lr}
    5896:	af00      	add	r7, sp, #0
	AHI_ClrVal();//0
    5898:	4b15      	ldr	r3, [pc, #84]	; (58f0 <phaseBA_+0x5c>)
    589a:	4a15      	ldr	r2, [pc, #84]	; (58f0 <phaseBA_+0x5c>)
    589c:	6892      	ldr	r2, [r2, #8]
    589e:	2180      	movs	r1, #128	; 0x80
    58a0:	0249      	lsls	r1, r1, #9
    58a2:	430a      	orrs	r2, r1
    58a4:	609a      	str	r2, [r3, #8]
//	ALO_SetVal();//1
//	BHI_SetVal();//1
	BLO_ClrVal();//0
    58a6:	4b12      	ldr	r3, [pc, #72]	; (58f0 <phaseBA_+0x5c>)
    58a8:	4a11      	ldr	r2, [pc, #68]	; (58f0 <phaseBA_+0x5c>)
    58aa:	6892      	ldr	r2, [r2, #8]
    58ac:	2180      	movs	r1, #128	; 0x80
    58ae:	05c9      	lsls	r1, r1, #23
    58b0:	430a      	orrs	r2, r1
    58b2:	609a      	str	r2, [r3, #8]
	CHI_ClrVal();//0
    58b4:	4b0e      	ldr	r3, [pc, #56]	; (58f0 <phaseBA_+0x5c>)
    58b6:	4a0e      	ldr	r2, [pc, #56]	; (58f0 <phaseBA_+0x5c>)
    58b8:	6892      	ldr	r2, [r2, #8]
    58ba:	2180      	movs	r1, #128	; 0x80
    58bc:	02c9      	lsls	r1, r1, #11
    58be:	430a      	orrs	r2, r1
    58c0:	609a      	str	r2, [r3, #8]
	CLO_ClrVal();//0
    58c2:	4b0b      	ldr	r3, [pc, #44]	; (58f0 <phaseBA_+0x5c>)
    58c4:	4a0a      	ldr	r2, [pc, #40]	; (58f0 <phaseBA_+0x5c>)
    58c6:	6892      	ldr	r2, [r2, #8]
    58c8:	2180      	movs	r1, #128	; 0x80
    58ca:	0609      	lsls	r1, r1, #24
    58cc:	430a      	orrs	r2, r1
    58ce:	609a      	str	r2, [r3, #8]
	
	ALO_SetVal();
    58d0:	4b08      	ldr	r3, [pc, #32]	; (58f4 <phaseBA_+0x60>)
    58d2:	4a08      	ldr	r2, [pc, #32]	; (58f4 <phaseBA_+0x60>)
    58d4:	6852      	ldr	r2, [r2, #4]
    58d6:	2120      	movs	r1, #32
    58d8:	430a      	orrs	r2, r1
    58da:	605a      	str	r2, [r3, #4]
	BHI_SetVal();
    58dc:	4b04      	ldr	r3, [pc, #16]	; (58f0 <phaseBA_+0x5c>)
    58de:	4a04      	ldr	r2, [pc, #16]	; (58f0 <phaseBA_+0x5c>)
    58e0:	6852      	ldr	r2, [r2, #4]
    58e2:	2180      	movs	r1, #128	; 0x80
    58e4:	0289      	lsls	r1, r1, #10
    58e6:	430a      	orrs	r2, r1
    58e8:	605a      	str	r2, [r3, #4]
}
    58ea:	46bd      	mov	sp, r7
    58ec:	bd80      	pop	{r7, pc}
    58ee:	46c0      	nop			; (mov r8, r8)
    58f0:	400ff000 	.word	0x400ff000
    58f4:	400ff080 	.word	0x400ff080

000058f8 <phaseCA_>:

static void phaseCA_(void)
{
    58f8:	b580      	push	{r7, lr}
    58fa:	af00      	add	r7, sp, #0
	AHI_ClrVal();//0
    58fc:	4b15      	ldr	r3, [pc, #84]	; (5954 <phaseCA_+0x5c>)
    58fe:	4a15      	ldr	r2, [pc, #84]	; (5954 <phaseCA_+0x5c>)
    5900:	6892      	ldr	r2, [r2, #8]
    5902:	2180      	movs	r1, #128	; 0x80
    5904:	0249      	lsls	r1, r1, #9
    5906:	430a      	orrs	r2, r1
    5908:	609a      	str	r2, [r3, #8]
//	ALO_SetVal();//1
	BHI_ClrVal();//0
    590a:	4b12      	ldr	r3, [pc, #72]	; (5954 <phaseCA_+0x5c>)
    590c:	4a11      	ldr	r2, [pc, #68]	; (5954 <phaseCA_+0x5c>)
    590e:	6892      	ldr	r2, [r2, #8]
    5910:	2180      	movs	r1, #128	; 0x80
    5912:	0289      	lsls	r1, r1, #10
    5914:	430a      	orrs	r2, r1
    5916:	609a      	str	r2, [r3, #8]
	BLO_ClrVal();//0
    5918:	4b0e      	ldr	r3, [pc, #56]	; (5954 <phaseCA_+0x5c>)
    591a:	4a0e      	ldr	r2, [pc, #56]	; (5954 <phaseCA_+0x5c>)
    591c:	6892      	ldr	r2, [r2, #8]
    591e:	2180      	movs	r1, #128	; 0x80
    5920:	05c9      	lsls	r1, r1, #23
    5922:	430a      	orrs	r2, r1
    5924:	609a      	str	r2, [r3, #8]
//	CHI_SetVal();//1
	CLO_ClrVal();//0
    5926:	4b0b      	ldr	r3, [pc, #44]	; (5954 <phaseCA_+0x5c>)
    5928:	4a0a      	ldr	r2, [pc, #40]	; (5954 <phaseCA_+0x5c>)
    592a:	6892      	ldr	r2, [r2, #8]
    592c:	2180      	movs	r1, #128	; 0x80
    592e:	0609      	lsls	r1, r1, #24
    5930:	430a      	orrs	r2, r1
    5932:	609a      	str	r2, [r3, #8]
	
	ALO_SetVal();//1
    5934:	4b08      	ldr	r3, [pc, #32]	; (5958 <phaseCA_+0x60>)
    5936:	4a08      	ldr	r2, [pc, #32]	; (5958 <phaseCA_+0x60>)
    5938:	6852      	ldr	r2, [r2, #4]
    593a:	2120      	movs	r1, #32
    593c:	430a      	orrs	r2, r1
    593e:	605a      	str	r2, [r3, #4]
	CHI_SetVal();//1
    5940:	4b04      	ldr	r3, [pc, #16]	; (5954 <phaseCA_+0x5c>)
    5942:	4a04      	ldr	r2, [pc, #16]	; (5954 <phaseCA_+0x5c>)
    5944:	6852      	ldr	r2, [r2, #4]
    5946:	2180      	movs	r1, #128	; 0x80
    5948:	02c9      	lsls	r1, r1, #11
    594a:	430a      	orrs	r2, r1
    594c:	605a      	str	r2, [r3, #4]
}
    594e:	46bd      	mov	sp, r7
    5950:	bd80      	pop	{r7, pc}
    5952:	46c0      	nop			; (mov r8, r8)
    5954:	400ff000 	.word	0x400ff000
    5958:	400ff080 	.word	0x400ff080

0000595c <phaseCB_>:

static void phaseCB_(void)
{
    595c:	b580      	push	{r7, lr}
    595e:	af00      	add	r7, sp, #0
	AHI_ClrVal();//0
    5960:	4b15      	ldr	r3, [pc, #84]	; (59b8 <phaseCB_+0x5c>)
    5962:	4a15      	ldr	r2, [pc, #84]	; (59b8 <phaseCB_+0x5c>)
    5964:	6892      	ldr	r2, [r2, #8]
    5966:	2180      	movs	r1, #128	; 0x80
    5968:	0249      	lsls	r1, r1, #9
    596a:	430a      	orrs	r2, r1
    596c:	609a      	str	r2, [r3, #8]
	ALO_ClrVal();//0
    596e:	4b13      	ldr	r3, [pc, #76]	; (59bc <phaseCB_+0x60>)
    5970:	4a12      	ldr	r2, [pc, #72]	; (59bc <phaseCB_+0x60>)
    5972:	6892      	ldr	r2, [r2, #8]
    5974:	2120      	movs	r1, #32
    5976:	430a      	orrs	r2, r1
    5978:	609a      	str	r2, [r3, #8]
	BHI_ClrVal();//0
    597a:	4b0f      	ldr	r3, [pc, #60]	; (59b8 <phaseCB_+0x5c>)
    597c:	4a0e      	ldr	r2, [pc, #56]	; (59b8 <phaseCB_+0x5c>)
    597e:	6892      	ldr	r2, [r2, #8]
    5980:	2180      	movs	r1, #128	; 0x80
    5982:	0289      	lsls	r1, r1, #10
    5984:	430a      	orrs	r2, r1
    5986:	609a      	str	r2, [r3, #8]
//	BLO_SetVal();//1
//	CHI_SetVal();//1
	CLO_ClrVal();//0
    5988:	4b0b      	ldr	r3, [pc, #44]	; (59b8 <phaseCB_+0x5c>)
    598a:	4a0b      	ldr	r2, [pc, #44]	; (59b8 <phaseCB_+0x5c>)
    598c:	6892      	ldr	r2, [r2, #8]
    598e:	2180      	movs	r1, #128	; 0x80
    5990:	0609      	lsls	r1, r1, #24
    5992:	430a      	orrs	r2, r1
    5994:	609a      	str	r2, [r3, #8]
	
	BLO_SetVal();//1
    5996:	4b08      	ldr	r3, [pc, #32]	; (59b8 <phaseCB_+0x5c>)
    5998:	4a07      	ldr	r2, [pc, #28]	; (59b8 <phaseCB_+0x5c>)
    599a:	6852      	ldr	r2, [r2, #4]
    599c:	2180      	movs	r1, #128	; 0x80
    599e:	05c9      	lsls	r1, r1, #23
    59a0:	430a      	orrs	r2, r1
    59a2:	605a      	str	r2, [r3, #4]
	CHI_SetVal();//1
    59a4:	4b04      	ldr	r3, [pc, #16]	; (59b8 <phaseCB_+0x5c>)
    59a6:	4a04      	ldr	r2, [pc, #16]	; (59b8 <phaseCB_+0x5c>)
    59a8:	6852      	ldr	r2, [r2, #4]
    59aa:	2180      	movs	r1, #128	; 0x80
    59ac:	02c9      	lsls	r1, r1, #11
    59ae:	430a      	orrs	r2, r1
    59b0:	605a      	str	r2, [r3, #4]
}
    59b2:	46bd      	mov	sp, r7
    59b4:	bd80      	pop	{r7, pc}
    59b6:	46c0      	nop			; (mov r8, r8)
    59b8:	400ff000 	.word	0x400ff000
    59bc:	400ff080 	.word	0x400ff080

000059c0 <reset_pre_driver>:

static void reset_pre_driver(void)
{
    59c0:	b580      	push	{r7, lr}
    59c2:	af00      	add	r7, sp, #0
	gpio_wr(GPIO2, RST_A4935, 0);
    59c4:	2001      	movs	r0, #1
    59c6:	2101      	movs	r1, #1
    59c8:	2200      	movs	r2, #0
    59ca:	f7fe fc37 	bl	423c <gpio_wr>
	delay(15);
    59ce:	200f      	movs	r0, #15
    59d0:	f000 f8ac 	bl	5b2c <delay>
	gpio_wr(GPIO2, RST_A4935, 1);
    59d4:	2001      	movs	r0, #1
    59d6:	2101      	movs	r1, #1
    59d8:	2201      	movs	r2, #1
    59da:	f7fe fc2f 	bl	423c <gpio_wr>
	delay(15000);
    59de:	4b03      	ldr	r3, [pc, #12]	; (59ec <reset_pre_driver+0x2c>)
    59e0:	1c18      	adds	r0, r3, #0
    59e2:	f000 f8a3 	bl	5b2c <delay>
}
    59e6:	46bd      	mov	sp, r7
    59e8:	bd80      	pop	{r7, pc}
    59ea:	46c0      	nop			; (mov r8, r8)
    59ec:	00003a98 	.word	0x00003a98

000059f0 <pre_driver_enable>:

static void pre_driver_enable(void)
{
    59f0:	b580      	push	{r7, lr}
    59f2:	af00      	add	r7, sp, #0
	gpio_wr(GPIO2, RST_A4935, 1);
    59f4:	2001      	movs	r0, #1
    59f6:	2101      	movs	r1, #1
    59f8:	2201      	movs	r2, #1
    59fa:	f7fe fc1f 	bl	423c <gpio_wr>
	gpio_wr(GPIO2, ESF      , 1);
    59fe:	2001      	movs	r0, #1
    5a00:	2100      	movs	r1, #0
    5a02:	2201      	movs	r2, #1
    5a04:	f7fe fc1a 	bl	423c <gpio_wr>
	gpio_wr(GPIO2, COAST    , 1);
    5a08:	2001      	movs	r0, #1
    5a0a:	2102      	movs	r1, #2
    5a0c:	2201      	movs	r2, #1
    5a0e:	f7fe fc15 	bl	423c <gpio_wr>
}
    5a12:	46bd      	mov	sp, r7
    5a14:	bd80      	pop	{r7, pc}
    5a16:	46c0      	nop			; (mov r8, r8)

00005a18 <pre_driver_disable>:

static void pre_driver_disable(void)
{
    5a18:	b580      	push	{r7, lr}
    5a1a:	af00      	add	r7, sp, #0
	gpio_wr(GPIO2, RST_A4935, 0);	
    5a1c:	2001      	movs	r0, #1
    5a1e:	2101      	movs	r1, #1
    5a20:	2200      	movs	r2, #0
    5a22:	f7fe fc0b 	bl	423c <gpio_wr>
	gpio_wr(GPIO2, ESF      , 0);
    5a26:	2001      	movs	r0, #1
    5a28:	2100      	movs	r1, #0
    5a2a:	2200      	movs	r2, #0
    5a2c:	f7fe fc06 	bl	423c <gpio_wr>
	gpio_wr(GPIO2, COAST    , 0);
    5a30:	2001      	movs	r0, #1
    5a32:	2102      	movs	r1, #2
    5a34:	2200      	movs	r2, #0
    5a36:	f7fe fc01 	bl	423c <gpio_wr>
}
    5a3a:	46bd      	mov	sp, r7
    5a3c:	bd80      	pop	{r7, pc}
    5a3e:	46c0      	nop			; (mov r8, r8)

00005a40 <motor_setPhase>:



void motor_setPhase(unsigned char phase,unsigned char direction)
{
    5a40:	b590      	push	{r4, r7, lr}
    5a42:	b083      	sub	sp, #12
    5a44:	af00      	add	r7, sp, #0
    5a46:	1c0a      	adds	r2, r1, #0
    5a48:	1dfb      	adds	r3, r7, #7
    5a4a:	1c01      	adds	r1, r0, #0
    5a4c:	7019      	strb	r1, [r3, #0]
    5a4e:	1dbb      	adds	r3, r7, #6
    5a50:	701a      	strb	r2, [r3, #0]
	//phase=phase%6;
	//if(phase >= 6) return;
	set_phase_func[direction][phase%6]();
    5a52:	1dbb      	adds	r3, r7, #6
    5a54:	781c      	ldrb	r4, [r3, #0]
    5a56:	1dfb      	adds	r3, r7, #7
    5a58:	781b      	ldrb	r3, [r3, #0]
    5a5a:	1c18      	adds	r0, r3, #0
    5a5c:	2106      	movs	r1, #6
    5a5e:	f7fa fd2f 	bl	4c0 <__aeabi_uidivmod>
    5a62:	1c0b      	adds	r3, r1, #0
    5a64:	b2db      	uxtb	r3, r3
    5a66:	1c19      	adds	r1, r3, #0
    5a68:	4a05      	ldr	r2, [pc, #20]	; (5a80 <motor_setPhase+0x40>)
    5a6a:	1c23      	adds	r3, r4, #0
    5a6c:	005b      	lsls	r3, r3, #1
    5a6e:	191b      	adds	r3, r3, r4
    5a70:	005b      	lsls	r3, r3, #1
    5a72:	185b      	adds	r3, r3, r1
    5a74:	009b      	lsls	r3, r3, #2
    5a76:	589b      	ldr	r3, [r3, r2]
    5a78:	4798      	blx	r3
}
    5a7a:	46bd      	mov	sp, r7
    5a7c:	b003      	add	sp, #12
    5a7e:	bd90      	pop	{r4, r7, pc}
    5a80:	000085c8 	.word	0x000085c8

00005a84 <motor_disable>:
{
	set_discharge_func[direction][phase%6]();
}

void motor_disable(void)
{
    5a84:	b580      	push	{r7, lr}
    5a86:	af00      	add	r7, sp, #0
	pre_driver_disable();
    5a88:	f7ff ffc6 	bl	5a18 <pre_driver_disable>
	pwm_clear_duty_cycle();
    5a8c:	f7fe facc 	bl	4028 <pwm_clear_duty_cycle>
	timer_pwm_disable();
    5a90:	f7fe fa98 	bl	3fc4 <timer_pwm_disable>
}
    5a94:	46bd      	mov	sp, r7
    5a96:	bd80      	pop	{r7, pc}

00005a98 <motor_enable>:

void motor_enable(void)
{
    5a98:	b580      	push	{r7, lr}
    5a9a:	af00      	add	r7, sp, #0
	timer_pwm_enable();
    5a9c:	f7fe fa86 	bl	3fac <timer_pwm_enable>
	reset_pre_driver();
    5aa0:	f7ff ff8e 	bl	59c0 <reset_pre_driver>
	pre_driver_enable();
    5aa4:	f7ff ffa4 	bl	59f0 <pre_driver_enable>
}
    5aa8:	46bd      	mov	sp, r7
    5aaa:	bd80      	pop	{r7, pc}

00005aac <motor_setDutyCycle>:

//dutyCycle: 0~32768
void motor_setDutyCycle(uint16 dutyCycle)
{
    5aac:	b580      	push	{r7, lr}
    5aae:	b082      	sub	sp, #8
    5ab0:	af00      	add	r7, sp, #0
    5ab2:	1c02      	adds	r2, r0, #0
    5ab4:	1dbb      	adds	r3, r7, #6
    5ab6:	801a      	strh	r2, [r3, #0]
	pwm_set_duty_cycle(dutyCycle);
    5ab8:	1dbb      	adds	r3, r7, #6
    5aba:	881b      	ldrh	r3, [r3, #0]
    5abc:	1c18      	adds	r0, r3, #0
    5abe:	f7fe fa93 	bl	3fe8 <pwm_set_duty_cycle>
}
    5ac2:	46bd      	mov	sp, r7
    5ac4:	b002      	add	sp, #8
    5ac6:	bd80      	pop	{r7, pc}

00005ac8 <motor_setAlign>:

void motor_setAlign(void)
{
    5ac8:	b580      	push	{r7, lr}
    5aca:	af00      	add	r7, sp, #0
//	AHI_SetVal();//1
	BLO_ClrVal();//0
    5acc:	4b15      	ldr	r3, [pc, #84]	; (5b24 <motor_setAlign+0x5c>)
    5ace:	4a15      	ldr	r2, [pc, #84]	; (5b24 <motor_setAlign+0x5c>)
    5ad0:	6892      	ldr	r2, [r2, #8]
    5ad2:	2180      	movs	r1, #128	; 0x80
    5ad4:	05c9      	lsls	r1, r1, #23
    5ad6:	430a      	orrs	r2, r1
    5ad8:	609a      	str	r2, [r3, #8]
	AHI_ClrVal();//0
    5ada:	4b12      	ldr	r3, [pc, #72]	; (5b24 <motor_setAlign+0x5c>)
    5adc:	4a11      	ldr	r2, [pc, #68]	; (5b24 <motor_setAlign+0x5c>)
    5ade:	6892      	ldr	r2, [r2, #8]
    5ae0:	2180      	movs	r1, #128	; 0x80
    5ae2:	0249      	lsls	r1, r1, #9
    5ae4:	430a      	orrs	r2, r1
    5ae6:	609a      	str	r2, [r3, #8]
//	BLO_SetVal();//1
	CHI_ClrVal();//0
    5ae8:	4b0e      	ldr	r3, [pc, #56]	; (5b24 <motor_setAlign+0x5c>)
    5aea:	4a0e      	ldr	r2, [pc, #56]	; (5b24 <motor_setAlign+0x5c>)
    5aec:	6892      	ldr	r2, [r2, #8]
    5aee:	2180      	movs	r1, #128	; 0x80
    5af0:	02c9      	lsls	r1, r1, #11
    5af2:	430a      	orrs	r2, r1
    5af4:	609a      	str	r2, [r3, #8]
//	CLO_SetVal();//1
	
	BHI_SetVal();//1
    5af6:	4b0b      	ldr	r3, [pc, #44]	; (5b24 <motor_setAlign+0x5c>)
    5af8:	4a0a      	ldr	r2, [pc, #40]	; (5b24 <motor_setAlign+0x5c>)
    5afa:	6852      	ldr	r2, [r2, #4]
    5afc:	2180      	movs	r1, #128	; 0x80
    5afe:	0289      	lsls	r1, r1, #10
    5b00:	430a      	orrs	r2, r1
    5b02:	605a      	str	r2, [r3, #4]
	ALO_SetVal();//1
    5b04:	4b08      	ldr	r3, [pc, #32]	; (5b28 <motor_setAlign+0x60>)
    5b06:	4a08      	ldr	r2, [pc, #32]	; (5b28 <motor_setAlign+0x60>)
    5b08:	6852      	ldr	r2, [r2, #4]
    5b0a:	2120      	movs	r1, #32
    5b0c:	430a      	orrs	r2, r1
    5b0e:	605a      	str	r2, [r3, #4]
	CLO_SetVal();//1
    5b10:	4b04      	ldr	r3, [pc, #16]	; (5b24 <motor_setAlign+0x5c>)
    5b12:	4a04      	ldr	r2, [pc, #16]	; (5b24 <motor_setAlign+0x5c>)
    5b14:	6852      	ldr	r2, [r2, #4]
    5b16:	2180      	movs	r1, #128	; 0x80
    5b18:	0609      	lsls	r1, r1, #24
    5b1a:	430a      	orrs	r2, r1
    5b1c:	605a      	str	r2, [r3, #4]
}
    5b1e:	46bd      	mov	sp, r7
    5b20:	bd80      	pop	{r7, pc}
    5b22:	46c0      	nop			; (mov r8, r8)
    5b24:	400ff000 	.word	0x400ff000
    5b28:	400ff080 	.word	0x400ff080

00005b2c <delay>:
*       NULL
*       
*       2014/10/16
*************************************************************/
void delay(unsigned int x)
{
    5b2c:	b580      	push	{r7, lr}
    5b2e:	b084      	sub	sp, #16
    5b30:	af00      	add	r7, sp, #0
    5b32:	6078      	str	r0, [r7, #4]
	unsigned int i=0;
    5b34:	2300      	movs	r3, #0
    5b36:	60fb      	str	r3, [r7, #12]
	for(i=x;i>0;i--)
    5b38:	687b      	ldr	r3, [r7, #4]
    5b3a:	60fb      	str	r3, [r7, #12]
    5b3c:	e003      	b.n	5b46 <delay+0x1a>
		PE_NOP();   //0.25us
    5b3e:	46c0      	nop			; (mov r8, r8)
*       2014/10/16
*************************************************************/
void delay(unsigned int x)
{
	unsigned int i=0;
	for(i=x;i>0;i--)
    5b40:	68fb      	ldr	r3, [r7, #12]
    5b42:	3b01      	subs	r3, #1
    5b44:	60fb      	str	r3, [r7, #12]
    5b46:	68fb      	ldr	r3, [r7, #12]
    5b48:	2b00      	cmp	r3, #0
    5b4a:	d1f8      	bne.n	5b3e <delay+0x12>
		PE_NOP();   //0.25us
}
    5b4c:	46bd      	mov	sp, r7
    5b4e:	b004      	add	sp, #16
    5b50:	bd80      	pop	{r7, pc}
    5b52:	46c0      	nop			; (mov r8, r8)

00005b54 <getDCBusVolt>:
	return ret_val;
}

 //26V
uint16 getDCBusVolt(void)
{
    5b54:	b580      	push	{r7, lr}
    5b56:	af00      	add	r7, sp, #0
	return adc_rd(VBB_ADC_PORT);
    5b58:	2003      	movs	r0, #3
    5b5a:	f7fe fc83 	bl	4464 <adc_rd>
    5b5e:	1c03      	adds	r3, r0, #0
}
    5b60:	1c18      	adds	r0, r3, #0
    5b62:	46bd      	mov	sp, r7
    5b64:	bd80      	pop	{r7, pc}
    5b66:	46c0      	nop			; (mov r8, r8)

00005b68 <getCurrent>:

 //26V
uint16 getCurrent(void)
{
    5b68:	b580      	push	{r7, lr}
    5b6a:	af00      	add	r7, sp, #0
	return adc_rd(CURRENT_ADC_PORT);
    5b6c:	2004      	movs	r0, #4
    5b6e:	f7fe fc79 	bl	4464 <adc_rd>
    5b72:	1c03      	adds	r3, r0, #0
}
    5b74:	1c18      	adds	r0, r3, #0
    5b76:	46bd      	mov	sp, r7
    5b78:	bd80      	pop	{r7, pc}
    5b7a:	46c0      	nop			; (mov r8, r8)

00005b7c <getMCUTemper>:

//MCUAD
uint16 getMCUTemper(void)
{
    5b7c:	b580      	push	{r7, lr}
    5b7e:	af00      	add	r7, sp, #0
	return adc_rd(Temperatur_ADC_PORT);
    5b80:	2005      	movs	r0, #5
    5b82:	f7fe fc6f 	bl	4464 <adc_rd>
    5b86:	1c03      	adds	r3, r0, #0
}
    5b88:	1c18      	adds	r0, r3, #0
    5b8a:	46bd      	mov	sp, r7
    5b8c:	bd80      	pop	{r7, pc}
    5b8e:	46c0      	nop			; (mov r8, r8)

00005b90 <zeroCrossDetect>:

 //phase01
unsigned char zeroCrossDetect(unsigned char phase)
{
    5b90:	b580      	push	{r7, lr}
    5b92:	b08a      	sub	sp, #40	; 0x28
    5b94:	af00      	add	r7, sp, #0
    5b96:	1c02      	adds	r2, r0, #0
    5b98:	1dfb      	adds	r3, r7, #7
    5b9a:	701a      	strb	r2, [r3, #0]
	static unsigned char zcCounter=0;
	unsigned int curBEMFVolt = 0;
    5b9c:	2300      	movs	r3, #0
    5b9e:	627b      	str	r3, [r7, #36]	; 0x24
	unsigned int vsVolt = 0, centerVolt = 0, lowerLimit = 0, higherLimit = 0;
    5ba0:	2300      	movs	r3, #0
    5ba2:	61fb      	str	r3, [r7, #28]
    5ba4:	2300      	movs	r3, #0
    5ba6:	61bb      	str	r3, [r7, #24]
    5ba8:	2300      	movs	r3, #0
    5baa:	617b      	str	r3, [r7, #20]
    5bac:	2300      	movs	r3, #0
    5bae:	613b      	str	r3, [r7, #16]
	unsigned int offsetVolt=0;
    5bb0:	2300      	movs	r3, #0
    5bb2:	60fb      	str	r3, [r7, #12]

	unsigned char edgeRising = 0; 
    5bb4:	1c3b      	adds	r3, r7, #0
    5bb6:	330b      	adds	r3, #11
    5bb8:	2200      	movs	r2, #0
    5bba:	701a      	strb	r2, [r3, #0]
	unsigned char zcDetected = 0;
    5bbc:	1c3b      	adds	r3, r7, #0
    5bbe:	3323      	adds	r3, #35	; 0x23
    5bc0:	2200      	movs	r2, #0
    5bc2:	701a      	strb	r2, [r3, #0]
	vsVolt = gVoltage&0xfff0;//
    5bc4:	4b63      	ldr	r3, [pc, #396]	; (5d54 <zeroCrossDetect+0x1c4>)
    5bc6:	681a      	ldr	r2, [r3, #0]
    5bc8:	4b63      	ldr	r3, [pc, #396]	; (5d58 <zeroCrossDetect+0x1c8>)
    5bca:	4013      	ands	r3, r2
    5bcc:	61fb      	str	r3, [r7, #28]
	centerVolt = vsVolt>>1;
    5bce:	69fb      	ldr	r3, [r7, #28]
    5bd0:	085b      	lsrs	r3, r3, #1
    5bd2:	61bb      	str	r3, [r7, #24]
	lowerLimit = vsVolt/5; //test vsVolt>>2; // vsVolt/5;
    5bd4:	69fb      	ldr	r3, [r7, #28]
    5bd6:	1c18      	adds	r0, r3, #0
    5bd8:	2105      	movs	r1, #5
    5bda:	f7fa fc2d 	bl	438 <__aeabi_uidiv>
    5bde:	1c03      	adds	r3, r0, #0
    5be0:	617b      	str	r3, [r7, #20]
	higherLimit = vsVolt-lowerLimit; // vsVolt*4/5;
    5be2:	69fa      	ldr	r2, [r7, #28]
    5be4:	697b      	ldr	r3, [r7, #20]
    5be6:	1ad3      	subs	r3, r2, r3
    5be8:	613b      	str	r3, [r7, #16]
	if(0 == gMotorPara.direction)
    5bea:	4b5c      	ldr	r3, [pc, #368]	; (5d5c <zeroCrossDetect+0x1cc>)
    5bec:	785b      	ldrb	r3, [r3, #1]
    5bee:	2b00      	cmp	r3, #0
    5bf0:	d124      	bne.n	5c3c <zeroCrossDetect+0xac>
	{
		switch(phase)
    5bf2:	1dfb      	adds	r3, r7, #7
    5bf4:	781b      	ldrb	r3, [r3, #0]
    5bf6:	2b05      	cmp	r3, #5
    5bf8:	d843      	bhi.n	5c82 <zeroCrossDetect+0xf2>
    5bfa:	2201      	movs	r2, #1
    5bfc:	1c11      	adds	r1, r2, #0
    5bfe:	4099      	lsls	r1, r3
    5c00:	1c0b      	adds	r3, r1, #0
    5c02:	2224      	movs	r2, #36	; 0x24
    5c04:	401a      	ands	r2, r3
    5c06:	d106      	bne.n	5c16 <zeroCrossDetect+0x86>
    5c08:	2212      	movs	r2, #18
    5c0a:	401a      	ands	r2, r3
    5c0c:	d109      	bne.n	5c22 <zeroCrossDetect+0x92>
    5c0e:	2209      	movs	r2, #9
    5c10:	4013      	ands	r3, r2
    5c12:	d10c      	bne.n	5c2e <zeroCrossDetect+0x9e>
    5c14:	e035      	b.n	5c82 <zeroCrossDetect+0xf2>
		{
			case 2:
			case 5:
				curBEMFVolt = adc_rd(BEMF_A);		//BEMF_A
    5c16:	2000      	movs	r0, #0
    5c18:	f7fe fc24 	bl	4464 <adc_rd>
    5c1c:	1c03      	adds	r3, r0, #0
    5c1e:	627b      	str	r3, [r7, #36]	; 0x24
				break;
    5c20:	e02f      	b.n	5c82 <zeroCrossDetect+0xf2>
			case 1:
			case 4:
				curBEMFVolt = adc_rd(BEMF_B);		//BEMF_B
    5c22:	2001      	movs	r0, #1
    5c24:	f7fe fc1e 	bl	4464 <adc_rd>
    5c28:	1c03      	adds	r3, r0, #0
    5c2a:	627b      	str	r3, [r7, #36]	; 0x24
				break;
    5c2c:	e029      	b.n	5c82 <zeroCrossDetect+0xf2>
			case 0:
			case 3:
				curBEMFVolt = adc_rd(BEMF_C);		//BEMF_C
    5c2e:	2002      	movs	r0, #2
    5c30:	f7fe fc18 	bl	4464 <adc_rd>
    5c34:	1c03      	adds	r3, r0, #0
    5c36:	627b      	str	r3, [r7, #36]	; 0x24
				break;		
    5c38:	46c0      	nop			; (mov r8, r8)
    5c3a:	e022      	b.n	5c82 <zeroCrossDetect+0xf2>
		}
	}
	else
	{
		switch(phase)
    5c3c:	1dfb      	adds	r3, r7, #7
    5c3e:	781b      	ldrb	r3, [r3, #0]
    5c40:	2b05      	cmp	r3, #5
    5c42:	d81e      	bhi.n	5c82 <zeroCrossDetect+0xf2>
    5c44:	2201      	movs	r2, #1
    5c46:	1c11      	adds	r1, r2, #0
    5c48:	4099      	lsls	r1, r3
    5c4a:	1c0b      	adds	r3, r1, #0
    5c4c:	2224      	movs	r2, #36	; 0x24
    5c4e:	401a      	ands	r2, r3
    5c50:	d111      	bne.n	5c76 <zeroCrossDetect+0xe6>
    5c52:	2212      	movs	r2, #18
    5c54:	401a      	ands	r2, r3
    5c56:	d108      	bne.n	5c6a <zeroCrossDetect+0xda>
    5c58:	2209      	movs	r2, #9
    5c5a:	4013      	ands	r3, r2
    5c5c:	d011      	beq.n	5c82 <zeroCrossDetect+0xf2>
		{
			case 0:
			case 3:
				curBEMFVolt = adc_rd(BEMF_A);		//BEMF_A
    5c5e:	2000      	movs	r0, #0
    5c60:	f7fe fc00 	bl	4464 <adc_rd>
    5c64:	1c03      	adds	r3, r0, #0
    5c66:	627b      	str	r3, [r7, #36]	; 0x24
				break;
    5c68:	e00b      	b.n	5c82 <zeroCrossDetect+0xf2>
			case 1:
			case 4:
				curBEMFVolt = adc_rd(BEMF_B);		//BEMF_B
    5c6a:	2001      	movs	r0, #1
    5c6c:	f7fe fbfa 	bl	4464 <adc_rd>
    5c70:	1c03      	adds	r3, r0, #0
    5c72:	627b      	str	r3, [r7, #36]	; 0x24
				break;
    5c74:	e005      	b.n	5c82 <zeroCrossDetect+0xf2>
			case 2:
			case 5:
				curBEMFVolt = adc_rd(BEMF_C);		//BEMF_C
    5c76:	2002      	movs	r0, #2
    5c78:	f7fe fbf4 	bl	4464 <adc_rd>
    5c7c:	1c03      	adds	r3, r0, #0
    5c7e:	627b      	str	r3, [r7, #36]	; 0x24
				break;
    5c80:	46c0      	nop			; (mov r8, r8)
		}
	}
	if((curBEMFVolt < higherLimit) && (curBEMFVolt > lowerLimit))
    5c82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    5c84:	693b      	ldr	r3, [r7, #16]
    5c86:	429a      	cmp	r2, r3
    5c88:	d259      	bcs.n	5d3e <zeroCrossDetect+0x1ae>
    5c8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    5c8c:	697b      	ldr	r3, [r7, #20]
    5c8e:	429a      	cmp	r2, r3
    5c90:	d955      	bls.n	5d3e <zeroCrossDetect+0x1ae>
	{
		//if(phase % 2 == 0) edgeRising = 0;
		//else edgeRising = 1;
		edgeRising = phase & 0x1;  //
    5c92:	1c3b      	adds	r3, r7, #0
    5c94:	330b      	adds	r3, #11
    5c96:	1dfa      	adds	r2, r7, #7
    5c98:	7811      	ldrb	r1, [r2, #0]
    5c9a:	2201      	movs	r2, #1
    5c9c:	400a      	ands	r2, r1
    5c9e:	701a      	strb	r2, [r3, #0]
		
		if(edgeRising)
    5ca0:	1c3b      	adds	r3, r7, #0
    5ca2:	330b      	adds	r3, #11
    5ca4:	781b      	ldrb	r3, [r3, #0]
    5ca6:	2b00      	cmp	r3, #0
    5ca8:	d024      	beq.n	5cf4 <zeroCrossDetect+0x164>
		{
			if(curBEMFVolt>(centerVolt-offsetVolt)) //tmp
    5caa:	69ba      	ldr	r2, [r7, #24]
    5cac:	68fb      	ldr	r3, [r7, #12]
    5cae:	1ad2      	subs	r2, r2, r3
    5cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    5cb2:	429a      	cmp	r2, r3
    5cb4:	d216      	bcs.n	5ce4 <zeroCrossDetect+0x154>
			{
				zcCounter++;
    5cb6:	4b2a      	ldr	r3, [pc, #168]	; (5d60 <zeroCrossDetect+0x1d0>)
    5cb8:	781b      	ldrb	r3, [r3, #0]
    5cba:	3301      	adds	r3, #1
    5cbc:	b2da      	uxtb	r2, r3
    5cbe:	4b28      	ldr	r3, [pc, #160]	; (5d60 <zeroCrossDetect+0x1d0>)
    5cc0:	701a      	strb	r2, [r3, #0]
				if(zcCounter>1)
    5cc2:	4b27      	ldr	r3, [pc, #156]	; (5d60 <zeroCrossDetect+0x1d0>)
    5cc4:	781b      	ldrb	r3, [r3, #0]
    5cc6:	2b01      	cmp	r3, #1
    5cc8:	d907      	bls.n	5cda <zeroCrossDetect+0x14a>
				{
					zcDetected = 1;
    5cca:	1c3b      	adds	r3, r7, #0
    5ccc:	3323      	adds	r3, #35	; 0x23
    5cce:	2201      	movs	r2, #1
    5cd0:	701a      	strb	r2, [r3, #0]
					zcCounter=0;
    5cd2:	4b23      	ldr	r3, [pc, #140]	; (5d60 <zeroCrossDetect+0x1d0>)
    5cd4:	2200      	movs	r2, #0
    5cd6:	701a      	strb	r2, [r3, #0]
	{
		//if(phase % 2 == 0) edgeRising = 0;
		//else edgeRising = 1;
		edgeRising = phase & 0x1;  //
		
		if(edgeRising)
    5cd8:	e034      	b.n	5d44 <zeroCrossDetect+0x1b4>
				{
					zcDetected = 1;
					zcCounter=0;
				}
				else
					zcDetected = 0;
    5cda:	1c3b      	adds	r3, r7, #0
    5cdc:	3323      	adds	r3, #35	; 0x23
    5cde:	2200      	movs	r2, #0
    5ce0:	701a      	strb	r2, [r3, #0]
	{
		//if(phase % 2 == 0) edgeRising = 0;
		//else edgeRising = 1;
		edgeRising = phase & 0x1;  //
		
		if(edgeRising)
    5ce2:	e02f      	b.n	5d44 <zeroCrossDetect+0x1b4>
				else
					zcDetected = 0;
			}
			else
			{
				zcCounter=0;
    5ce4:	4b1e      	ldr	r3, [pc, #120]	; (5d60 <zeroCrossDetect+0x1d0>)
    5ce6:	2200      	movs	r2, #0
    5ce8:	701a      	strb	r2, [r3, #0]
				zcDetected = 0;
    5cea:	1c3b      	adds	r3, r7, #0
    5cec:	3323      	adds	r3, #35	; 0x23
    5cee:	2200      	movs	r2, #0
    5cf0:	701a      	strb	r2, [r3, #0]
	{
		//if(phase % 2 == 0) edgeRising = 0;
		//else edgeRising = 1;
		edgeRising = phase & 0x1;  //
		
		if(edgeRising)
    5cf2:	e027      	b.n	5d44 <zeroCrossDetect+0x1b4>
				zcDetected = 0;
			}
		}
		else
		{
			if(curBEMFVolt<(centerVolt+offsetVolt))		//tmp
    5cf4:	69ba      	ldr	r2, [r7, #24]
    5cf6:	68fb      	ldr	r3, [r7, #12]
    5cf8:	18d2      	adds	r2, r2, r3
    5cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    5cfc:	429a      	cmp	r2, r3
    5cfe:	d916      	bls.n	5d2e <zeroCrossDetect+0x19e>
			{
				zcCounter++;
    5d00:	4b17      	ldr	r3, [pc, #92]	; (5d60 <zeroCrossDetect+0x1d0>)
    5d02:	781b      	ldrb	r3, [r3, #0]
    5d04:	3301      	adds	r3, #1
    5d06:	b2da      	uxtb	r2, r3
    5d08:	4b15      	ldr	r3, [pc, #84]	; (5d60 <zeroCrossDetect+0x1d0>)
    5d0a:	701a      	strb	r2, [r3, #0]
				if(zcCounter>1)
    5d0c:	4b14      	ldr	r3, [pc, #80]	; (5d60 <zeroCrossDetect+0x1d0>)
    5d0e:	781b      	ldrb	r3, [r3, #0]
    5d10:	2b01      	cmp	r3, #1
    5d12:	d907      	bls.n	5d24 <zeroCrossDetect+0x194>
				{
					zcDetected = 1;
    5d14:	1c3b      	adds	r3, r7, #0
    5d16:	3323      	adds	r3, #35	; 0x23
    5d18:	2201      	movs	r2, #1
    5d1a:	701a      	strb	r2, [r3, #0]
					zcCounter=0;
    5d1c:	4b10      	ldr	r3, [pc, #64]	; (5d60 <zeroCrossDetect+0x1d0>)
    5d1e:	2200      	movs	r2, #0
    5d20:	701a      	strb	r2, [r3, #0]
	{
		//if(phase % 2 == 0) edgeRising = 0;
		//else edgeRising = 1;
		edgeRising = phase & 0x1;  //
		
		if(edgeRising)
    5d22:	e00f      	b.n	5d44 <zeroCrossDetect+0x1b4>
				{
					zcDetected = 1;
					zcCounter=0;
				}	
				else
					zcDetected = 0;
    5d24:	1c3b      	adds	r3, r7, #0
    5d26:	3323      	adds	r3, #35	; 0x23
    5d28:	2200      	movs	r2, #0
    5d2a:	701a      	strb	r2, [r3, #0]
	{
		//if(phase % 2 == 0) edgeRising = 0;
		//else edgeRising = 1;
		edgeRising = phase & 0x1;  //
		
		if(edgeRising)
    5d2c:	e00a      	b.n	5d44 <zeroCrossDetect+0x1b4>
				else
					zcDetected = 0;
			}
			else
			{
				zcCounter=0;
    5d2e:	4b0c      	ldr	r3, [pc, #48]	; (5d60 <zeroCrossDetect+0x1d0>)
    5d30:	2200      	movs	r2, #0
    5d32:	701a      	strb	r2, [r3, #0]
				zcDetected = 0;
    5d34:	1c3b      	adds	r3, r7, #0
    5d36:	3323      	adds	r3, #35	; 0x23
    5d38:	2200      	movs	r2, #0
    5d3a:	701a      	strb	r2, [r3, #0]
	{
		//if(phase % 2 == 0) edgeRising = 0;
		//else edgeRising = 1;
		edgeRising = phase & 0x1;  //
		
		if(edgeRising)
    5d3c:	e002      	b.n	5d44 <zeroCrossDetect+0x1b4>
			}
		}
	}
	else
	{
		zcCounter=0;
    5d3e:	4b08      	ldr	r3, [pc, #32]	; (5d60 <zeroCrossDetect+0x1d0>)
    5d40:	2200      	movs	r2, #0
    5d42:	701a      	strb	r2, [r3, #0]
	}
	return zcDetected;	
    5d44:	1c3b      	adds	r3, r7, #0
    5d46:	3323      	adds	r3, #35	; 0x23
    5d48:	781b      	ldrb	r3, [r3, #0]
}
    5d4a:	1c18      	adds	r0, r3, #0
    5d4c:	46bd      	mov	sp, r7
    5d4e:	b00a      	add	sp, #40	; 0x28
    5d50:	bd80      	pop	{r7, pc}
    5d52:	46c0      	nop			; (mov r8, r8)
    5d54:	1ffff184 	.word	0x1ffff184
    5d58:	0000fff0 	.word	0x0000fff0
    5d5c:	1ffff338 	.word	0x1ffff338
    5d60:	1ffff154 	.word	0x1ffff154

00005d64 <T1CntToSpeed>:

unsigned int T1CntToSpeed(unsigned long int sumPeriod)
{
    5d64:	b580      	push	{r7, lr}
    5d66:	b082      	sub	sp, #8
    5d68:	af00      	add	r7, sp, #0
    5d6a:	6078      	str	r0, [r7, #4]
	return (sumPeriod == 0) ? 0 : (60000/(sumPeriod*T1TICK_TO_MS_COEFF));   // 60s/time
    5d6c:	687b      	ldr	r3, [r7, #4]
    5d6e:	2b00      	cmp	r3, #0
    5d70:	d012      	beq.n	5d98 <T1CntToSpeed+0x34>
    5d72:	6878      	ldr	r0, [r7, #4]
    5d74:	f7fb fb7e 	bl	1474 <__aeabi_ui2f>
    5d78:	1c03      	adds	r3, r0, #0
    5d7a:	1c18      	adds	r0, r3, #0
    5d7c:	4909      	ldr	r1, [pc, #36]	; (5da4 <T1CntToSpeed+0x40>)
    5d7e:	f7fa ffff 	bl	d80 <__aeabi_fmul>
    5d82:	1c03      	adds	r3, r0, #0
    5d84:	4808      	ldr	r0, [pc, #32]	; (5da8 <T1CntToSpeed+0x44>)
    5d86:	1c19      	adds	r1, r3, #0
    5d88:	f7fa fe08 	bl	99c <__aeabi_fdiv>
    5d8c:	1c03      	adds	r3, r0, #0
    5d8e:	1c18      	adds	r0, r3, #0
    5d90:	f7fa fc1a 	bl	5c8 <__aeabi_f2uiz>
    5d94:	1c03      	adds	r3, r0, #0
    5d96:	e000      	b.n	5d9a <T1CntToSpeed+0x36>
    5d98:	2300      	movs	r3, #0
}
    5d9a:	1c18      	adds	r0, r3, #0
    5d9c:	46bd      	mov	sp, r7
    5d9e:	b002      	add	sp, #8
    5da0:	bd80      	pop	{r7, pc}
    5da2:	46c0      	nop			; (mov r8, r8)
    5da4:	382ec33e 	.word	0x382ec33e
    5da8:	476a6000 	.word	0x476a6000

00005dac <getCurSpeed>:
}
#endif

 //242424
unsigned int getCurSpeed(void)
{
    5dac:	b580      	push	{r7, lr}
    5dae:	b082      	sub	sp, #8
    5db0:	af00      	add	r7, sp, #0
	unsigned long int sumPeriod = 0;
    5db2:	2300      	movs	r3, #0
    5db4:	607b      	str	r3, [r7, #4]
	unsigned char i = 0;
    5db6:	1cfb      	adds	r3, r7, #3
    5db8:	2200      	movs	r2, #0
    5dba:	701a      	strb	r2, [r3, #0]
	
	for(i = 0; i < 24;i++)
    5dbc:	1cfb      	adds	r3, r7, #3
    5dbe:	2200      	movs	r2, #0
    5dc0:	701a      	strb	r2, [r3, #0]
    5dc2:	e00c      	b.n	5dde <getCurSpeed+0x32>
		sumPeriod += gZCDetectPeriod[i];   //gZCDetectPeriod[]24
    5dc4:	1cfb      	adds	r3, r7, #3
    5dc6:	781a      	ldrb	r2, [r3, #0]
    5dc8:	4b0b      	ldr	r3, [pc, #44]	; (5df8 <getCurSpeed+0x4c>)
    5dca:	0092      	lsls	r2, r2, #2
    5dcc:	58d3      	ldr	r3, [r2, r3]
    5dce:	687a      	ldr	r2, [r7, #4]
    5dd0:	18d3      	adds	r3, r2, r3
    5dd2:	607b      	str	r3, [r7, #4]
unsigned int getCurSpeed(void)
{
	unsigned long int sumPeriod = 0;
	unsigned char i = 0;
	
	for(i = 0; i < 24;i++)
    5dd4:	1cfb      	adds	r3, r7, #3
    5dd6:	1cfa      	adds	r2, r7, #3
    5dd8:	7812      	ldrb	r2, [r2, #0]
    5dda:	3201      	adds	r2, #1
    5ddc:	701a      	strb	r2, [r3, #0]
    5dde:	1cfb      	adds	r3, r7, #3
    5de0:	781b      	ldrb	r3, [r3, #0]
    5de2:	2b17      	cmp	r3, #23
    5de4:	d9ee      	bls.n	5dc4 <getCurSpeed+0x18>
		sumPeriod += gZCDetectPeriod[i];   //gZCDetectPeriod[]24

	return T1CntToSpeed(sumPeriod);	
    5de6:	687b      	ldr	r3, [r7, #4]
    5de8:	1c18      	adds	r0, r3, #0
    5dea:	f7ff ffbb 	bl	5d64 <T1CntToSpeed>
    5dee:	1c03      	adds	r3, r0, #0
}
    5df0:	1c18      	adds	r0, r3, #0
    5df2:	46bd      	mov	sp, r7
    5df4:	b002      	add	sp, #8
    5df6:	bd80      	pop	{r7, pc}
    5df8:	1ffff358 	.word	0x1ffff358
    5dfc:	00000000 	.word	0x00000000

00005e00 <modifyDutyCycle>:
*       
*       2016/08/11
*************************************************************/

unsigned int modifyDutyCycle(unsigned int curSpeed, unsigned int targetSpeed, unsigned int dutyCycle) 
{
    5e00:	b5b0      	push	{r4, r5, r7, lr}
    5e02:	b088      	sub	sp, #32
    5e04:	af00      	add	r7, sp, #0
    5e06:	60f8      	str	r0, [r7, #12]
    5e08:	60b9      	str	r1, [r7, #8]
    5e0a:	607a      	str	r2, [r7, #4]
	static signed int pidE[3] = {0};  			//pidE[0],pidE[1],pidE[2]e(k), e(k-1), e(k-2)
	static signed int pidU[2] = {0};  			//pidU[0],pidU[1]u(k), u(k-1)
	static float  	  Fek[2]  = {0};			//Fek[0],Fek[1]fe(k),fe(k-1)
	unsigned int out;//
	int delta;
	float P=0;
    5e0c:	2300      	movs	r3, #0
    5e0e:	61bb      	str	r3, [r7, #24]
	float I=0;
    5e10:	2300      	movs	r3, #0
    5e12:	617b      	str	r3, [r7, #20]
	
    // pi	
    pidE[0] =  targetSpeed - curSpeed;
    5e14:	68ba      	ldr	r2, [r7, #8]
    5e16:	68fb      	ldr	r3, [r7, #12]
    5e18:	1ad3      	subs	r3, r2, r3
    5e1a:	1c1a      	adds	r2, r3, #0
    5e1c:	4be0      	ldr	r3, [pc, #896]	; (61a0 <modifyDutyCycle+0x3a0>)
    5e1e:	601a      	str	r2, [r3, #0]
    if(dutyCycle>=MAXDutyCycle)
    5e20:	687a      	ldr	r2, [r7, #4]
    5e22:	4be0      	ldr	r3, [pc, #896]	; (61a4 <modifyDutyCycle+0x3a4>)
    5e24:	429a      	cmp	r2, r3
    5e26:	d800      	bhi.n	5e2a <modifyDutyCycle+0x2a>
    5e28:	e0d3      	b.n	5fd2 <modifyDutyCycle+0x1d2>
    {
    	 if(pidE[0]>0)
    5e2a:	4bdd      	ldr	r3, [pc, #884]	; (61a0 <modifyDutyCycle+0x3a0>)
    5e2c:	681b      	ldr	r3, [r3, #0]
    5e2e:	2b00      	cmp	r3, #0
    5e30:	dd02      	ble.n	5e38 <modifyDutyCycle+0x38>
    	    out=dutyCycle;
    5e32:	687b      	ldr	r3, [r7, #4]
    5e34:	61fb      	str	r3, [r7, #28]
    5e36:	e28e      	b.n	6356 <modifyDutyCycle+0x556>
    	 else
    	 {
    		 if(abs(pidE[0])<=BLimit)
    5e38:	4bd9      	ldr	r3, [pc, #868]	; (61a0 <modifyDutyCycle+0x3a0>)
    5e3a:	681b      	ldr	r3, [r3, #0]
    5e3c:	17da      	asrs	r2, r3, #31
    5e3e:	189b      	adds	r3, r3, r2
    5e40:	4053      	eors	r3, r2
    5e42:	1c18      	adds	r0, r3, #0
    5e44:	f7fc fa76 	bl	2334 <__aeabi_i2d>
    5e48:	1c03      	adds	r3, r0, #0
    5e4a:	1c0c      	adds	r4, r1, #0
    5e4c:	1c18      	adds	r0, r3, #0
    5e4e:	1c21      	adds	r1, r4, #0
    5e50:	4bce      	ldr	r3, [pc, #824]	; (618c <modifyDutyCycle+0x38c>)
    5e52:	4acd      	ldr	r2, [pc, #820]	; (6188 <modifyDutyCycle+0x388>)
    5e54:	f7fa fb60 	bl	518 <__aeabi_dcmple>
    5e58:	1c03      	adds	r3, r0, #0
    5e5a:	2b00      	cmp	r3, #0
    5e5c:	d004      	beq.n	5e68 <modifyDutyCycle+0x68>
    	    	Fek[0]=1;
    5e5e:	4bd2      	ldr	r3, [pc, #840]	; (61a8 <modifyDutyCycle+0x3a8>)
    5e60:	22fe      	movs	r2, #254	; 0xfe
    5e62:	0592      	lsls	r2, r2, #22
    5e64:	601a      	str	r2, [r3, #0]
    5e66:	e035      	b.n	5ed4 <modifyDutyCycle+0xd4>
    		 else if(abs(pidE[0])<=(ALimit+BLimit))
    5e68:	4bcd      	ldr	r3, [pc, #820]	; (61a0 <modifyDutyCycle+0x3a0>)
    5e6a:	681b      	ldr	r3, [r3, #0]
    5e6c:	17da      	asrs	r2, r3, #31
    5e6e:	189b      	adds	r3, r3, r2
    5e70:	4053      	eors	r3, r2
    5e72:	1c18      	adds	r0, r3, #0
    5e74:	f7fc fa5e 	bl	2334 <__aeabi_i2d>
    5e78:	1c03      	adds	r3, r0, #0
    5e7a:	1c0c      	adds	r4, r1, #0
    5e7c:	1c18      	adds	r0, r3, #0
    5e7e:	1c21      	adds	r1, r4, #0
    5e80:	4ac3      	ldr	r2, [pc, #780]	; (6190 <modifyDutyCycle+0x390>)
    5e82:	4bc4      	ldr	r3, [pc, #784]	; (6194 <modifyDutyCycle+0x394>)
    5e84:	f7fa fb48 	bl	518 <__aeabi_dcmple>
    5e88:	1c03      	adds	r3, r0, #0
    5e8a:	2b00      	cmp	r3, #0
    5e8c:	d01f      	beq.n	5ece <modifyDutyCycle+0xce>
    	    	Fek[0]=(float)((ALimit+BLimit)-abs(pidE[0]))/ALimit;
    5e8e:	4bc4      	ldr	r3, [pc, #784]	; (61a0 <modifyDutyCycle+0x3a0>)
    5e90:	681b      	ldr	r3, [r3, #0]
    5e92:	17da      	asrs	r2, r3, #31
    5e94:	189b      	adds	r3, r3, r2
    5e96:	4053      	eors	r3, r2
    5e98:	1c18      	adds	r0, r3, #0
    5e9a:	f7fc fa4b 	bl	2334 <__aeabi_i2d>
    5e9e:	1c03      	adds	r3, r0, #0
    5ea0:	1c0c      	adds	r4, r1, #0
    5ea2:	48bb      	ldr	r0, [pc, #748]	; (6190 <modifyDutyCycle+0x390>)
    5ea4:	49bb      	ldr	r1, [pc, #748]	; (6194 <modifyDutyCycle+0x394>)
    5ea6:	1c1a      	adds	r2, r3, #0
    5ea8:	1c23      	adds	r3, r4, #0
    5eaa:	f7fb fec7 	bl	1c3c <__aeabi_dsub>
    5eae:	1c03      	adds	r3, r0, #0
    5eb0:	1c0c      	adds	r4, r1, #0
    5eb2:	1c18      	adds	r0, r3, #0
    5eb4:	1c21      	adds	r1, r4, #0
    5eb6:	f7fc facb 	bl	2450 <__aeabi_d2f>
    5eba:	1c03      	adds	r3, r0, #0
    5ebc:	1c18      	adds	r0, r3, #0
    5ebe:	49bb      	ldr	r1, [pc, #748]	; (61ac <modifyDutyCycle+0x3ac>)
    5ec0:	f7fa fd6c 	bl	99c <__aeabi_fdiv>
    5ec4:	1c03      	adds	r3, r0, #0
    5ec6:	1c1a      	adds	r2, r3, #0
    5ec8:	4bb7      	ldr	r3, [pc, #732]	; (61a8 <modifyDutyCycle+0x3a8>)
    5eca:	601a      	str	r2, [r3, #0]
    5ecc:	e002      	b.n	5ed4 <modifyDutyCycle+0xd4>
    		 else 
    	    	Fek[0]=0;
    5ece:	4bb6      	ldr	r3, [pc, #728]	; (61a8 <modifyDutyCycle+0x3a8>)
    5ed0:	2200      	movs	r2, #0
    5ed2:	601a      	str	r2, [r3, #0]
    	    			    	
    		 P=Kp*(pidE[0]-pidE[1]);
    5ed4:	4bb2      	ldr	r3, [pc, #712]	; (61a0 <modifyDutyCycle+0x3a0>)
    5ed6:	681a      	ldr	r2, [r3, #0]
    5ed8:	4bb1      	ldr	r3, [pc, #708]	; (61a0 <modifyDutyCycle+0x3a0>)
    5eda:	685b      	ldr	r3, [r3, #4]
    5edc:	1ad2      	subs	r2, r2, r3
    5ede:	1c13      	adds	r3, r2, #0
    5ee0:	009b      	lsls	r3, r3, #2
    5ee2:	189b      	adds	r3, r3, r2
    5ee4:	1c18      	adds	r0, r3, #0
    5ee6:	f7fb fa71 	bl	13cc <__aeabi_i2f>
    5eea:	1c03      	adds	r3, r0, #0
    5eec:	61bb      	str	r3, [r7, #24]
    		 I=Ki*(pidE[1]+Fek[0]*pidE[0]-Fek[1]*pidE[1]);
    5eee:	4bac      	ldr	r3, [pc, #688]	; (61a0 <modifyDutyCycle+0x3a0>)
    5ef0:	685b      	ldr	r3, [r3, #4]
    5ef2:	1c18      	adds	r0, r3, #0
    5ef4:	f7fb fa6a 	bl	13cc <__aeabi_i2f>
    5ef8:	1c04      	adds	r4, r0, #0
    5efa:	4bab      	ldr	r3, [pc, #684]	; (61a8 <modifyDutyCycle+0x3a8>)
    5efc:	681d      	ldr	r5, [r3, #0]
    5efe:	4ba8      	ldr	r3, [pc, #672]	; (61a0 <modifyDutyCycle+0x3a0>)
    5f00:	681b      	ldr	r3, [r3, #0]
    5f02:	1c18      	adds	r0, r3, #0
    5f04:	f7fb fa62 	bl	13cc <__aeabi_i2f>
    5f08:	1c03      	adds	r3, r0, #0
    5f0a:	1c28      	adds	r0, r5, #0
    5f0c:	1c19      	adds	r1, r3, #0
    5f0e:	f7fa ff37 	bl	d80 <__aeabi_fmul>
    5f12:	1c03      	adds	r3, r0, #0
    5f14:	1c20      	adds	r0, r4, #0
    5f16:	1c19      	adds	r1, r3, #0
    5f18:	f7fa fb6e 	bl	5f8 <__aeabi_fadd>
    5f1c:	1c03      	adds	r3, r0, #0
    5f1e:	1c1c      	adds	r4, r3, #0
    5f20:	4ba1      	ldr	r3, [pc, #644]	; (61a8 <modifyDutyCycle+0x3a8>)
    5f22:	685d      	ldr	r5, [r3, #4]
    5f24:	4b9e      	ldr	r3, [pc, #632]	; (61a0 <modifyDutyCycle+0x3a0>)
    5f26:	685b      	ldr	r3, [r3, #4]
    5f28:	1c18      	adds	r0, r3, #0
    5f2a:	f7fb fa4f 	bl	13cc <__aeabi_i2f>
    5f2e:	1c03      	adds	r3, r0, #0
    5f30:	1c28      	adds	r0, r5, #0
    5f32:	1c19      	adds	r1, r3, #0
    5f34:	f7fa ff24 	bl	d80 <__aeabi_fmul>
    5f38:	1c03      	adds	r3, r0, #0
    5f3a:	1c20      	adds	r0, r4, #0
    5f3c:	1c19      	adds	r1, r3, #0
    5f3e:	f7fb f84f 	bl	fe0 <__aeabi_fsub>
    5f42:	1c03      	adds	r3, r0, #0
    5f44:	1c18      	adds	r0, r3, #0
    5f46:	f7fc fa2f 	bl	23a8 <__aeabi_f2d>
    5f4a:	1c03      	adds	r3, r0, #0
    5f4c:	1c0c      	adds	r4, r1, #0
    5f4e:	1c18      	adds	r0, r3, #0
    5f50:	1c21      	adds	r1, r4, #0
    5f52:	4a91      	ldr	r2, [pc, #580]	; (6198 <modifyDutyCycle+0x398>)
    5f54:	4b91      	ldr	r3, [pc, #580]	; (619c <modifyDutyCycle+0x39c>)
    5f56:	f7fb fbff 	bl	1758 <__aeabi_dmul>
    5f5a:	1c03      	adds	r3, r0, #0
    5f5c:	1c0c      	adds	r4, r1, #0
    5f5e:	1c18      	adds	r0, r3, #0
    5f60:	1c21      	adds	r1, r4, #0
    5f62:	f7fc fa75 	bl	2450 <__aeabi_d2f>
    5f66:	1c03      	adds	r3, r0, #0
    5f68:	617b      	str	r3, [r7, #20]
    	     pidU[0]=(int)(P+I);
    5f6a:	69b8      	ldr	r0, [r7, #24]
    5f6c:	6979      	ldr	r1, [r7, #20]
    5f6e:	f7fa fb43 	bl	5f8 <__aeabi_fadd>
    5f72:	1c03      	adds	r3, r0, #0
    5f74:	1c18      	adds	r0, r3, #0
    5f76:	f7fb fa09 	bl	138c <__aeabi_f2iz>
    5f7a:	1c02      	adds	r2, r0, #0
    5f7c:	4b8c      	ldr	r3, [pc, #560]	; (61b0 <modifyDutyCycle+0x3b0>)
    5f7e:	601a      	str	r2, [r3, #0]
    	     if(pidU[0]>=UMAX)
    5f80:	4b8b      	ldr	r3, [pc, #556]	; (61b0 <modifyDutyCycle+0x3b0>)
    5f82:	681a      	ldr	r2, [r3, #0]
    5f84:	4b8b      	ldr	r3, [pc, #556]	; (61b4 <modifyDutyCycle+0x3b4>)
    5f86:	429a      	cmp	r2, r3
    5f88:	dd04      	ble.n	5f94 <modifyDutyCycle+0x194>
    	    	 pidU[0]=UMAX;
    5f8a:	4b89      	ldr	r3, [pc, #548]	; (61b0 <modifyDutyCycle+0x3b0>)
    5f8c:	22fa      	movs	r2, #250	; 0xfa
    5f8e:	0092      	lsls	r2, r2, #2
    5f90:	601a      	str	r2, [r3, #0]
    5f92:	e007      	b.n	5fa4 <modifyDutyCycle+0x1a4>
    	     else if(pidU[0]<=UMIN)
    5f94:	4b86      	ldr	r3, [pc, #536]	; (61b0 <modifyDutyCycle+0x3b0>)
    5f96:	681a      	ldr	r2, [r3, #0]
    5f98:	4b87      	ldr	r3, [pc, #540]	; (61b8 <modifyDutyCycle+0x3b8>)
    5f9a:	429a      	cmp	r2, r3
    5f9c:	da02      	bge.n	5fa4 <modifyDutyCycle+0x1a4>
    	    	 pidU[0]=UMIN;
    5f9e:	4b84      	ldr	r3, [pc, #528]	; (61b0 <modifyDutyCycle+0x3b0>)
    5fa0:	4a86      	ldr	r2, [pc, #536]	; (61bc <modifyDutyCycle+0x3bc>)
    5fa2:	601a      	str	r2, [r3, #0]
    	     delta=(int)pidU[0];
    5fa4:	4b82      	ldr	r3, [pc, #520]	; (61b0 <modifyDutyCycle+0x3b0>)
    5fa6:	681b      	ldr	r3, [r3, #0]
    5fa8:	613b      	str	r3, [r7, #16]
    	     if(delta<0)
    5faa:	693b      	ldr	r3, [r7, #16]
    5fac:	2b00      	cmp	r3, #0
    5fae:	da07      	bge.n	5fc0 <modifyDutyCycle+0x1c0>
    	    	out=dutyCycle-abs(delta);
    5fb0:	693b      	ldr	r3, [r7, #16]
    5fb2:	17da      	asrs	r2, r3, #31
    5fb4:	189b      	adds	r3, r3, r2
    5fb6:	4053      	eors	r3, r2
    5fb8:	687a      	ldr	r2, [r7, #4]
    5fba:	1ad3      	subs	r3, r2, r3
    5fbc:	61fb      	str	r3, [r7, #28]
    5fbe:	e1ca      	b.n	6356 <modifyDutyCycle+0x556>
    	     else if(delta>=0)
    5fc0:	693b      	ldr	r3, [r7, #16]
    5fc2:	2b00      	cmp	r3, #0
    5fc4:	da00      	bge.n	5fc8 <modifyDutyCycle+0x1c8>
    5fc6:	e1c6      	b.n	6356 <modifyDutyCycle+0x556>
    	    	out=dutyCycle+delta;
    5fc8:	693b      	ldr	r3, [r7, #16]
    5fca:	687a      	ldr	r2, [r7, #4]
    5fcc:	18d3      	adds	r3, r2, r3
    5fce:	61fb      	str	r3, [r7, #28]
    5fd0:	e1c1      	b.n	6356 <modifyDutyCycle+0x556>
    	 } 			
   }
   else if(dutyCycle<=MINDutyCycle)
    5fd2:	687a      	ldr	r2, [r7, #4]
    5fd4:	23fa      	movs	r3, #250	; 0xfa
    5fd6:	011b      	lsls	r3, r3, #4
    5fd8:	429a      	cmp	r2, r3
    5fda:	d900      	bls.n	5fde <modifyDutyCycle+0x1de>
    5fdc:	e0f0      	b.n	61c0 <modifyDutyCycle+0x3c0>
   {
	   if(pidE[0]<0)
    5fde:	4b70      	ldr	r3, [pc, #448]	; (61a0 <modifyDutyCycle+0x3a0>)
    5fe0:	681b      	ldr	r3, [r3, #0]
    5fe2:	2b00      	cmp	r3, #0
    5fe4:	da02      	bge.n	5fec <modifyDutyCycle+0x1ec>
		   out=dutyCycle;
    5fe6:	687b      	ldr	r3, [r7, #4]
    5fe8:	61fb      	str	r3, [r7, #28]
    5fea:	e1b4      	b.n	6356 <modifyDutyCycle+0x556>
	   else
    	 {
    	  	if(abs(pidE[0])<=BLimit)
    5fec:	4b6c      	ldr	r3, [pc, #432]	; (61a0 <modifyDutyCycle+0x3a0>)
    5fee:	681b      	ldr	r3, [r3, #0]
    5ff0:	17da      	asrs	r2, r3, #31
    5ff2:	189b      	adds	r3, r3, r2
    5ff4:	4053      	eors	r3, r2
    5ff6:	1c18      	adds	r0, r3, #0
    5ff8:	f7fc f99c 	bl	2334 <__aeabi_i2d>
    5ffc:	1c03      	adds	r3, r0, #0
    5ffe:	1c0c      	adds	r4, r1, #0
    6000:	1c18      	adds	r0, r3, #0
    6002:	1c21      	adds	r1, r4, #0
    6004:	4b61      	ldr	r3, [pc, #388]	; (618c <modifyDutyCycle+0x38c>)
    6006:	4a60      	ldr	r2, [pc, #384]	; (6188 <modifyDutyCycle+0x388>)
    6008:	f7fa fa86 	bl	518 <__aeabi_dcmple>
    600c:	1c03      	adds	r3, r0, #0
    600e:	2b00      	cmp	r3, #0
    6010:	d004      	beq.n	601c <modifyDutyCycle+0x21c>
    	    	Fek[0]=1;
    6012:	4b65      	ldr	r3, [pc, #404]	; (61a8 <modifyDutyCycle+0x3a8>)
    6014:	22fe      	movs	r2, #254	; 0xfe
    6016:	0592      	lsls	r2, r2, #22
    6018:	601a      	str	r2, [r3, #0]
    601a:	e035      	b.n	6088 <modifyDutyCycle+0x288>
    	  	else if(abs(pidE[0])<=(ALimit+BLimit))
    601c:	4b60      	ldr	r3, [pc, #384]	; (61a0 <modifyDutyCycle+0x3a0>)
    601e:	681b      	ldr	r3, [r3, #0]
    6020:	17da      	asrs	r2, r3, #31
    6022:	189b      	adds	r3, r3, r2
    6024:	4053      	eors	r3, r2
    6026:	1c18      	adds	r0, r3, #0
    6028:	f7fc f984 	bl	2334 <__aeabi_i2d>
    602c:	1c03      	adds	r3, r0, #0
    602e:	1c0c      	adds	r4, r1, #0
    6030:	1c18      	adds	r0, r3, #0
    6032:	1c21      	adds	r1, r4, #0
    6034:	4a56      	ldr	r2, [pc, #344]	; (6190 <modifyDutyCycle+0x390>)
    6036:	4b57      	ldr	r3, [pc, #348]	; (6194 <modifyDutyCycle+0x394>)
    6038:	f7fa fa6e 	bl	518 <__aeabi_dcmple>
    603c:	1c03      	adds	r3, r0, #0
    603e:	2b00      	cmp	r3, #0
    6040:	d01f      	beq.n	6082 <modifyDutyCycle+0x282>
    	    	Fek[0]=(float)((ALimit+BLimit)-abs(pidE[0]))/ALimit;
    6042:	4b57      	ldr	r3, [pc, #348]	; (61a0 <modifyDutyCycle+0x3a0>)
    6044:	681b      	ldr	r3, [r3, #0]
    6046:	17da      	asrs	r2, r3, #31
    6048:	189b      	adds	r3, r3, r2
    604a:	4053      	eors	r3, r2
    604c:	1c18      	adds	r0, r3, #0
    604e:	f7fc f971 	bl	2334 <__aeabi_i2d>
    6052:	1c03      	adds	r3, r0, #0
    6054:	1c0c      	adds	r4, r1, #0
    6056:	484e      	ldr	r0, [pc, #312]	; (6190 <modifyDutyCycle+0x390>)
    6058:	494e      	ldr	r1, [pc, #312]	; (6194 <modifyDutyCycle+0x394>)
    605a:	1c1a      	adds	r2, r3, #0
    605c:	1c23      	adds	r3, r4, #0
    605e:	f7fb fded 	bl	1c3c <__aeabi_dsub>
    6062:	1c03      	adds	r3, r0, #0
    6064:	1c0c      	adds	r4, r1, #0
    6066:	1c18      	adds	r0, r3, #0
    6068:	1c21      	adds	r1, r4, #0
    606a:	f7fc f9f1 	bl	2450 <__aeabi_d2f>
    606e:	1c03      	adds	r3, r0, #0
    6070:	1c18      	adds	r0, r3, #0
    6072:	494e      	ldr	r1, [pc, #312]	; (61ac <modifyDutyCycle+0x3ac>)
    6074:	f7fa fc92 	bl	99c <__aeabi_fdiv>
    6078:	1c03      	adds	r3, r0, #0
    607a:	1c1a      	adds	r2, r3, #0
    607c:	4b4a      	ldr	r3, [pc, #296]	; (61a8 <modifyDutyCycle+0x3a8>)
    607e:	601a      	str	r2, [r3, #0]
    6080:	e002      	b.n	6088 <modifyDutyCycle+0x288>
    	  	else 
    	    	Fek[0]=0;
    6082:	4b49      	ldr	r3, [pc, #292]	; (61a8 <modifyDutyCycle+0x3a8>)
    6084:	2200      	movs	r2, #0
    6086:	601a      	str	r2, [r3, #0]
    	  	P=Kp*(pidE[0]-pidE[1]);
    6088:	4b45      	ldr	r3, [pc, #276]	; (61a0 <modifyDutyCycle+0x3a0>)
    608a:	681a      	ldr	r2, [r3, #0]
    608c:	4b44      	ldr	r3, [pc, #272]	; (61a0 <modifyDutyCycle+0x3a0>)
    608e:	685b      	ldr	r3, [r3, #4]
    6090:	1ad2      	subs	r2, r2, r3
    6092:	1c13      	adds	r3, r2, #0
    6094:	009b      	lsls	r3, r3, #2
    6096:	189b      	adds	r3, r3, r2
    6098:	1c18      	adds	r0, r3, #0
    609a:	f7fb f997 	bl	13cc <__aeabi_i2f>
    609e:	1c03      	adds	r3, r0, #0
    60a0:	61bb      	str	r3, [r7, #24]
    	  	I=Ki*(pidE[1]+Fek[0]*pidE[0]-Fek[1]*pidE[1]);
    60a2:	4b3f      	ldr	r3, [pc, #252]	; (61a0 <modifyDutyCycle+0x3a0>)
    60a4:	685b      	ldr	r3, [r3, #4]
    60a6:	1c18      	adds	r0, r3, #0
    60a8:	f7fb f990 	bl	13cc <__aeabi_i2f>
    60ac:	1c04      	adds	r4, r0, #0
    60ae:	4b3e      	ldr	r3, [pc, #248]	; (61a8 <modifyDutyCycle+0x3a8>)
    60b0:	681d      	ldr	r5, [r3, #0]
    60b2:	4b3b      	ldr	r3, [pc, #236]	; (61a0 <modifyDutyCycle+0x3a0>)
    60b4:	681b      	ldr	r3, [r3, #0]
    60b6:	1c18      	adds	r0, r3, #0
    60b8:	f7fb f988 	bl	13cc <__aeabi_i2f>
    60bc:	1c03      	adds	r3, r0, #0
    60be:	1c28      	adds	r0, r5, #0
    60c0:	1c19      	adds	r1, r3, #0
    60c2:	f7fa fe5d 	bl	d80 <__aeabi_fmul>
    60c6:	1c03      	adds	r3, r0, #0
    60c8:	1c20      	adds	r0, r4, #0
    60ca:	1c19      	adds	r1, r3, #0
    60cc:	f7fa fa94 	bl	5f8 <__aeabi_fadd>
    60d0:	1c03      	adds	r3, r0, #0
    60d2:	1c1c      	adds	r4, r3, #0
    60d4:	4b34      	ldr	r3, [pc, #208]	; (61a8 <modifyDutyCycle+0x3a8>)
    60d6:	685d      	ldr	r5, [r3, #4]
    60d8:	4b31      	ldr	r3, [pc, #196]	; (61a0 <modifyDutyCycle+0x3a0>)
    60da:	685b      	ldr	r3, [r3, #4]
    60dc:	1c18      	adds	r0, r3, #0
    60de:	f7fb f975 	bl	13cc <__aeabi_i2f>
    60e2:	1c03      	adds	r3, r0, #0
    60e4:	1c28      	adds	r0, r5, #0
    60e6:	1c19      	adds	r1, r3, #0
    60e8:	f7fa fe4a 	bl	d80 <__aeabi_fmul>
    60ec:	1c03      	adds	r3, r0, #0
    60ee:	1c20      	adds	r0, r4, #0
    60f0:	1c19      	adds	r1, r3, #0
    60f2:	f7fa ff75 	bl	fe0 <__aeabi_fsub>
    60f6:	1c03      	adds	r3, r0, #0
    60f8:	1c18      	adds	r0, r3, #0
    60fa:	f7fc f955 	bl	23a8 <__aeabi_f2d>
    60fe:	1c03      	adds	r3, r0, #0
    6100:	1c0c      	adds	r4, r1, #0
    6102:	1c18      	adds	r0, r3, #0
    6104:	1c21      	adds	r1, r4, #0
    6106:	4a24      	ldr	r2, [pc, #144]	; (6198 <modifyDutyCycle+0x398>)
    6108:	4b24      	ldr	r3, [pc, #144]	; (619c <modifyDutyCycle+0x39c>)
    610a:	f7fb fb25 	bl	1758 <__aeabi_dmul>
    610e:	1c03      	adds	r3, r0, #0
    6110:	1c0c      	adds	r4, r1, #0
    6112:	1c18      	adds	r0, r3, #0
    6114:	1c21      	adds	r1, r4, #0
    6116:	f7fc f99b 	bl	2450 <__aeabi_d2f>
    611a:	1c03      	adds	r3, r0, #0
    611c:	617b      	str	r3, [r7, #20]
    	  	pidU[0]=(int)(P+I);
    611e:	69b8      	ldr	r0, [r7, #24]
    6120:	6979      	ldr	r1, [r7, #20]
    6122:	f7fa fa69 	bl	5f8 <__aeabi_fadd>
    6126:	1c03      	adds	r3, r0, #0
    6128:	1c18      	adds	r0, r3, #0
    612a:	f7fb f92f 	bl	138c <__aeabi_f2iz>
    612e:	1c02      	adds	r2, r0, #0
    6130:	4b1f      	ldr	r3, [pc, #124]	; (61b0 <modifyDutyCycle+0x3b0>)
    6132:	601a      	str	r2, [r3, #0]
    	  	if(pidU[0]>=UMAX)
    6134:	4b1e      	ldr	r3, [pc, #120]	; (61b0 <modifyDutyCycle+0x3b0>)
    6136:	681a      	ldr	r2, [r3, #0]
    6138:	4b1e      	ldr	r3, [pc, #120]	; (61b4 <modifyDutyCycle+0x3b4>)
    613a:	429a      	cmp	r2, r3
    613c:	dd04      	ble.n	6148 <modifyDutyCycle+0x348>
    	  		pidU[0]=UMAX;
    613e:	4b1c      	ldr	r3, [pc, #112]	; (61b0 <modifyDutyCycle+0x3b0>)
    6140:	22fa      	movs	r2, #250	; 0xfa
    6142:	0092      	lsls	r2, r2, #2
    6144:	601a      	str	r2, [r3, #0]
    6146:	e007      	b.n	6158 <modifyDutyCycle+0x358>
    	    else if(pidU[0]<=UMIN)
    6148:	4b19      	ldr	r3, [pc, #100]	; (61b0 <modifyDutyCycle+0x3b0>)
    614a:	681a      	ldr	r2, [r3, #0]
    614c:	4b1a      	ldr	r3, [pc, #104]	; (61b8 <modifyDutyCycle+0x3b8>)
    614e:	429a      	cmp	r2, r3
    6150:	da02      	bge.n	6158 <modifyDutyCycle+0x358>
    	    	pidU[0]=UMIN;
    6152:	4b17      	ldr	r3, [pc, #92]	; (61b0 <modifyDutyCycle+0x3b0>)
    6154:	4a19      	ldr	r2, [pc, #100]	; (61bc <modifyDutyCycle+0x3bc>)
    6156:	601a      	str	r2, [r3, #0]
    	  	delta=(int)pidU[0];
    6158:	4b15      	ldr	r3, [pc, #84]	; (61b0 <modifyDutyCycle+0x3b0>)
    615a:	681b      	ldr	r3, [r3, #0]
    615c:	613b      	str	r3, [r7, #16]
    	    if(delta<0)
    615e:	693b      	ldr	r3, [r7, #16]
    6160:	2b00      	cmp	r3, #0
    6162:	da07      	bge.n	6174 <modifyDutyCycle+0x374>
    	    	out=dutyCycle-abs(delta);
    6164:	693b      	ldr	r3, [r7, #16]
    6166:	17da      	asrs	r2, r3, #31
    6168:	189b      	adds	r3, r3, r2
    616a:	4053      	eors	r3, r2
    616c:	687a      	ldr	r2, [r7, #4]
    616e:	1ad3      	subs	r3, r2, r3
    6170:	61fb      	str	r3, [r7, #28]
    6172:	e0f0      	b.n	6356 <modifyDutyCycle+0x556>
    	    else if(delta>=0)
    6174:	693b      	ldr	r3, [r7, #16]
    6176:	2b00      	cmp	r3, #0
    6178:	da00      	bge.n	617c <modifyDutyCycle+0x37c>
    617a:	e0ec      	b.n	6356 <modifyDutyCycle+0x556>
    	    	out=dutyCycle+delta;
    617c:	693b      	ldr	r3, [r7, #16]
    617e:	687a      	ldr	r2, [r7, #4]
    6180:	18d3      	adds	r3, r2, r3
    6182:	61fb      	str	r3, [r7, #28]
    6184:	e0e7      	b.n	6356 <modifyDutyCycle+0x556>
    6186:	46c0      	nop			; (mov r8, r8)
    6188:	00000000 	.word	0x00000000
    618c:	4082c000 	.word	0x4082c000
    6190:	00000000 	.word	0x00000000
    6194:	409c2000 	.word	0x409c2000
    6198:	33333333 	.word	0x33333333
    619c:	3ffb3333 	.word	0x3ffb3333
    61a0:	1ffff138 	.word	0x1ffff138
    61a4:	00007fff 	.word	0x00007fff
    61a8:	1ffff144 	.word	0x1ffff144
    61ac:	44960000 	.word	0x44960000
    61b0:	1ffff14c 	.word	0x1ffff14c
    61b4:	000003e7 	.word	0x000003e7
    61b8:	fffffc19 	.word	0xfffffc19
    61bc:	fffffc18 	.word	0xfffffc18
    	   }
   }
   else
   {
	   if(abs(pidE[0])<=BLimit)
    61c0:	4b79      	ldr	r3, [pc, #484]	; (63a8 <modifyDutyCycle+0x5a8>)
    61c2:	681b      	ldr	r3, [r3, #0]
    61c4:	17da      	asrs	r2, r3, #31
    61c6:	189b      	adds	r3, r3, r2
    61c8:	4053      	eors	r3, r2
    61ca:	1c18      	adds	r0, r3, #0
    61cc:	f7fc f8b2 	bl	2334 <__aeabi_i2d>
    61d0:	1c03      	adds	r3, r0, #0
    61d2:	1c0c      	adds	r4, r1, #0
    61d4:	1c18      	adds	r0, r3, #0
    61d6:	1c21      	adds	r1, r4, #0
    61d8:	4b6e      	ldr	r3, [pc, #440]	; (6394 <modifyDutyCycle+0x594>)
    61da:	4a6d      	ldr	r2, [pc, #436]	; (6390 <modifyDutyCycle+0x590>)
    61dc:	f7fa f99c 	bl	518 <__aeabi_dcmple>
    61e0:	1c03      	adds	r3, r0, #0
    61e2:	2b00      	cmp	r3, #0
    61e4:	d004      	beq.n	61f0 <modifyDutyCycle+0x3f0>
		   Fek[0]=1;
    61e6:	4b71      	ldr	r3, [pc, #452]	; (63ac <modifyDutyCycle+0x5ac>)
    61e8:	22fe      	movs	r2, #254	; 0xfe
    61ea:	0592      	lsls	r2, r2, #22
    61ec:	601a      	str	r2, [r3, #0]
    61ee:	e035      	b.n	625c <modifyDutyCycle+0x45c>
	   else if(abs(pidE[0])<=(ALimit+BLimit))
    61f0:	4b6d      	ldr	r3, [pc, #436]	; (63a8 <modifyDutyCycle+0x5a8>)
    61f2:	681b      	ldr	r3, [r3, #0]
    61f4:	17da      	asrs	r2, r3, #31
    61f6:	189b      	adds	r3, r3, r2
    61f8:	4053      	eors	r3, r2
    61fa:	1c18      	adds	r0, r3, #0
    61fc:	f7fc f89a 	bl	2334 <__aeabi_i2d>
    6200:	1c03      	adds	r3, r0, #0
    6202:	1c0c      	adds	r4, r1, #0
    6204:	1c18      	adds	r0, r3, #0
    6206:	1c21      	adds	r1, r4, #0
    6208:	4a63      	ldr	r2, [pc, #396]	; (6398 <modifyDutyCycle+0x598>)
    620a:	4b64      	ldr	r3, [pc, #400]	; (639c <modifyDutyCycle+0x59c>)
    620c:	f7fa f984 	bl	518 <__aeabi_dcmple>
    6210:	1c03      	adds	r3, r0, #0
    6212:	2b00      	cmp	r3, #0
    6214:	d01f      	beq.n	6256 <modifyDutyCycle+0x456>
		   Fek[0]=(float)((ALimit+BLimit)-abs(pidE[0]))/ALimit;
    6216:	4b64      	ldr	r3, [pc, #400]	; (63a8 <modifyDutyCycle+0x5a8>)
    6218:	681b      	ldr	r3, [r3, #0]
    621a:	17da      	asrs	r2, r3, #31
    621c:	189b      	adds	r3, r3, r2
    621e:	4053      	eors	r3, r2
    6220:	1c18      	adds	r0, r3, #0
    6222:	f7fc f887 	bl	2334 <__aeabi_i2d>
    6226:	1c03      	adds	r3, r0, #0
    6228:	1c0c      	adds	r4, r1, #0
    622a:	485b      	ldr	r0, [pc, #364]	; (6398 <modifyDutyCycle+0x598>)
    622c:	495b      	ldr	r1, [pc, #364]	; (639c <modifyDutyCycle+0x59c>)
    622e:	1c1a      	adds	r2, r3, #0
    6230:	1c23      	adds	r3, r4, #0
    6232:	f7fb fd03 	bl	1c3c <__aeabi_dsub>
    6236:	1c03      	adds	r3, r0, #0
    6238:	1c0c      	adds	r4, r1, #0
    623a:	1c18      	adds	r0, r3, #0
    623c:	1c21      	adds	r1, r4, #0
    623e:	f7fc f907 	bl	2450 <__aeabi_d2f>
    6242:	1c03      	adds	r3, r0, #0
    6244:	1c18      	adds	r0, r3, #0
    6246:	495a      	ldr	r1, [pc, #360]	; (63b0 <modifyDutyCycle+0x5b0>)
    6248:	f7fa fba8 	bl	99c <__aeabi_fdiv>
    624c:	1c03      	adds	r3, r0, #0
    624e:	1c1a      	adds	r2, r3, #0
    6250:	4b56      	ldr	r3, [pc, #344]	; (63ac <modifyDutyCycle+0x5ac>)
    6252:	601a      	str	r2, [r3, #0]
    6254:	e002      	b.n	625c <modifyDutyCycle+0x45c>
	   else 
		   Fek[0]=0;
    6256:	4b55      	ldr	r3, [pc, #340]	; (63ac <modifyDutyCycle+0x5ac>)
    6258:	2200      	movs	r2, #0
    625a:	601a      	str	r2, [r3, #0]
	   P=Kp*(pidE[0]-pidE[1]);
    625c:	4b52      	ldr	r3, [pc, #328]	; (63a8 <modifyDutyCycle+0x5a8>)
    625e:	681a      	ldr	r2, [r3, #0]
    6260:	4b51      	ldr	r3, [pc, #324]	; (63a8 <modifyDutyCycle+0x5a8>)
    6262:	685b      	ldr	r3, [r3, #4]
    6264:	1ad2      	subs	r2, r2, r3
    6266:	1c13      	adds	r3, r2, #0
    6268:	009b      	lsls	r3, r3, #2
    626a:	189b      	adds	r3, r3, r2
    626c:	1c18      	adds	r0, r3, #0
    626e:	f7fb f8ad 	bl	13cc <__aeabi_i2f>
    6272:	1c03      	adds	r3, r0, #0
    6274:	61bb      	str	r3, [r7, #24]
	   I=Ki*(pidE[1]+Fek[0]*pidE[0]-Fek[1]*pidE[1]);
    6276:	4b4c      	ldr	r3, [pc, #304]	; (63a8 <modifyDutyCycle+0x5a8>)
    6278:	685b      	ldr	r3, [r3, #4]
    627a:	1c18      	adds	r0, r3, #0
    627c:	f7fb f8a6 	bl	13cc <__aeabi_i2f>
    6280:	1c04      	adds	r4, r0, #0
    6282:	4b4a      	ldr	r3, [pc, #296]	; (63ac <modifyDutyCycle+0x5ac>)
    6284:	681d      	ldr	r5, [r3, #0]
    6286:	4b48      	ldr	r3, [pc, #288]	; (63a8 <modifyDutyCycle+0x5a8>)
    6288:	681b      	ldr	r3, [r3, #0]
    628a:	1c18      	adds	r0, r3, #0
    628c:	f7fb f89e 	bl	13cc <__aeabi_i2f>
    6290:	1c03      	adds	r3, r0, #0
    6292:	1c28      	adds	r0, r5, #0
    6294:	1c19      	adds	r1, r3, #0
    6296:	f7fa fd73 	bl	d80 <__aeabi_fmul>
    629a:	1c03      	adds	r3, r0, #0
    629c:	1c20      	adds	r0, r4, #0
    629e:	1c19      	adds	r1, r3, #0
    62a0:	f7fa f9aa 	bl	5f8 <__aeabi_fadd>
    62a4:	1c03      	adds	r3, r0, #0
    62a6:	1c1c      	adds	r4, r3, #0
    62a8:	4b40      	ldr	r3, [pc, #256]	; (63ac <modifyDutyCycle+0x5ac>)
    62aa:	685d      	ldr	r5, [r3, #4]
    62ac:	4b3e      	ldr	r3, [pc, #248]	; (63a8 <modifyDutyCycle+0x5a8>)
    62ae:	685b      	ldr	r3, [r3, #4]
    62b0:	1c18      	adds	r0, r3, #0
    62b2:	f7fb f88b 	bl	13cc <__aeabi_i2f>
    62b6:	1c03      	adds	r3, r0, #0
    62b8:	1c28      	adds	r0, r5, #0
    62ba:	1c19      	adds	r1, r3, #0
    62bc:	f7fa fd60 	bl	d80 <__aeabi_fmul>
    62c0:	1c03      	adds	r3, r0, #0
    62c2:	1c20      	adds	r0, r4, #0
    62c4:	1c19      	adds	r1, r3, #0
    62c6:	f7fa fe8b 	bl	fe0 <__aeabi_fsub>
    62ca:	1c03      	adds	r3, r0, #0
    62cc:	1c18      	adds	r0, r3, #0
    62ce:	f7fc f86b 	bl	23a8 <__aeabi_f2d>
    62d2:	1c03      	adds	r3, r0, #0
    62d4:	1c0c      	adds	r4, r1, #0
    62d6:	1c18      	adds	r0, r3, #0
    62d8:	1c21      	adds	r1, r4, #0
    62da:	4a31      	ldr	r2, [pc, #196]	; (63a0 <modifyDutyCycle+0x5a0>)
    62dc:	4b31      	ldr	r3, [pc, #196]	; (63a4 <modifyDutyCycle+0x5a4>)
    62de:	f7fb fa3b 	bl	1758 <__aeabi_dmul>
    62e2:	1c03      	adds	r3, r0, #0
    62e4:	1c0c      	adds	r4, r1, #0
    62e6:	1c18      	adds	r0, r3, #0
    62e8:	1c21      	adds	r1, r4, #0
    62ea:	f7fc f8b1 	bl	2450 <__aeabi_d2f>
    62ee:	1c03      	adds	r3, r0, #0
    62f0:	617b      	str	r3, [r7, #20]
	   pidU[0]=(int)(P+I);
    62f2:	69b8      	ldr	r0, [r7, #24]
    62f4:	6979      	ldr	r1, [r7, #20]
    62f6:	f7fa f97f 	bl	5f8 <__aeabi_fadd>
    62fa:	1c03      	adds	r3, r0, #0
    62fc:	1c18      	adds	r0, r3, #0
    62fe:	f7fb f845 	bl	138c <__aeabi_f2iz>
    6302:	1c02      	adds	r2, r0, #0
    6304:	4b2b      	ldr	r3, [pc, #172]	; (63b4 <modifyDutyCycle+0x5b4>)
    6306:	601a      	str	r2, [r3, #0]
	   if(pidU[0]>=UMAX)
    6308:	4b2a      	ldr	r3, [pc, #168]	; (63b4 <modifyDutyCycle+0x5b4>)
    630a:	681a      	ldr	r2, [r3, #0]
    630c:	4b2a      	ldr	r3, [pc, #168]	; (63b8 <modifyDutyCycle+0x5b8>)
    630e:	429a      	cmp	r2, r3
    6310:	dd04      	ble.n	631c <modifyDutyCycle+0x51c>
		   pidU[0]=UMAX;
    6312:	4b28      	ldr	r3, [pc, #160]	; (63b4 <modifyDutyCycle+0x5b4>)
    6314:	22fa      	movs	r2, #250	; 0xfa
    6316:	0092      	lsls	r2, r2, #2
    6318:	601a      	str	r2, [r3, #0]
    631a:	e007      	b.n	632c <modifyDutyCycle+0x52c>
	   else if(pidU[0]<=UMIN)
    631c:	4b25      	ldr	r3, [pc, #148]	; (63b4 <modifyDutyCycle+0x5b4>)
    631e:	681a      	ldr	r2, [r3, #0]
    6320:	4b26      	ldr	r3, [pc, #152]	; (63bc <modifyDutyCycle+0x5bc>)
    6322:	429a      	cmp	r2, r3
    6324:	da02      	bge.n	632c <modifyDutyCycle+0x52c>
		   pidU[0]=UMIN;
    6326:	4b23      	ldr	r3, [pc, #140]	; (63b4 <modifyDutyCycle+0x5b4>)
    6328:	4a25      	ldr	r2, [pc, #148]	; (63c0 <modifyDutyCycle+0x5c0>)
    632a:	601a      	str	r2, [r3, #0]
	   delta=(int)pidU[0];
    632c:	4b21      	ldr	r3, [pc, #132]	; (63b4 <modifyDutyCycle+0x5b4>)
    632e:	681b      	ldr	r3, [r3, #0]
    6330:	613b      	str	r3, [r7, #16]
	   if(delta<0)
    6332:	693b      	ldr	r3, [r7, #16]
    6334:	2b00      	cmp	r3, #0
    6336:	da07      	bge.n	6348 <modifyDutyCycle+0x548>
		   out=dutyCycle-abs(delta);
    6338:	693b      	ldr	r3, [r7, #16]
    633a:	17da      	asrs	r2, r3, #31
    633c:	189b      	adds	r3, r3, r2
    633e:	4053      	eors	r3, r2
    6340:	687a      	ldr	r2, [r7, #4]
    6342:	1ad3      	subs	r3, r2, r3
    6344:	61fb      	str	r3, [r7, #28]
    6346:	e006      	b.n	6356 <modifyDutyCycle+0x556>
	   else if(delta>=0)
    6348:	693b      	ldr	r3, [r7, #16]
    634a:	2b00      	cmp	r3, #0
    634c:	db03      	blt.n	6356 <modifyDutyCycle+0x556>
		   out=dutyCycle+delta;
    634e:	693b      	ldr	r3, [r7, #16]
    6350:	687a      	ldr	r2, [r7, #4]
    6352:	18d3      	adds	r3, r2, r3
    6354:	61fb      	str	r3, [r7, #28]
    }
    	if(out>=MAXDutyCycle)
    6356:	69fa      	ldr	r2, [r7, #28]
    6358:	4b1a      	ldr	r3, [pc, #104]	; (63c4 <modifyDutyCycle+0x5c4>)
    635a:	429a      	cmp	r2, r3
    635c:	d903      	bls.n	6366 <modifyDutyCycle+0x566>
    		out=MAXDutyCycle;
    635e:	2380      	movs	r3, #128	; 0x80
    6360:	021b      	lsls	r3, r3, #8
    6362:	61fb      	str	r3, [r7, #28]
    6364:	e007      	b.n	6376 <modifyDutyCycle+0x576>
    	else if(out<=MINDutyCycle)
    6366:	69fa      	ldr	r2, [r7, #28]
    6368:	23fa      	movs	r3, #250	; 0xfa
    636a:	011b      	lsls	r3, r3, #4
    636c:	429a      	cmp	r2, r3
    636e:	d802      	bhi.n	6376 <modifyDutyCycle+0x576>
    		out=MINDutyCycle;
    6370:	23fa      	movs	r3, #250	; 0xfa
    6372:	011b      	lsls	r3, r3, #4
    6374:	61fb      	str	r3, [r7, #28]
    	pidE[1]=pidE[0];
    6376:	4b0c      	ldr	r3, [pc, #48]	; (63a8 <modifyDutyCycle+0x5a8>)
    6378:	681a      	ldr	r2, [r3, #0]
    637a:	4b0b      	ldr	r3, [pc, #44]	; (63a8 <modifyDutyCycle+0x5a8>)
    637c:	605a      	str	r2, [r3, #4]
    	Fek[1]=Fek[0];
    637e:	4b0b      	ldr	r3, [pc, #44]	; (63ac <modifyDutyCycle+0x5ac>)
    6380:	681a      	ldr	r2, [r3, #0]
    6382:	4b0a      	ldr	r3, [pc, #40]	; (63ac <modifyDutyCycle+0x5ac>)
    6384:	605a      	str	r2, [r3, #4]
    	return out;//	
    6386:	69fb      	ldr	r3, [r7, #28]
}
    6388:	1c18      	adds	r0, r3, #0
    638a:	46bd      	mov	sp, r7
    638c:	b008      	add	sp, #32
    638e:	bdb0      	pop	{r4, r5, r7, pc}
    6390:	00000000 	.word	0x00000000
    6394:	4082c000 	.word	0x4082c000
    6398:	00000000 	.word	0x00000000
    639c:	409c2000 	.word	0x409c2000
    63a0:	33333333 	.word	0x33333333
    63a4:	3ffb3333 	.word	0x3ffb3333
    63a8:	1ffff138 	.word	0x1ffff138
    63ac:	1ffff144 	.word	0x1ffff144
    63b0:	44960000 	.word	0x44960000
    63b4:	1ffff14c 	.word	0x1ffff14c
    63b8:	000003e7 	.word	0x000003e7
    63bc:	fffffc19 	.word	0xfffffc19
    63c0:	fffffc18 	.word	0xfffffc18
    63c4:	00007fff 	.word	0x00007fff

000063c8 <mcuMeasure>:
	
}
#endif

void mcuMeasure(void)
{
    63c8:	b580      	push	{r7, lr}
    63ca:	af00      	add	r7, sp, #0
	typedef  enum{ meas_null = 0, meas_busVolt, meas_busCurrent, meas_mcuTemper } meas_type;
	static meas_type meas = meas_busVolt;

	switch(meas)
    63cc:	4b19      	ldr	r3, [pc, #100]	; (6434 <mcuMeasure+0x6c>)
    63ce:	781b      	ldrb	r3, [r3, #0]
    63d0:	2b01      	cmp	r3, #1
    63d2:	d005      	beq.n	63e0 <mcuMeasure+0x18>
    63d4:	dd2a      	ble.n	642c <mcuMeasure+0x64>
    63d6:	2b02      	cmp	r3, #2
    63d8:	d00c      	beq.n	63f4 <mcuMeasure+0x2c>
    63da:	2b03      	cmp	r3, #3
    63dc:	d01b      	beq.n	6416 <mcuMeasure+0x4e>
    63de:	e026      	b.n	642e <mcuMeasure+0x66>
	{
	case meas_null:
		break;
	case meas_busVolt:
		gVoltage = getDCBusVolt();
    63e0:	f7ff fbb8 	bl	5b54 <getDCBusVolt>
    63e4:	1c03      	adds	r3, r0, #0
    63e6:	1c1a      	adds	r2, r3, #0
    63e8:	4b13      	ldr	r3, [pc, #76]	; (6438 <mcuMeasure+0x70>)
    63ea:	601a      	str	r2, [r3, #0]
		meas = meas_busCurrent;
    63ec:	4b11      	ldr	r3, [pc, #68]	; (6434 <mcuMeasure+0x6c>)
    63ee:	2202      	movs	r2, #2
    63f0:	701a      	strb	r2, [r3, #0]
		break;
    63f2:	e01c      	b.n	642e <mcuMeasure+0x66>
	case meas_busCurrent:
		gCurrent = getCurrent();
    63f4:	f7ff fbb8 	bl	5b68 <getCurrent>
    63f8:	1c03      	adds	r3, r0, #0
    63fa:	1c1a      	adds	r2, r3, #0
    63fc:	4b0f      	ldr	r3, [pc, #60]	; (643c <mcuMeasure+0x74>)
    63fe:	601a      	str	r2, [r3, #0]
		currBuff_Push(&gCurrentBuffer, gCurrent);
    6400:	4b0e      	ldr	r3, [pc, #56]	; (643c <mcuMeasure+0x74>)
    6402:	681b      	ldr	r3, [r3, #0]
    6404:	4a0e      	ldr	r2, [pc, #56]	; (6440 <mcuMeasure+0x78>)
    6406:	1c10      	adds	r0, r2, #0
    6408:	1c19      	adds	r1, r3, #0
    640a:	f000 fd5b 	bl	6ec4 <currBuff_Push>
		meas = meas_mcuTemper;
    640e:	4b09      	ldr	r3, [pc, #36]	; (6434 <mcuMeasure+0x6c>)
    6410:	2203      	movs	r2, #3
    6412:	701a      	strb	r2, [r3, #0]
		break;
    6414:	e00b      	b.n	642e <mcuMeasure+0x66>
	case meas_mcuTemper:
		gMCUTemper = getMCUTemper();
    6416:	f7ff fbb1 	bl	5b7c <getMCUTemper>
    641a:	1c03      	adds	r3, r0, #0
    641c:	1c1a      	adds	r2, r3, #0
    641e:	4b09      	ldr	r3, [pc, #36]	; (6444 <mcuMeasure+0x7c>)
    6420:	601a      	str	r2, [r3, #0]
		meas = meas_busVolt;
    6422:	4b04      	ldr	r3, [pc, #16]	; (6434 <mcuMeasure+0x6c>)
    6424:	2201      	movs	r2, #1
    6426:	701a      	strb	r2, [r3, #0]
		break;
    6428:	46c0      	nop			; (mov r8, r8)
    642a:	e000      	b.n	642e <mcuMeasure+0x66>
	static meas_type meas = meas_busVolt;

	switch(meas)
	{
	case meas_null:
		break;
    642c:	46c0      	nop			; (mov r8, r8)
		gMCUTemper = getMCUTemper();
		meas = meas_busVolt;
		break;
	}
	
}
    642e:	46bd      	mov	sp, r7
    6430:	bd80      	pop	{r7, pc}
    6432:	46c0      	nop			; (mov r8, r8)
    6434:	1ffff008 	.word	0x1ffff008
    6438:	1ffff184 	.word	0x1ffff184
    643c:	1ffff188 	.word	0x1ffff188
    6440:	1ffff1e4 	.word	0x1ffff1e4
    6444:	1ffff190 	.word	0x1ffff190

00006448 <overVoltage>:
}
#endif

//10
unsigned char overVoltage(void)
{
    6448:	b580      	push	{r7, lr}
    644a:	af00      	add	r7, sp, #0
	return ((gVoltage > MAX_VOLTAGE) ? 1 : 0);
    644c:	4b04      	ldr	r3, [pc, #16]	; (6460 <overVoltage+0x18>)
    644e:	681b      	ldr	r3, [r3, #0]
    6450:	4a04      	ldr	r2, [pc, #16]	; (6464 <overVoltage+0x1c>)
    6452:	429a      	cmp	r2, r3
    6454:	419b      	sbcs	r3, r3
    6456:	425b      	negs	r3, r3
    6458:	b2db      	uxtb	r3, r3
}
    645a:	1c18      	adds	r0, r3, #0
    645c:	46bd      	mov	sp, r7
    645e:	bd80      	pop	{r7, pc}
    6460:	1ffff184 	.word	0x1ffff184
    6464:	00000984 	.word	0x00000984

00006468 <underVoltage>:

unsigned char underVoltage(void)
{
    6468:	b580      	push	{r7, lr}
    646a:	af00      	add	r7, sp, #0
	return ((gVoltage < MIN_VOLTAGE) ? 1 : 0);
    646c:	4b04      	ldr	r3, [pc, #16]	; (6480 <underVoltage+0x18>)
    646e:	681a      	ldr	r2, [r3, #0]
    6470:	4904      	ldr	r1, [pc, #16]	; (6484 <underVoltage+0x1c>)
    6472:	2300      	movs	r3, #0
    6474:	4291      	cmp	r1, r2
    6476:	415b      	adcs	r3, r3
    6478:	b2db      	uxtb	r3, r3
}
    647a:	1c18      	adds	r0, r3, #0
    647c:	46bd      	mov	sp, r7
    647e:	bd80      	pop	{r7, pc}
    6480:	1ffff184 	.word	0x1ffff184
    6484:	00000559 	.word	0x00000559

00006488 <checkVoltage>:
//210
unsigned char checkVoltage(void)
{
    6488:	b580      	push	{r7, lr}
    648a:	af00      	add	r7, sp, #0
	static unsigned char over_voltage_counter=0;
	static unsigned char under_voltage_counter=0;
	if(overVoltage())
    648c:	f7ff ffdc 	bl	6448 <overVoltage>
    6490:	1c03      	adds	r3, r0, #0
    6492:	2b00      	cmp	r3, #0
    6494:	d01f      	beq.n	64d6 <checkVoltage+0x4e>
	{
		if(over_voltage_counter>5)over_voltage_counter=6;
    6496:	4b2a      	ldr	r3, [pc, #168]	; (6540 <checkVoltage+0xb8>)
    6498:	781b      	ldrb	r3, [r3, #0]
    649a:	2b05      	cmp	r3, #5
    649c:	d902      	bls.n	64a4 <checkVoltage+0x1c>
    649e:	4b28      	ldr	r3, [pc, #160]	; (6540 <checkVoltage+0xb8>)
    64a0:	2206      	movs	r2, #6
    64a2:	701a      	strb	r2, [r3, #0]
		if(over_voltage_counter++>5)
    64a4:	4b26      	ldr	r3, [pc, #152]	; (6540 <checkVoltage+0xb8>)
    64a6:	781b      	ldrb	r3, [r3, #0]
    64a8:	2205      	movs	r2, #5
    64aa:	429a      	cmp	r2, r3
    64ac:	4192      	sbcs	r2, r2
    64ae:	4252      	negs	r2, r2
    64b0:	b2d2      	uxtb	r2, r2
    64b2:	3301      	adds	r3, #1
    64b4:	b2d9      	uxtb	r1, r3
    64b6:	4b22      	ldr	r3, [pc, #136]	; (6540 <checkVoltage+0xb8>)
    64b8:	7019      	strb	r1, [r3, #0]
    64ba:	2a00      	cmp	r2, #0
    64bc:	d009      	beq.n	64d2 <checkVoltage+0x4a>
		{
			gStatusData->flags.flagbits.voltagefaultFlag=2;
    64be:	4b21      	ldr	r3, [pc, #132]	; (6544 <checkVoltage+0xbc>)
    64c0:	681b      	ldr	r3, [r3, #0]
    64c2:	78da      	ldrb	r2, [r3, #3]
    64c4:	2130      	movs	r1, #48	; 0x30
    64c6:	438a      	bics	r2, r1
    64c8:	2120      	movs	r1, #32
    64ca:	430a      	orrs	r2, r1
    64cc:	70da      	strb	r2, [r3, #3]
			return (2);
    64ce:	2302      	movs	r3, #2
    64d0:	e033      	b.n	653a <checkVoltage+0xb2>
		}
		else
		{
			return (0);
    64d2:	2300      	movs	r3, #0
    64d4:	e031      	b.n	653a <checkVoltage+0xb2>
		}
	}
	else if(underVoltage())
    64d6:	f7ff ffc7 	bl	6468 <underVoltage>
    64da:	1c03      	adds	r3, r0, #0
    64dc:	2b00      	cmp	r3, #0
    64de:	d01f      	beq.n	6520 <checkVoltage+0x98>
	{
		if(under_voltage_counter>5)under_voltage_counter=6;
    64e0:	4b19      	ldr	r3, [pc, #100]	; (6548 <checkVoltage+0xc0>)
    64e2:	781b      	ldrb	r3, [r3, #0]
    64e4:	2b05      	cmp	r3, #5
    64e6:	d902      	bls.n	64ee <checkVoltage+0x66>
    64e8:	4b17      	ldr	r3, [pc, #92]	; (6548 <checkVoltage+0xc0>)
    64ea:	2206      	movs	r2, #6
    64ec:	701a      	strb	r2, [r3, #0]
		if(under_voltage_counter++>5)
    64ee:	4b16      	ldr	r3, [pc, #88]	; (6548 <checkVoltage+0xc0>)
    64f0:	781b      	ldrb	r3, [r3, #0]
    64f2:	2205      	movs	r2, #5
    64f4:	429a      	cmp	r2, r3
    64f6:	4192      	sbcs	r2, r2
    64f8:	4252      	negs	r2, r2
    64fa:	b2d2      	uxtb	r2, r2
    64fc:	3301      	adds	r3, #1
    64fe:	b2d9      	uxtb	r1, r3
    6500:	4b11      	ldr	r3, [pc, #68]	; (6548 <checkVoltage+0xc0>)
    6502:	7019      	strb	r1, [r3, #0]
    6504:	2a00      	cmp	r2, #0
    6506:	d009      	beq.n	651c <checkVoltage+0x94>
		{
			gStatusData->flags.flagbits.voltagefaultFlag=1;
    6508:	4b0e      	ldr	r3, [pc, #56]	; (6544 <checkVoltage+0xbc>)
    650a:	681b      	ldr	r3, [r3, #0]
    650c:	78da      	ldrb	r2, [r3, #3]
    650e:	2130      	movs	r1, #48	; 0x30
    6510:	438a      	bics	r2, r1
    6512:	2110      	movs	r1, #16
    6514:	430a      	orrs	r2, r1
    6516:	70da      	strb	r2, [r3, #3]
			return (1);
    6518:	2301      	movs	r3, #1
    651a:	e00e      	b.n	653a <checkVoltage+0xb2>
		}
		else
		{
			return (0);
    651c:	2300      	movs	r3, #0
    651e:	e00c      	b.n	653a <checkVoltage+0xb2>
		}
	}
	else
	{
		gStatusData->flags.flagbits.voltagefaultFlag=0;
    6520:	4b08      	ldr	r3, [pc, #32]	; (6544 <checkVoltage+0xbc>)
    6522:	681b      	ldr	r3, [r3, #0]
    6524:	78da      	ldrb	r2, [r3, #3]
    6526:	2130      	movs	r1, #48	; 0x30
    6528:	438a      	bics	r2, r1
    652a:	70da      	strb	r2, [r3, #3]
		
		over_voltage_counter=0;under_voltage_counter=0;
    652c:	4b04      	ldr	r3, [pc, #16]	; (6540 <checkVoltage+0xb8>)
    652e:	2200      	movs	r2, #0
    6530:	701a      	strb	r2, [r3, #0]
    6532:	4b05      	ldr	r3, [pc, #20]	; (6548 <checkVoltage+0xc0>)
    6534:	2200      	movs	r2, #0
    6536:	701a      	strb	r2, [r3, #0]
		return (0);
    6538:	2300      	movs	r3, #0
	}
}
    653a:	1c18      	adds	r0, r3, #0
    653c:	46bd      	mov	sp, r7
    653e:	bd80      	pop	{r7, pc}
    6540:	1ffff134 	.word	0x1ffff134
    6544:	1ffff16c 	.word	0x1ffff16c
    6548:	1ffff135 	.word	0x1ffff135

0000654c <getPumpSpeed>:
{
	return ((convTemperature(gMCUTemper) > MAX_TEMP) ? 1 : 0);
}

unsigned int getPumpSpeed(void)
{
    654c:	b580      	push	{r7, lr}
    654e:	af00      	add	r7, sp, #0
			else
				pumpSpeed = NormalMAXSpeed* ((unsigned int)buffer[0] + 1) / 255;
		}
	}
*/  
	pumpSpeed = 4700;
    6550:	4b03      	ldr	r3, [pc, #12]	; (6560 <getPumpSpeed+0x14>)
    6552:	4a04      	ldr	r2, [pc, #16]	; (6564 <getPumpSpeed+0x18>)
    6554:	601a      	str	r2, [r3, #0]
	return pumpSpeed;	
    6556:	4b02      	ldr	r3, [pc, #8]	; (6560 <getPumpSpeed+0x14>)
    6558:	681b      	ldr	r3, [r3, #0]
}
    655a:	1c18      	adds	r0, r3, #0
    655c:	46bd      	mov	sp, r7
    655e:	bd80      	pop	{r7, pc}
    6560:	1ffff130 	.word	0x1ffff130
    6564:	0000125c 	.word	0x0000125c

00006568 <globalParameter_init>:

unsigned int gLEDUpateCnt = 0;  
DRV_ERROR_VAL gLatestError = error_null;

void globalParameter_init(void)
{
    6568:	b580      	push	{r7, lr}
    656a:	af00      	add	r7, sp, #0
	  gStatusData->flags.flagByte = 0;
    656c:	4b2a      	ldr	r3, [pc, #168]	; (6618 <globalParameter_init+0xb0>)
    656e:	681b      	ldr	r3, [r3, #0]
    6570:	2200      	movs	r2, #0
    6572:	70da      	strb	r2, [r3, #3]
	  
	  gMotorPara.direction = 0;
    6574:	4b29      	ldr	r3, [pc, #164]	; (661c <globalParameter_init+0xb4>)
    6576:	2200      	movs	r2, #0
    6578:	705a      	strb	r2, [r3, #1]
	  gMotorPara.dutyCycle = 0;
    657a:	4b28      	ldr	r3, [pc, #160]	; (661c <globalParameter_init+0xb4>)
    657c:	2200      	movs	r2, #0
    657e:	605a      	str	r2, [r3, #4]
	  gMotorPara.enable = 0;
    6580:	4b26      	ldr	r3, [pc, #152]	; (661c <globalParameter_init+0xb4>)
    6582:	2200      	movs	r2, #0
    6584:	701a      	strb	r2, [r3, #0]
	  gMotorPara.advanceAngle = 0;
    6586:	4b25      	ldr	r3, [pc, #148]	; (661c <globalParameter_init+0xb4>)
    6588:	2200      	movs	r2, #0
    658a:	709a      	strb	r2, [r3, #2]
	  
	  gMessageOfControl.targetSpeed = 0;
    658c:	4b24      	ldr	r3, [pc, #144]	; (6620 <globalParameter_init+0xb8>)
    658e:	2200      	movs	r2, #0
    6590:	605a      	str	r2, [r3, #4]
	  gMessageOfControl.direction = 0;
    6592:	4b23      	ldr	r3, [pc, #140]	; (6620 <globalParameter_init+0xb8>)
    6594:	2200      	movs	r2, #0
    6596:	709a      	strb	r2, [r3, #2]
	  
	  gZCDetectTime = 0;
    6598:	4b22      	ldr	r3, [pc, #136]	; (6624 <globalParameter_init+0xbc>)
    659a:	2200      	movs	r2, #0
    659c:	601a      	str	r2, [r3, #0]
	  gLastZCDetectTime = 0; 
    659e:	4b22      	ldr	r3, [pc, #136]	; (6628 <globalParameter_init+0xc0>)
    65a0:	2200      	movs	r2, #0
    65a2:	601a      	str	r2, [r3, #0]
	  gZCLostFlag=0;
    65a4:	4b21      	ldr	r3, [pc, #132]	; (662c <globalParameter_init+0xc4>)
    65a6:	2200      	movs	r2, #0
    65a8:	701a      	strb	r2, [r3, #0]
	  gTime = 0;
    65aa:	4b21      	ldr	r3, [pc, #132]	; (6630 <globalParameter_init+0xc8>)
    65ac:	2200      	movs	r2, #0
    65ae:	601a      	str	r2, [r3, #0]
	  gStateStableStep = 0;
    65b0:	4b20      	ldr	r3, [pc, #128]	; (6634 <globalParameter_init+0xcc>)
    65b2:	2200      	movs	r2, #0
    65b4:	701a      	strb	r2, [r3, #0]
	  gZCMonitorWait = 0;
    65b6:	4b20      	ldr	r3, [pc, #128]	; (6638 <globalParameter_init+0xd0>)
    65b8:	2200      	movs	r2, #0
    65ba:	601a      	str	r2, [r3, #0]
	  gSpeedUpdateCnt = 0;
    65bc:	4b1f      	ldr	r3, [pc, #124]	; (663c <globalParameter_init+0xd4>)
    65be:	2200      	movs	r2, #0
    65c0:	601a      	str	r2, [r3, #0]
	  gDutyCycleUpdateCnt = 0;
    65c2:	4b1f      	ldr	r3, [pc, #124]	; (6640 <globalParameter_init+0xd8>)
    65c4:	2200      	movs	r2, #0
    65c6:	601a      	str	r2, [r3, #0]
	  gClosedLoop=0;
    65c8:	4b1e      	ldr	r3, [pc, #120]	; (6644 <globalParameter_init+0xdc>)
    65ca:	2200      	movs	r2, #0
    65cc:	701a      	strb	r2, [r3, #0]
	  gZCDetectEnable = 0;
    65ce:	4b1e      	ldr	r3, [pc, #120]	; (6648 <globalParameter_init+0xe0>)
    65d0:	2200      	movs	r2, #0
    65d2:	701a      	strb	r2, [r3, #0]
	  gCommutationWaiting = 0;     
    65d4:	4b1d      	ldr	r3, [pc, #116]	; (664c <globalParameter_init+0xe4>)
    65d6:	2200      	movs	r2, #0
    65d8:	701a      	strb	r2, [r3, #0]
	  gVoltage = 0;
    65da:	4b1d      	ldr	r3, [pc, #116]	; (6650 <globalParameter_init+0xe8>)
    65dc:	2200      	movs	r2, #0
    65de:	601a      	str	r2, [r3, #0]
	  gCurrent = 0;
    65e0:	4b1c      	ldr	r3, [pc, #112]	; (6654 <globalParameter_init+0xec>)
    65e2:	2200      	movs	r2, #0
    65e4:	601a      	str	r2, [r3, #0]
	  gAveCurrent = 0;
    65e6:	4b1c      	ldr	r3, [pc, #112]	; (6658 <globalParameter_init+0xf0>)
    65e8:	2200      	movs	r2, #0
    65ea:	601a      	str	r2, [r3, #0]
	  gMCUTemper = 0;
    65ec:	4b1b      	ldr	r3, [pc, #108]	; (665c <globalParameter_init+0xf4>)
    65ee:	2200      	movs	r2, #0
    65f0:	601a      	str	r2, [r3, #0]

	  currBuff_Clear(&gCurrentBuffer);
    65f2:	4b1b      	ldr	r3, [pc, #108]	; (6660 <globalParameter_init+0xf8>)
    65f4:	1c18      	adds	r0, r3, #0
    65f6:	f000 fbcd 	bl	6d94 <currBuff_Clear>
	  gNoWaterPeriodCnt = 0;
    65fa:	4b1a      	ldr	r3, [pc, #104]	; (6664 <globalParameter_init+0xfc>)
    65fc:	2200      	movs	r2, #0
    65fe:	601a      	str	r2, [r3, #0]
	  gErrorPeriodCnt = 0;
    6600:	4b19      	ldr	r3, [pc, #100]	; (6668 <globalParameter_init+0x100>)
    6602:	2200      	movs	r2, #0
    6604:	601a      	str	r2, [r3, #0]
	  gLEDUpateCnt = 0;
    6606:	4b19      	ldr	r3, [pc, #100]	; (666c <globalParameter_init+0x104>)
    6608:	2200      	movs	r2, #0
    660a:	601a      	str	r2, [r3, #0]
	  gLatestError = error_null;	  
    660c:	4b18      	ldr	r3, [pc, #96]	; (6670 <globalParameter_init+0x108>)
    660e:	2200      	movs	r2, #0
    6610:	701a      	strb	r2, [r3, #0]
	  
}
    6612:	46bd      	mov	sp, r7
    6614:	bd80      	pop	{r7, pc}
    6616:	46c0      	nop			; (mov r8, r8)
    6618:	1ffff16c 	.word	0x1ffff16c
    661c:	1ffff338 	.word	0x1ffff338
    6620:	1ffff348 	.word	0x1ffff348
    6624:	1ffff15c 	.word	0x1ffff15c
    6628:	1ffff160 	.word	0x1ffff160
    662c:	1ffff164 	.word	0x1ffff164
    6630:	1ffff168 	.word	0x1ffff168
    6634:	1ffff170 	.word	0x1ffff170
    6638:	1ffff174 	.word	0x1ffff174
    663c:	1ffff178 	.word	0x1ffff178
    6640:	1ffff17c 	.word	0x1ffff17c
    6644:	1ffff180 	.word	0x1ffff180
    6648:	1ffff181 	.word	0x1ffff181
    664c:	1ffff182 	.word	0x1ffff182
    6650:	1ffff184 	.word	0x1ffff184
    6654:	1ffff188 	.word	0x1ffff188
    6658:	1ffff18c 	.word	0x1ffff18c
    665c:	1ffff190 	.word	0x1ffff190
    6660:	1ffff1e4 	.word	0x1ffff1e4
    6664:	1ffff194 	.word	0x1ffff194
    6668:	1ffff198 	.word	0x1ffff198
    666c:	1ffff19c 	.word	0x1ffff19c
    6670:	1ffff1a0 	.word	0x1ffff1a0

00006674 <clearMotorState>:
		if(err > v) v = err;	\
	}while(0)
		

void clearMotorState(void)
{	
    6674:	b580      	push	{r7, lr}
    6676:	af00      	add	r7, sp, #0
	gMotorPara.targetSpeed=0;
    6678:	4b0c      	ldr	r3, [pc, #48]	; (66ac <clearMotorState+0x38>)
    667a:	2200      	movs	r2, #0
    667c:	609a      	str	r2, [r3, #8]
	gMotorPara.curSpeed=0;
    667e:	4b0b      	ldr	r3, [pc, #44]	; (66ac <clearMotorState+0x38>)
    6680:	2200      	movs	r2, #0
    6682:	60da      	str	r2, [r3, #12]
	gMotorPara.enable = 0;
    6684:	4b09      	ldr	r3, [pc, #36]	; (66ac <clearMotorState+0x38>)
    6686:	2200      	movs	r2, #0
    6688:	701a      	strb	r2, [r3, #0]
	
	gClosedLoop = 0;
    668a:	4b09      	ldr	r3, [pc, #36]	; (66b0 <clearMotorState+0x3c>)
    668c:	2200      	movs	r2, #0
    668e:	701a      	strb	r2, [r3, #0]
	gZCDetectEnable = 0;
    6690:	4b08      	ldr	r3, [pc, #32]	; (66b4 <clearMotorState+0x40>)
    6692:	2200      	movs	r2, #0
    6694:	701a      	strb	r2, [r3, #0]
	gMotorPhase = 0;
    6696:	4b08      	ldr	r3, [pc, #32]	; (66b8 <clearMotorState+0x44>)
    6698:	2200      	movs	r2, #0
    669a:	701a      	strb	r2, [r3, #0]
	gZCLostFlag=0;
    669c:	4b07      	ldr	r3, [pc, #28]	; (66bc <clearMotorState+0x48>)
    669e:	2200      	movs	r2, #0
    66a0:	701a      	strb	r2, [r3, #0]
	gCommutationWaiting = 0;
    66a2:	4b07      	ldr	r3, [pc, #28]	; (66c0 <clearMotorState+0x4c>)
    66a4:	2200      	movs	r2, #0
    66a6:	701a      	strb	r2, [r3, #0]
}
    66a8:	46bd      	mov	sp, r7
    66aa:	bd80      	pop	{r7, pc}
    66ac:	1ffff338 	.word	0x1ffff338
    66b0:	1ffff180 	.word	0x1ffff180
    66b4:	1ffff181 	.word	0x1ffff181
    66b8:	1ffff3b8 	.word	0x1ffff3b8
    66bc:	1ffff164 	.word	0x1ffff164
    66c0:	1ffff182 	.word	0x1ffff182

000066c4 <checkCurrent>:
 
//-1-20
int checkCurrent(unsigned int current, unsigned int minCurrent, unsigned int maxCurrent)
{
    66c4:	b580      	push	{r7, lr}
    66c6:	b084      	sub	sp, #16
    66c8:	af00      	add	r7, sp, #0
    66ca:	60f8      	str	r0, [r7, #12]
    66cc:	60b9      	str	r1, [r7, #8]
    66ce:	607a      	str	r2, [r7, #4]
	//static unsigned char no_current_counter=0;
	//static unsigned char over_current_counter=0;
	if(underCurrent(current, minCurrent))
    66d0:	68fa      	ldr	r2, [r7, #12]
    66d2:	68bb      	ldr	r3, [r7, #8]
    66d4:	429a      	cmp	r2, r3
    66d6:	d202      	bcs.n	66de <checkCurrent+0x1a>
	{
		return -1;
    66d8:	2301      	movs	r3, #1
    66da:	425b      	negs	r3, r3
    66dc:	e007      	b.n	66ee <checkCurrent+0x2a>
	}

	if(overCurrent(current, maxCurrent))
    66de:	68fa      	ldr	r2, [r7, #12]
    66e0:	687b      	ldr	r3, [r7, #4]
    66e2:	429a      	cmp	r2, r3
    66e4:	d902      	bls.n	66ec <checkCurrent+0x28>
	{
		return -2;
    66e6:	2302      	movs	r3, #2
    66e8:	425b      	negs	r3, r3
    66ea:	e000      	b.n	66ee <checkCurrent+0x2a>
	}

	return 0;
    66ec:	2300      	movs	r3, #0
}
    66ee:	1c18      	adds	r0, r3, #0
    66f0:	46bd      	mov	sp, r7
    66f2:	b004      	add	sp, #16
    66f4:	bd80      	pop	{r7, pc}
    66f6:	46c0      	nop			; (mov r8, r8)

000066f8 <rdPredriverError>:

void rdPredriverError(void)
{
    66f8:	b580      	push	{r7, lr}
    66fa:	b082      	sub	sp, #8
    66fc:	af00      	add	r7, sp, #0
	int i;
	
	if(FF2_GetVal()||FF1_GetVal())
    66fe:	4b24      	ldr	r3, [pc, #144]	; (6790 <rdPredriverError+0x98>)
    6700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6702:	1c18      	adds	r0, r3, #0
    6704:	f7fd fa44 	bl	3b90 <BitIoLdd3_GetVal>
    6708:	1c03      	adds	r3, r0, #0
    670a:	2b00      	cmp	r3, #0
    670c:	d107      	bne.n	671e <rdPredriverError+0x26>
    670e:	4b20      	ldr	r3, [pc, #128]	; (6790 <rdPredriverError+0x98>)
    6710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6712:	1c18      	adds	r0, r3, #0
    6714:	f7fd f9ca 	bl	3aac <BitIoLdd4_GetVal>
    6718:	1c03      	adds	r3, r0, #0
    671a:	2b00      	cmp	r3, #0
    671c:	d035      	beq.n	678a <rdPredriverError+0x92>
	{
		if(!FF2_GetVal()) //FF2 0; FF1 1
    671e:	4b1c      	ldr	r3, [pc, #112]	; (6790 <rdPredriverError+0x98>)
    6720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6722:	1c18      	adds	r0, r3, #0
    6724:	f7fd fa34 	bl	3b90 <BitIoLdd3_GetVal>
    6728:	1c03      	adds	r3, r0, #0
    672a:	2b00      	cmp	r3, #0
    672c:	d02d      	beq.n	678a <rdPredriverError+0x92>
			//
			//reset_pre_driver();
		}
		else
		{
			FF2_SetOutput();
    672e:	4b18      	ldr	r3, [pc, #96]	; (6790 <rdPredriverError+0x98>)
    6730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6732:	1c18      	adds	r0, r3, #0
    6734:	f7fd fa1c 	bl	3b70 <BitIoLdd3_SetOutput>
			delay(2);
    6738:	2002      	movs	r0, #2
    673a:	f7ff f9f7 	bl	5b2c <delay>
			for(i=1;i<=10;i++)
    673e:	2301      	movs	r3, #1
    6740:	607b      	str	r3, [r7, #4]
    6742:	e017      	b.n	6774 <rdPredriverError+0x7c>
			{
				FF2_ClrVal();
    6744:	4b12      	ldr	r3, [pc, #72]	; (6790 <rdPredriverError+0x98>)
    6746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6748:	1c18      	adds	r0, r3, #0
    674a:	f7fd fa3f 	bl	3bcc <BitIoLdd3_ClrVal>
				delay(4);
    674e:	2004      	movs	r0, #4
    6750:	f7ff f9ec 	bl	5b2c <delay>
				FF2_SetVal();	
    6754:	4b0e      	ldr	r3, [pc, #56]	; (6790 <rdPredriverError+0x98>)
    6756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6758:	1c18      	adds	r0, r3, #0
    675a:	f7fd fa43 	bl	3be4 <BitIoLdd3_SetVal>
				if(FF1_GetVal())
    675e:	4b0c      	ldr	r3, [pc, #48]	; (6790 <rdPredriverError+0x98>)
    6760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6762:	1c18      	adds	r0, r3, #0
    6764:	f7fd f9a2 	bl	3aac <BitIoLdd4_GetVal>
				{
					;//gFaultValue|=(uint16)((uint16)1<<i);
				}
				delay(4);
    6768:	2004      	movs	r0, #4
    676a:	f7ff f9df 	bl	5b2c <delay>
		}
		else
		{
			FF2_SetOutput();
			delay(2);
			for(i=1;i<=10;i++)
    676e:	687b      	ldr	r3, [r7, #4]
    6770:	3301      	adds	r3, #1
    6772:	607b      	str	r3, [r7, #4]
    6774:	687b      	ldr	r3, [r7, #4]
    6776:	2b0a      	cmp	r3, #10
    6778:	dde4      	ble.n	6744 <rdPredriverError+0x4c>
				{
					;//gFaultValue|=(uint16)((uint16)1<<i);
				}
				delay(4);
			}
			FF2_SetInput();
    677a:	4b05      	ldr	r3, [pc, #20]	; (6790 <rdPredriverError+0x98>)
    677c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    677e:	1c18      	adds	r0, r3, #0
    6780:	f7fd f9e0 	bl	3b44 <BitIoLdd3_SetInput>
			delay(4);
    6784:	2004      	movs	r0, #4
    6786:	f7ff f9d1 	bl	5b2c <delay>
			//reset_pre_driver();
		}
	}
	
}
    678a:	46bd      	mov	sp, r7
    678c:	b002      	add	sp, #8
    678e:	bd80      	pop	{r7, pc}
    6790:	1ffff074 	.word	0x1ffff074

00006794 <checkGeneralError>:

DRV_ERROR_VAL checkGeneralError()
{
    6794:	b580      	push	{r7, lr}
    6796:	b082      	sub	sp, #8
    6798:	af00      	add	r7, sp, #0
	DRV_ERROR_VAL retError = error_null;
    679a:	1dfb      	adds	r3, r7, #7
    679c:	2200      	movs	r2, #0
    679e:	701a      	strb	r2, [r3, #0]
	
	if(checkVoltage()==1)
    67a0:	f7ff fe72 	bl	6488 <checkVoltage>
    67a4:	1c03      	adds	r3, r0, #0
    67a6:	2b01      	cmp	r3, #1
    67a8:	d106      	bne.n	67b8 <checkGeneralError+0x24>
	{
		setErrorVal(retError, error_undervoltage);
    67aa:	1dfb      	adds	r3, r7, #7
    67ac:	781b      	ldrb	r3, [r3, #0]
    67ae:	2b04      	cmp	r3, #4
    67b0:	d802      	bhi.n	67b8 <checkGeneralError+0x24>
    67b2:	1dfb      	adds	r3, r7, #7
    67b4:	2205      	movs	r2, #5
    67b6:	701a      	strb	r2, [r3, #0]
	}

	if(checkVoltage()==2)
    67b8:	f7ff fe66 	bl	6488 <checkVoltage>
    67bc:	1c03      	adds	r3, r0, #0
    67be:	2b02      	cmp	r3, #2
    67c0:	d106      	bne.n	67d0 <checkGeneralError+0x3c>
	{
		setErrorVal(retError, error_overvoltage);
    67c2:	1dfb      	adds	r3, r7, #7
    67c4:	781b      	ldrb	r3, [r3, #0]
    67c6:	2b05      	cmp	r3, #5
    67c8:	d802      	bhi.n	67d0 <checkGeneralError+0x3c>
    67ca:	1dfb      	adds	r3, r7, #7
    67cc:	2206      	movs	r2, #6
    67ce:	701a      	strb	r2, [r3, #0]
	}

	if(gClosedLoop && gZCLostFlag)
    67d0:	4b0a      	ldr	r3, [pc, #40]	; (67fc <checkGeneralError+0x68>)
    67d2:	781b      	ldrb	r3, [r3, #0]
    67d4:	2b00      	cmp	r3, #0
    67d6:	d00a      	beq.n	67ee <checkGeneralError+0x5a>
    67d8:	4b09      	ldr	r3, [pc, #36]	; (6800 <checkGeneralError+0x6c>)
    67da:	781b      	ldrb	r3, [r3, #0]
    67dc:	2b00      	cmp	r3, #0
    67de:	d006      	beq.n	67ee <checkGeneralError+0x5a>
	{
		setErrorVal(retError, error_lostzc);
    67e0:	1dfb      	adds	r3, r7, #7
    67e2:	781b      	ldrb	r3, [r3, #0]
    67e4:	2b03      	cmp	r3, #3
    67e6:	d802      	bhi.n	67ee <checkGeneralError+0x5a>
    67e8:	1dfb      	adds	r3, r7, #7
    67ea:	2204      	movs	r2, #4
    67ec:	701a      	strb	r2, [r3, #0]
	}

	return retError;
    67ee:	1dfb      	adds	r3, r7, #7
    67f0:	781b      	ldrb	r3, [r3, #0]
	
}
    67f2:	1c18      	adds	r0, r3, #0
    67f4:	46bd      	mov	sp, r7
    67f6:	b002      	add	sp, #8
    67f8:	bd80      	pop	{r7, pc}
    67fa:	46c0      	nop			; (mov r8, r8)
    67fc:	1ffff180 	.word	0x1ffff180
    6800:	1ffff164 	.word	0x1ffff164

00006804 <errorCheck>:

DRV_ERROR_VAL errorCheck(DRV_STATE curState)
{
    6804:	b590      	push	{r4, r7, lr}
    6806:	b087      	sub	sp, #28
    6808:	af00      	add	r7, sp, #0
    680a:	1c02      	adds	r2, r0, #0
    680c:	1dfb      	adds	r3, r7, #7
    680e:	701a      	strb	r2, [r3, #0]
	int flag=0;
    6810:	2300      	movs	r3, #0
    6812:	60fb      	str	r3, [r7, #12]
	DRV_ERROR_VAL err, retError = error_null;
    6814:	1c3b      	adds	r3, r7, #0
    6816:	3316      	adds	r3, #22
    6818:	2200      	movs	r2, #0
    681a:	701a      	strb	r2, [r3, #0]
	int i, aveCurrent = 0;
    681c:	2300      	movs	r3, #0
    681e:	60bb      	str	r3, [r7, #8]
	//static int errContinuous = 0;
	//static DRV_ERROR_VAL lastErr = error_null;
	static DRV_ERROR_VAL errArr[5] = {error_null};
	static int errIndex = 0;

	retError = checkGeneralError();
    6820:	1c3c      	adds	r4, r7, #0
    6822:	3416      	adds	r4, #22
    6824:	f7ff ffb6 	bl	6794 <checkGeneralError>
    6828:	1c03      	adds	r3, r0, #0
    682a:	7023      	strb	r3, [r4, #0]
	
	switch(curState)
    682c:	1dfb      	adds	r3, r7, #7
    682e:	781b      	ldrb	r3, [r3, #0]
    6830:	2b08      	cmp	r3, #8
    6832:	d900      	bls.n	6836 <errorCheck+0x32>
    6834:	e129      	b.n	6a8a <errorCheck+0x286>
    6836:	009a      	lsls	r2, r3, #2
    6838:	4bbc      	ldr	r3, [pc, #752]	; (6b2c <errorCheck+0x328>)
    683a:	18d3      	adds	r3, r2, r3
    683c:	681b      	ldr	r3, [r3, #0]
    683e:	469f      	mov	pc, r3
	case DRV_NULL:
	case DRV_HALT:
	case DRV_ALIGNMENT:
		break;
	case DRV_START:
		flag = checkCurrent(gCurrent, MIN_INST_CURRENT, MAX_INST_CURRENT); 
    6840:	4bbb      	ldr	r3, [pc, #748]	; (6b30 <errorCheck+0x32c>)
    6842:	681a      	ldr	r2, [r3, #0]
    6844:	4bbb      	ldr	r3, [pc, #748]	; (6b34 <errorCheck+0x330>)
    6846:	1c10      	adds	r0, r2, #0
    6848:	21c8      	movs	r1, #200	; 0xc8
    684a:	1c1a      	adds	r2, r3, #0
    684c:	f7ff ff3a 	bl	66c4 <checkCurrent>
    6850:	1c03      	adds	r3, r0, #0
    6852:	60fb      	str	r3, [r7, #12]
		if(flag == -2) setErrorVal(retError, error_overcurrent);
    6854:	68fb      	ldr	r3, [r7, #12]
    6856:	3302      	adds	r3, #2
    6858:	d000      	beq.n	685c <errorCheck+0x58>
    685a:	e11a      	b.n	6a92 <errorCheck+0x28e>
    685c:	1c3b      	adds	r3, r7, #0
    685e:	3316      	adds	r3, #22
    6860:	781b      	ldrb	r3, [r3, #0]
    6862:	2b06      	cmp	r3, #6
    6864:	d900      	bls.n	6868 <errorCheck+0x64>
    6866:	e114      	b.n	6a92 <errorCheck+0x28e>
    6868:	1c3b      	adds	r3, r7, #0
    686a:	3316      	adds	r3, #22
    686c:	2207      	movs	r2, #7
    686e:	701a      	strb	r2, [r3, #0]
		//else if(flag == -1) setErrorVal(retError, error_undercurrent);
		
		break;
    6870:	e10f      	b.n	6a92 <errorCheck+0x28e>
	case DRV_STABLE:
		flag = checkCurrent(gCurrent, MIN_INST_CURRENT, MAX_INST_CURRENT); 
    6872:	4baf      	ldr	r3, [pc, #700]	; (6b30 <errorCheck+0x32c>)
    6874:	681a      	ldr	r2, [r3, #0]
    6876:	4baf      	ldr	r3, [pc, #700]	; (6b34 <errorCheck+0x330>)
    6878:	1c10      	adds	r0, r2, #0
    687a:	21c8      	movs	r1, #200	; 0xc8
    687c:	1c1a      	adds	r2, r3, #0
    687e:	f7ff ff21 	bl	66c4 <checkCurrent>
    6882:	1c03      	adds	r3, r0, #0
    6884:	60fb      	str	r3, [r7, #12]
		if(flag == -2) setErrorVal(retError, error_overcurrent);
    6886:	68fb      	ldr	r3, [r7, #12]
    6888:	3302      	adds	r3, #2
    688a:	d108      	bne.n	689e <errorCheck+0x9a>
    688c:	1c3b      	adds	r3, r7, #0
    688e:	3316      	adds	r3, #22
    6890:	781b      	ldrb	r3, [r3, #0]
    6892:	2b06      	cmp	r3, #6
    6894:	d803      	bhi.n	689e <errorCheck+0x9a>
    6896:	1c3b      	adds	r3, r7, #0
    6898:	3316      	adds	r3, #22
    689a:	2207      	movs	r2, #7
    689c:	701a      	strb	r2, [r3, #0]
		//else if(flag == -1) setErrorVal(retError, error_undercurrent);
		
		if(predriverError() && (retError < error_FFpin))
    689e:	4ba6      	ldr	r3, [pc, #664]	; (6b38 <errorCheck+0x334>)
    68a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    68a2:	1c18      	adds	r0, r3, #0
    68a4:	f7fd f974 	bl	3b90 <BitIoLdd3_GetVal>
    68a8:	1c03      	adds	r3, r0, #0
    68aa:	2b00      	cmp	r3, #0
    68ac:	d108      	bne.n	68c0 <errorCheck+0xbc>
    68ae:	4ba2      	ldr	r3, [pc, #648]	; (6b38 <errorCheck+0x334>)
    68b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    68b2:	1c18      	adds	r0, r3, #0
    68b4:	f7fd f8fa 	bl	3aac <BitIoLdd4_GetVal>
    68b8:	1c03      	adds	r3, r0, #0
    68ba:	2b00      	cmp	r3, #0
    68bc:	d100      	bne.n	68c0 <errorCheck+0xbc>
    68be:	e0ea      	b.n	6a96 <errorCheck+0x292>
    68c0:	1c3b      	adds	r3, r7, #0
    68c2:	3316      	adds	r3, #22
    68c4:	781b      	ldrb	r3, [r3, #0]
    68c6:	2b02      	cmp	r3, #2
    68c8:	d900      	bls.n	68cc <errorCheck+0xc8>
    68ca:	e0e4      	b.n	6a96 <errorCheck+0x292>
		{
			rdPredriverError();
    68cc:	f7ff ff14 	bl	66f8 <rdPredriverError>
			setErrorVal(retError, error_FFpin);
    68d0:	1c3b      	adds	r3, r7, #0
    68d2:	3316      	adds	r3, #22
    68d4:	781b      	ldrb	r3, [r3, #0]
    68d6:	2b02      	cmp	r3, #2
    68d8:	d900      	bls.n	68dc <errorCheck+0xd8>
    68da:	e0dc      	b.n	6a96 <errorCheck+0x292>
    68dc:	1c3b      	adds	r3, r7, #0
    68de:	3316      	adds	r3, #22
    68e0:	2203      	movs	r2, #3
    68e2:	701a      	strb	r2, [r3, #0]
		}
		
		break;
    68e4:	e0d7      	b.n	6a96 <errorCheck+0x292>
	case DRV_RUN:
	case DRV_NOWATER:
		aveCurrent = currBuff_Average(&gCurrentBuffer);
    68e6:	4b95      	ldr	r3, [pc, #596]	; (6b3c <errorCheck+0x338>)
    68e8:	1c18      	adds	r0, r3, #0
    68ea:	f000 fa8f 	bl	6e0c <currBuff_Average>
    68ee:	1c03      	adds	r3, r0, #0
    68f0:	60bb      	str	r3, [r7, #8]
		if(aveCurrent != -1) gAveCurrent = aveCurrent;
    68f2:	68bb      	ldr	r3, [r7, #8]
    68f4:	3301      	adds	r3, #1
    68f6:	d002      	beq.n	68fe <errorCheck+0xfa>
    68f8:	68ba      	ldr	r2, [r7, #8]
    68fa:	4b91      	ldr	r3, [pc, #580]	; (6b40 <errorCheck+0x33c>)
    68fc:	601a      	str	r2, [r3, #0]
		flag = checkCurrent(gAveCurrent, MIN_AVE_CURRENT, MAX_AVE_CURRENT); 
    68fe:	4b90      	ldr	r3, [pc, #576]	; (6b40 <errorCheck+0x33c>)
    6900:	6819      	ldr	r1, [r3, #0]
    6902:	23af      	movs	r3, #175	; 0xaf
    6904:	009a      	lsls	r2, r3, #2
    6906:	4b8f      	ldr	r3, [pc, #572]	; (6b44 <errorCheck+0x340>)
    6908:	1c08      	adds	r0, r1, #0
    690a:	1c11      	adds	r1, r2, #0
    690c:	1c1a      	adds	r2, r3, #0
    690e:	f7ff fed9 	bl	66c4 <checkCurrent>
    6912:	1c03      	adds	r3, r0, #0
    6914:	60fb      	str	r3, [r7, #12]
		if(flag == -2) setErrorVal(retError, error_overcurrent);
    6916:	68fb      	ldr	r3, [r7, #12]
    6918:	3302      	adds	r3, #2
    691a:	d109      	bne.n	6930 <errorCheck+0x12c>
    691c:	1c3b      	adds	r3, r7, #0
    691e:	3316      	adds	r3, #22
    6920:	781b      	ldrb	r3, [r3, #0]
    6922:	2b06      	cmp	r3, #6
    6924:	d810      	bhi.n	6948 <errorCheck+0x144>
    6926:	1c3b      	adds	r3, r7, #0
    6928:	3316      	adds	r3, #22
    692a:	2207      	movs	r2, #7
    692c:	701a      	strb	r2, [r3, #0]
    692e:	e00b      	b.n	6948 <errorCheck+0x144>
		else if(flag == -1) setErrorVal(retError, error_undercurrent);
    6930:	68fb      	ldr	r3, [r7, #12]
    6932:	3301      	adds	r3, #1
    6934:	d108      	bne.n	6948 <errorCheck+0x144>
    6936:	1c3b      	adds	r3, r7, #0
    6938:	3316      	adds	r3, #22
    693a:	781b      	ldrb	r3, [r3, #0]
    693c:	2b00      	cmp	r3, #0
    693e:	d103      	bne.n	6948 <errorCheck+0x144>
    6940:	1c3b      	adds	r3, r7, #0
    6942:	3316      	adds	r3, #22
    6944:	2201      	movs	r2, #1
    6946:	701a      	strb	r2, [r3, #0]

		flag = checkCurrent(gCurrent, MIN_INST_CURRENT, MAX_INST_CURRENT); 
    6948:	4b79      	ldr	r3, [pc, #484]	; (6b30 <errorCheck+0x32c>)
    694a:	681a      	ldr	r2, [r3, #0]
    694c:	4b79      	ldr	r3, [pc, #484]	; (6b34 <errorCheck+0x330>)
    694e:	1c10      	adds	r0, r2, #0
    6950:	21c8      	movs	r1, #200	; 0xc8
    6952:	1c1a      	adds	r2, r3, #0
    6954:	f7ff feb6 	bl	66c4 <checkCurrent>
    6958:	1c03      	adds	r3, r0, #0
    695a:	60fb      	str	r3, [r7, #12]
		if(flag == -2) setErrorVal(retError, error_overcurrent);
    695c:	68fb      	ldr	r3, [r7, #12]
    695e:	3302      	adds	r3, #2
    6960:	d109      	bne.n	6976 <errorCheck+0x172>
    6962:	1c3b      	adds	r3, r7, #0
    6964:	3316      	adds	r3, #22
    6966:	781b      	ldrb	r3, [r3, #0]
    6968:	2b06      	cmp	r3, #6
    696a:	d810      	bhi.n	698e <errorCheck+0x18a>
    696c:	1c3b      	adds	r3, r7, #0
    696e:	3316      	adds	r3, #22
    6970:	2207      	movs	r2, #7
    6972:	701a      	strb	r2, [r3, #0]
    6974:	e00b      	b.n	698e <errorCheck+0x18a>
		else if(flag == -1) setErrorVal(retError, error_undercurrent);
    6976:	68fb      	ldr	r3, [r7, #12]
    6978:	3301      	adds	r3, #1
    697a:	d108      	bne.n	698e <errorCheck+0x18a>
    697c:	1c3b      	adds	r3, r7, #0
    697e:	3316      	adds	r3, #22
    6980:	781b      	ldrb	r3, [r3, #0]
    6982:	2b00      	cmp	r3, #0
    6984:	d103      	bne.n	698e <errorCheck+0x18a>
    6986:	1c3b      	adds	r3, r7, #0
    6988:	3316      	adds	r3, #22
    698a:	2201      	movs	r2, #1
    698c:	701a      	strb	r2, [r3, #0]

		if(predriverError() && (retError < error_FFpin))
    698e:	4b6a      	ldr	r3, [pc, #424]	; (6b38 <errorCheck+0x334>)
    6990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6992:	1c18      	adds	r0, r3, #0
    6994:	f7fd f8fc 	bl	3b90 <BitIoLdd3_GetVal>
    6998:	1c03      	adds	r3, r0, #0
    699a:	2b00      	cmp	r3, #0
    699c:	d108      	bne.n	69b0 <errorCheck+0x1ac>
    699e:	4b66      	ldr	r3, [pc, #408]	; (6b38 <errorCheck+0x334>)
    69a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    69a2:	1c18      	adds	r0, r3, #0
    69a4:	f7fd f882 	bl	3aac <BitIoLdd4_GetVal>
    69a8:	1c03      	adds	r3, r0, #0
    69aa:	2b00      	cmp	r3, #0
    69ac:	d100      	bne.n	69b0 <errorCheck+0x1ac>
    69ae:	e074      	b.n	6a9a <errorCheck+0x296>
    69b0:	1c3b      	adds	r3, r7, #0
    69b2:	3316      	adds	r3, #22
    69b4:	781b      	ldrb	r3, [r3, #0]
    69b6:	2b02      	cmp	r3, #2
    69b8:	d900      	bls.n	69bc <errorCheck+0x1b8>
    69ba:	e06e      	b.n	6a9a <errorCheck+0x296>
		{
			rdPredriverError();
    69bc:	f7ff fe9c 	bl	66f8 <rdPredriverError>
			setErrorVal(retError, error_FFpin);
    69c0:	1c3b      	adds	r3, r7, #0
    69c2:	3316      	adds	r3, #22
    69c4:	781b      	ldrb	r3, [r3, #0]
    69c6:	2b02      	cmp	r3, #2
    69c8:	d867      	bhi.n	6a9a <errorCheck+0x296>
    69ca:	1c3b      	adds	r3, r7, #0
    69cc:	3316      	adds	r3, #22
    69ce:	2203      	movs	r2, #3
    69d0:	701a      	strb	r2, [r3, #0]
		}
		
		break;
    69d2:	e062      	b.n	6a9a <errorCheck+0x296>
	case DRV_DOWN:
		aveCurrent = currBuff_Average(&gCurrentBuffer);
    69d4:	4b59      	ldr	r3, [pc, #356]	; (6b3c <errorCheck+0x338>)
    69d6:	1c18      	adds	r0, r3, #0
    69d8:	f000 fa18 	bl	6e0c <currBuff_Average>
    69dc:	1c03      	adds	r3, r0, #0
    69de:	60bb      	str	r3, [r7, #8]
		if(aveCurrent != -1) gAveCurrent = aveCurrent;
    69e0:	68bb      	ldr	r3, [r7, #8]
    69e2:	3301      	adds	r3, #1
    69e4:	d002      	beq.n	69ec <errorCheck+0x1e8>
    69e6:	68ba      	ldr	r2, [r7, #8]
    69e8:	4b55      	ldr	r3, [pc, #340]	; (6b40 <errorCheck+0x33c>)
    69ea:	601a      	str	r2, [r3, #0]
		flag = checkCurrent(gAveCurrent, MIN_AVE_CURRENT, MAX_AVE_CURRENT); 
    69ec:	4b54      	ldr	r3, [pc, #336]	; (6b40 <errorCheck+0x33c>)
    69ee:	6819      	ldr	r1, [r3, #0]
    69f0:	23af      	movs	r3, #175	; 0xaf
    69f2:	009a      	lsls	r2, r3, #2
    69f4:	4b53      	ldr	r3, [pc, #332]	; (6b44 <errorCheck+0x340>)
    69f6:	1c08      	adds	r0, r1, #0
    69f8:	1c11      	adds	r1, r2, #0
    69fa:	1c1a      	adds	r2, r3, #0
    69fc:	f7ff fe62 	bl	66c4 <checkCurrent>
    6a00:	1c03      	adds	r3, r0, #0
    6a02:	60fb      	str	r3, [r7, #12]
		if(flag == -2) setErrorVal(retError, error_overcurrent);
    6a04:	68fb      	ldr	r3, [r7, #12]
    6a06:	3302      	adds	r3, #2
    6a08:	d108      	bne.n	6a1c <errorCheck+0x218>
    6a0a:	1c3b      	adds	r3, r7, #0
    6a0c:	3316      	adds	r3, #22
    6a0e:	781b      	ldrb	r3, [r3, #0]
    6a10:	2b06      	cmp	r3, #6
    6a12:	d803      	bhi.n	6a1c <errorCheck+0x218>
    6a14:	1c3b      	adds	r3, r7, #0
    6a16:	3316      	adds	r3, #22
    6a18:	2207      	movs	r2, #7
    6a1a:	701a      	strb	r2, [r3, #0]
		//else if(flag == -1) setErrorVal(retError, error_undercurrent);

		flag = checkCurrent(gCurrent, MIN_INST_CURRENT, MAX_INST_CURRENT); 
    6a1c:	4b44      	ldr	r3, [pc, #272]	; (6b30 <errorCheck+0x32c>)
    6a1e:	681a      	ldr	r2, [r3, #0]
    6a20:	4b44      	ldr	r3, [pc, #272]	; (6b34 <errorCheck+0x330>)
    6a22:	1c10      	adds	r0, r2, #0
    6a24:	21c8      	movs	r1, #200	; 0xc8
    6a26:	1c1a      	adds	r2, r3, #0
    6a28:	f7ff fe4c 	bl	66c4 <checkCurrent>
    6a2c:	1c03      	adds	r3, r0, #0
    6a2e:	60fb      	str	r3, [r7, #12]
		if(flag == -2) setErrorVal(retError, error_overcurrent);
    6a30:	68fb      	ldr	r3, [r7, #12]
    6a32:	3302      	adds	r3, #2
    6a34:	d108      	bne.n	6a48 <errorCheck+0x244>
    6a36:	1c3b      	adds	r3, r7, #0
    6a38:	3316      	adds	r3, #22
    6a3a:	781b      	ldrb	r3, [r3, #0]
    6a3c:	2b06      	cmp	r3, #6
    6a3e:	d803      	bhi.n	6a48 <errorCheck+0x244>
    6a40:	1c3b      	adds	r3, r7, #0
    6a42:	3316      	adds	r3, #22
    6a44:	2207      	movs	r2, #7
    6a46:	701a      	strb	r2, [r3, #0]
		//else if(flag == -1) setErrorVal(retError, error_undercurrent);

		if(predriverError() && (retError < error_FFpin))
    6a48:	4b3b      	ldr	r3, [pc, #236]	; (6b38 <errorCheck+0x334>)
    6a4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6a4c:	1c18      	adds	r0, r3, #0
    6a4e:	f7fd f89f 	bl	3b90 <BitIoLdd3_GetVal>
    6a52:	1c03      	adds	r3, r0, #0
    6a54:	2b00      	cmp	r3, #0
    6a56:	d107      	bne.n	6a68 <errorCheck+0x264>
    6a58:	4b37      	ldr	r3, [pc, #220]	; (6b38 <errorCheck+0x334>)
    6a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6a5c:	1c18      	adds	r0, r3, #0
    6a5e:	f7fd f825 	bl	3aac <BitIoLdd4_GetVal>
    6a62:	1c03      	adds	r3, r0, #0
    6a64:	2b00      	cmp	r3, #0
    6a66:	d01a      	beq.n	6a9e <errorCheck+0x29a>
    6a68:	1c3b      	adds	r3, r7, #0
    6a6a:	3316      	adds	r3, #22
    6a6c:	781b      	ldrb	r3, [r3, #0]
    6a6e:	2b02      	cmp	r3, #2
    6a70:	d815      	bhi.n	6a9e <errorCheck+0x29a>
		{
			rdPredriverError();
    6a72:	f7ff fe41 	bl	66f8 <rdPredriverError>
			setErrorVal(retError, error_FFpin);
    6a76:	1c3b      	adds	r3, r7, #0
    6a78:	3316      	adds	r3, #22
    6a7a:	781b      	ldrb	r3, [r3, #0]
    6a7c:	2b02      	cmp	r3, #2
    6a7e:	d80e      	bhi.n	6a9e <errorCheck+0x29a>
    6a80:	1c3b      	adds	r3, r7, #0
    6a82:	3316      	adds	r3, #22
    6a84:	2203      	movs	r2, #3
    6a86:	701a      	strb	r2, [r3, #0]
		}
		
		break;
    6a88:	e009      	b.n	6a9e <errorCheck+0x29a>
	case DRV_ERROR:
		break;
	default:
		break;
    6a8a:	46c0      	nop			; (mov r8, r8)
    6a8c:	e008      	b.n	6aa0 <errorCheck+0x29c>
	switch(curState)
	{
	case DRV_NULL:
	case DRV_HALT:
	case DRV_ALIGNMENT:
		break;
    6a8e:	46c0      	nop			; (mov r8, r8)
    6a90:	e006      	b.n	6aa0 <errorCheck+0x29c>
	case DRV_START:
		flag = checkCurrent(gCurrent, MIN_INST_CURRENT, MAX_INST_CURRENT); 
		if(flag == -2) setErrorVal(retError, error_overcurrent);
		//else if(flag == -1) setErrorVal(retError, error_undercurrent);
		
		break;
    6a92:	46c0      	nop			; (mov r8, r8)
    6a94:	e004      	b.n	6aa0 <errorCheck+0x29c>
		{
			rdPredriverError();
			setErrorVal(retError, error_FFpin);
		}
		
		break;
    6a96:	46c0      	nop			; (mov r8, r8)
    6a98:	e002      	b.n	6aa0 <errorCheck+0x29c>
		{
			rdPredriverError();
			setErrorVal(retError, error_FFpin);
		}
		
		break;
    6a9a:	46c0      	nop			; (mov r8, r8)
    6a9c:	e000      	b.n	6aa0 <errorCheck+0x29c>
		{
			rdPredriverError();
			setErrorVal(retError, error_FFpin);
		}
		
		break;
    6a9e:	46c0      	nop			; (mov r8, r8)
		break;
	default:
		break;
	}

	errArr[errIndex++] = retError;
    6aa0:	4b29      	ldr	r3, [pc, #164]	; (6b48 <errorCheck+0x344>)
    6aa2:	681b      	ldr	r3, [r3, #0]
    6aa4:	4a29      	ldr	r2, [pc, #164]	; (6b4c <errorCheck+0x348>)
    6aa6:	1c39      	adds	r1, r7, #0
    6aa8:	3116      	adds	r1, #22
    6aaa:	7809      	ldrb	r1, [r1, #0]
    6aac:	54d1      	strb	r1, [r2, r3]
    6aae:	1c5a      	adds	r2, r3, #1
    6ab0:	4b25      	ldr	r3, [pc, #148]	; (6b48 <errorCheck+0x344>)
    6ab2:	601a      	str	r2, [r3, #0]
	if(errIndex >= 5) errIndex = 0;
    6ab4:	4b24      	ldr	r3, [pc, #144]	; (6b48 <errorCheck+0x344>)
    6ab6:	681b      	ldr	r3, [r3, #0]
    6ab8:	2b04      	cmp	r3, #4
    6aba:	dd02      	ble.n	6ac2 <errorCheck+0x2be>
    6abc:	4b22      	ldr	r3, [pc, #136]	; (6b48 <errorCheck+0x344>)
    6abe:	2200      	movs	r2, #0
    6ac0:	601a      	str	r2, [r3, #0]

	err = error_null;
    6ac2:	1c3b      	adds	r3, r7, #0
    6ac4:	3317      	adds	r3, #23
    6ac6:	2200      	movs	r2, #0
    6ac8:	701a      	strb	r2, [r3, #0]
	for(i = 0;i < 5;i++)  //55
    6aca:	2300      	movs	r3, #0
    6acc:	613b      	str	r3, [r7, #16]
    6ace:	e01d      	b.n	6b0c <errorCheck+0x308>
	{
		if(errArr[i] == error_null)
    6ad0:	4a1e      	ldr	r2, [pc, #120]	; (6b4c <errorCheck+0x348>)
    6ad2:	693b      	ldr	r3, [r7, #16]
    6ad4:	18d3      	adds	r3, r2, r3
    6ad6:	781b      	ldrb	r3, [r3, #0]
    6ad8:	2b00      	cmp	r3, #0
    6ada:	d104      	bne.n	6ae6 <errorCheck+0x2e2>
		{
			err = error_null;
    6adc:	1c3b      	adds	r3, r7, #0
    6ade:	3317      	adds	r3, #23
    6ae0:	2200      	movs	r2, #0
    6ae2:	701a      	strb	r2, [r3, #0]
			break;
    6ae4:	e015      	b.n	6b12 <errorCheck+0x30e>
		}
		else
		{
			if(err < errArr[i]) err = errArr[i];
    6ae6:	4a19      	ldr	r2, [pc, #100]	; (6b4c <errorCheck+0x348>)
    6ae8:	693b      	ldr	r3, [r7, #16]
    6aea:	18d3      	adds	r3, r2, r3
    6aec:	781b      	ldrb	r3, [r3, #0]
    6aee:	1c3a      	adds	r2, r7, #0
    6af0:	3217      	adds	r2, #23
    6af2:	7812      	ldrb	r2, [r2, #0]
    6af4:	429a      	cmp	r2, r3
    6af6:	d206      	bcs.n	6b06 <errorCheck+0x302>
    6af8:	1c3b      	adds	r3, r7, #0
    6afa:	3317      	adds	r3, #23
    6afc:	4913      	ldr	r1, [pc, #76]	; (6b4c <errorCheck+0x348>)
    6afe:	693a      	ldr	r2, [r7, #16]
    6b00:	188a      	adds	r2, r1, r2
    6b02:	7812      	ldrb	r2, [r2, #0]
    6b04:	701a      	strb	r2, [r3, #0]

	errArr[errIndex++] = retError;
	if(errIndex >= 5) errIndex = 0;

	err = error_null;
	for(i = 0;i < 5;i++)  //55
    6b06:	693b      	ldr	r3, [r7, #16]
    6b08:	3301      	adds	r3, #1
    6b0a:	613b      	str	r3, [r7, #16]
    6b0c:	693b      	ldr	r3, [r7, #16]
    6b0e:	2b04      	cmp	r3, #4
    6b10:	ddde      	ble.n	6ad0 <errorCheck+0x2cc>
	//{
	//	for(i = 0;i < 5;i++)
	//		errArr[i] = error_null;
	//}

	retError = err;
    6b12:	1c3b      	adds	r3, r7, #0
    6b14:	3316      	adds	r3, #22
    6b16:	1c3a      	adds	r2, r7, #0
    6b18:	3217      	adds	r2, #23
    6b1a:	7812      	ldrb	r2, [r2, #0]
    6b1c:	701a      	strb	r2, [r3, #0]
	
	return retError;
    6b1e:	1c3b      	adds	r3, r7, #0
    6b20:	3316      	adds	r3, #22
    6b22:	781b      	ldrb	r3, [r3, #0]
}
    6b24:	1c18      	adds	r0, r3, #0
    6b26:	46bd      	mov	sp, r7
    6b28:	b007      	add	sp, #28
    6b2a:	bd90      	pop	{r4, r7, pc}
    6b2c:	000085f8 	.word	0x000085f8
    6b30:	1ffff188 	.word	0x1ffff188
    6b34:	00000bb8 	.word	0x00000bb8
    6b38:	1ffff074 	.word	0x1ffff074
    6b3c:	1ffff1e4 	.word	0x1ffff1e4
    6b40:	1ffff18c 	.word	0x1ffff18c
    6b44:	00000923 	.word	0x00000923
    6b48:	1ffff1a4 	.word	0x1ffff1a4
    6b4c:	1ffff1a8 	.word	0x1ffff1a8

00006b50 <errorFilter>:

DRV_ERROR_VAL errorFilter(DRV_STATE curState, DRV_ERROR_VAL error)
{
    6b50:	b580      	push	{r7, lr}
    6b52:	b084      	sub	sp, #16
    6b54:	af00      	add	r7, sp, #0
    6b56:	1c0a      	adds	r2, r1, #0
    6b58:	1dfb      	adds	r3, r7, #7
    6b5a:	1c01      	adds	r1, r0, #0
    6b5c:	7019      	strb	r1, [r3, #0]
    6b5e:	1dbb      	adds	r3, r7, #6
    6b60:	701a      	strb	r2, [r3, #0]
	DRV_ERROR_VAL retError = error;
    6b62:	1c3b      	adds	r3, r7, #0
    6b64:	330f      	adds	r3, #15
    6b66:	1dba      	adds	r2, r7, #6
    6b68:	7812      	ldrb	r2, [r2, #0]
    6b6a:	701a      	strb	r2, [r3, #0]

	switch(curState)
    6b6c:	1dfb      	adds	r3, r7, #7
    6b6e:	781b      	ldrb	r3, [r3, #0]
    6b70:	2b08      	cmp	r3, #8
    6b72:	d900      	bls.n	6b76 <errorFilter+0x26>
    6b74:	e062      	b.n	6c3c <errorFilter+0xec>
    6b76:	009a      	lsls	r2, r3, #2
    6b78:	4b34      	ldr	r3, [pc, #208]	; (6c4c <errorFilter+0xfc>)
    6b7a:	18d3      	adds	r3, r2, r3
    6b7c:	681b      	ldr	r3, [r3, #0]
    6b7e:	469f      	mov	pc, r3
	{
	case DRV_NULL:
		retError = error_null;
    6b80:	1c3b      	adds	r3, r7, #0
    6b82:	330f      	adds	r3, #15
    6b84:	2200      	movs	r2, #0
    6b86:	701a      	strb	r2, [r3, #0]
		break;
    6b88:	e058      	b.n	6c3c <errorFilter+0xec>
	case DRV_HALT:
		if((error != error_overvoltage)&&(error != error_undervoltage))
    6b8a:	1dbb      	adds	r3, r7, #6
    6b8c:	781b      	ldrb	r3, [r3, #0]
    6b8e:	2b06      	cmp	r3, #6
    6b90:	d04d      	beq.n	6c2e <errorFilter+0xde>
    6b92:	1dbb      	adds	r3, r7, #6
    6b94:	781b      	ldrb	r3, [r3, #0]
    6b96:	2b05      	cmp	r3, #5
    6b98:	d049      	beq.n	6c2e <errorFilter+0xde>
		{
			retError = error_null;
    6b9a:	1c3b      	adds	r3, r7, #0
    6b9c:	330f      	adds	r3, #15
    6b9e:	2200      	movs	r2, #0
    6ba0:	701a      	strb	r2, [r3, #0]
		}
		break;
    6ba2:	e044      	b.n	6c2e <errorFilter+0xde>
	case DRV_ALIGNMENT:
		if((error != error_overvoltage)&&(error != error_undervoltage)&(error != error_FFpin))
    6ba4:	1dbb      	adds	r3, r7, #6
    6ba6:	781b      	ldrb	r3, [r3, #0]
    6ba8:	2b06      	cmp	r3, #6
    6baa:	d042      	beq.n	6c32 <errorFilter+0xe2>
    6bac:	1dbb      	adds	r3, r7, #6
    6bae:	781b      	ldrb	r3, [r3, #0]
    6bb0:	3b05      	subs	r3, #5
    6bb2:	1e5a      	subs	r2, r3, #1
    6bb4:	4193      	sbcs	r3, r2
    6bb6:	b2db      	uxtb	r3, r3
    6bb8:	1dba      	adds	r2, r7, #6
    6bba:	7812      	ldrb	r2, [r2, #0]
    6bbc:	3a03      	subs	r2, #3
    6bbe:	1e51      	subs	r1, r2, #1
    6bc0:	418a      	sbcs	r2, r1
    6bc2:	b2d2      	uxtb	r2, r2
    6bc4:	4013      	ands	r3, r2
    6bc6:	b2db      	uxtb	r3, r3
    6bc8:	2b00      	cmp	r3, #0
    6bca:	d032      	beq.n	6c32 <errorFilter+0xe2>
		{
			retError = error_null;
    6bcc:	1c3b      	adds	r3, r7, #0
    6bce:	330f      	adds	r3, #15
    6bd0:	2200      	movs	r2, #0
    6bd2:	701a      	strb	r2, [r3, #0]
		}
		break;
    6bd4:	e02d      	b.n	6c32 <errorFilter+0xe2>
	case DRV_START:
		if((error != error_overvoltage)&&(error != error_undervoltage)&&(error != error_FFpin))
    6bd6:	1dbb      	adds	r3, r7, #6
    6bd8:	781b      	ldrb	r3, [r3, #0]
    6bda:	2b06      	cmp	r3, #6
    6bdc:	d02b      	beq.n	6c36 <errorFilter+0xe6>
    6bde:	1dbb      	adds	r3, r7, #6
    6be0:	781b      	ldrb	r3, [r3, #0]
    6be2:	2b05      	cmp	r3, #5
    6be4:	d027      	beq.n	6c36 <errorFilter+0xe6>
    6be6:	1dbb      	adds	r3, r7, #6
    6be8:	781b      	ldrb	r3, [r3, #0]
    6bea:	2b03      	cmp	r3, #3
    6bec:	d023      	beq.n	6c36 <errorFilter+0xe6>
		{
			retError = error_null;
    6bee:	1c3b      	adds	r3, r7, #0
    6bf0:	330f      	adds	r3, #15
    6bf2:	2200      	movs	r2, #0
    6bf4:	701a      	strb	r2, [r3, #0]
		}
		break;
    6bf6:	e01e      	b.n	6c36 <errorFilter+0xe6>
	case DRV_STABLE:
	case DRV_RUN:
	case DRV_DOWN:
	case DRV_NOWATER:
		if((error != error_overvoltage)&&(error != error_undervoltage)&&(error != error_FFpin)&&
    6bf8:	1dbb      	adds	r3, r7, #6
    6bfa:	781b      	ldrb	r3, [r3, #0]
    6bfc:	2b06      	cmp	r3, #6
    6bfe:	d01c      	beq.n	6c3a <errorFilter+0xea>
    6c00:	1dbb      	adds	r3, r7, #6
    6c02:	781b      	ldrb	r3, [r3, #0]
    6c04:	2b05      	cmp	r3, #5
    6c06:	d018      	beq.n	6c3a <errorFilter+0xea>
    6c08:	1dbb      	adds	r3, r7, #6
    6c0a:	781b      	ldrb	r3, [r3, #0]
    6c0c:	2b03      	cmp	r3, #3
    6c0e:	d014      	beq.n	6c3a <errorFilter+0xea>
    6c10:	1dbb      	adds	r3, r7, #6
    6c12:	781b      	ldrb	r3, [r3, #0]
    6c14:	2b04      	cmp	r3, #4
    6c16:	d010      	beq.n	6c3a <errorFilter+0xea>
			(error != error_lostzc)&&(error != error_overcurrent))
    6c18:	1dbb      	adds	r3, r7, #6
    6c1a:	781b      	ldrb	r3, [r3, #0]
    6c1c:	2b07      	cmp	r3, #7
    6c1e:	d00c      	beq.n	6c3a <errorFilter+0xea>
		{
			retError = error_null;
    6c20:	1c3b      	adds	r3, r7, #0
    6c22:	330f      	adds	r3, #15
    6c24:	2200      	movs	r2, #0
    6c26:	701a      	strb	r2, [r3, #0]
		}
		break;
    6c28:	e007      	b.n	6c3a <errorFilter+0xea>
			retError = error_null;
		}
		break;
#endif
	case DRV_ERROR:
		break;
    6c2a:	46c0      	nop			; (mov r8, r8)
    6c2c:	e006      	b.n	6c3c <errorFilter+0xec>
	case DRV_HALT:
		if((error != error_overvoltage)&&(error != error_undervoltage))
		{
			retError = error_null;
		}
		break;
    6c2e:	46c0      	nop			; (mov r8, r8)
    6c30:	e004      	b.n	6c3c <errorFilter+0xec>
	case DRV_ALIGNMENT:
		if((error != error_overvoltage)&&(error != error_undervoltage)&(error != error_FFpin))
		{
			retError = error_null;
		}
		break;
    6c32:	46c0      	nop			; (mov r8, r8)
    6c34:	e002      	b.n	6c3c <errorFilter+0xec>
	case DRV_START:
		if((error != error_overvoltage)&&(error != error_undervoltage)&&(error != error_FFpin))
		{
			retError = error_null;
		}
		break;
    6c36:	46c0      	nop			; (mov r8, r8)
    6c38:	e000      	b.n	6c3c <errorFilter+0xec>
		if((error != error_overvoltage)&&(error != error_undervoltage)&&(error != error_FFpin)&&
			(error != error_lostzc)&&(error != error_overcurrent))
		{
			retError = error_null;
		}
		break;
    6c3a:	46c0      	nop			; (mov r8, r8)
#endif
	case DRV_ERROR:
		break;
	}
	
	return retError;
    6c3c:	1c3b      	adds	r3, r7, #0
    6c3e:	330f      	adds	r3, #15
    6c40:	781b      	ldrb	r3, [r3, #0]
}
    6c42:	1c18      	adds	r0, r3, #0
    6c44:	46bd      	mov	sp, r7
    6c46:	b004      	add	sp, #16
    6c48:	bd80      	pop	{r7, pc}
    6c4a:	46c0      	nop			; (mov r8, r8)
    6c4c:	0000861c 	.word	0x0000861c

00006c50 <errorHandle>:

DRV_STATE errorHandle(DRV_STATE curState, DRV_ERROR_VAL error)
{
    6c50:	b580      	push	{r7, lr}
    6c52:	b084      	sub	sp, #16
    6c54:	af00      	add	r7, sp, #0
    6c56:	1c0a      	adds	r2, r1, #0
    6c58:	1dfb      	adds	r3, r7, #7
    6c5a:	1c01      	adds	r1, r0, #0
    6c5c:	7019      	strb	r1, [r3, #0]
    6c5e:	1dbb      	adds	r3, r7, #6
    6c60:	701a      	strb	r2, [r3, #0]
	DRV_STATE nextState =curState ;
    6c62:	1c3b      	adds	r3, r7, #0
    6c64:	330f      	adds	r3, #15
    6c66:	1dfa      	adds	r2, r7, #7
    6c68:	7812      	ldrb	r2, [r2, #0]
    6c6a:	701a      	strb	r2, [r3, #0]

	if(error == error_null) return nextState;
    6c6c:	1dbb      	adds	r3, r7, #6
    6c6e:	781b      	ldrb	r3, [r3, #0]
    6c70:	2b00      	cmp	r3, #0
    6c72:	d103      	bne.n	6c7c <errorHandle+0x2c>
    6c74:	1c3b      	adds	r3, r7, #0
    6c76:	330f      	adds	r3, #15
    6c78:	781b      	ldrb	r3, [r3, #0]
    6c7a:	e082      	b.n	6d82 <errorHandle+0x132>

	switch(curState)
    6c7c:	1dfb      	adds	r3, r7, #7
    6c7e:	781b      	ldrb	r3, [r3, #0]
    6c80:	2b08      	cmp	r3, #8
    6c82:	d900      	bls.n	6c86 <errorHandle+0x36>
    6c84:	e07a      	b.n	6d7c <errorHandle+0x12c>
    6c86:	009a      	lsls	r2, r3, #2
    6c88:	4b40      	ldr	r3, [pc, #256]	; (6d8c <errorHandle+0x13c>)
    6c8a:	18d3      	adds	r3, r2, r3
    6c8c:	681b      	ldr	r3, [r3, #0]
    6c8e:	469f      	mov	pc, r3
	{
	case DRV_NULL:
		break;
	case DRV_HALT:
		if((error == error_overvoltage)||(error == error_undervoltage))
    6c90:	1dbb      	adds	r3, r7, #6
    6c92:	781b      	ldrb	r3, [r3, #0]
    6c94:	2b06      	cmp	r3, #6
    6c96:	d004      	beq.n	6ca2 <errorHandle+0x52>
    6c98:	1dbb      	adds	r3, r7, #6
    6c9a:	781b      	ldrb	r3, [r3, #0]
    6c9c:	2b05      	cmp	r3, #5
    6c9e:	d000      	beq.n	6ca2 <errorHandle+0x52>
    6ca0:	e065      	b.n	6d6e <errorHandle+0x11e>
		{
			motor_disable();
    6ca2:	f7fe feef 	bl	5a84 <motor_disable>
			clearMotorState();
    6ca6:	f7ff fce5 	bl	6674 <clearMotorState>
			
			gErrorPeriodCnt = 0;
    6caa:	4b39      	ldr	r3, [pc, #228]	; (6d90 <errorHandle+0x140>)
    6cac:	2200      	movs	r2, #0
    6cae:	601a      	str	r2, [r3, #0]
			nextState = DRV_ERROR;
    6cb0:	1c3b      	adds	r3, r7, #0
    6cb2:	330f      	adds	r3, #15
    6cb4:	2201      	movs	r2, #1
    6cb6:	701a      	strb	r2, [r3, #0]
		}
		break;
    6cb8:	e059      	b.n	6d6e <errorHandle+0x11e>
	case DRV_ALIGNMENT:
		if((error == error_overvoltage)||(error == error_undervoltage)||(error == error_FFpin))
    6cba:	1dbb      	adds	r3, r7, #6
    6cbc:	781b      	ldrb	r3, [r3, #0]
    6cbe:	2b06      	cmp	r3, #6
    6cc0:	d007      	beq.n	6cd2 <errorHandle+0x82>
    6cc2:	1dbb      	adds	r3, r7, #6
    6cc4:	781b      	ldrb	r3, [r3, #0]
    6cc6:	2b05      	cmp	r3, #5
    6cc8:	d003      	beq.n	6cd2 <errorHandle+0x82>
    6cca:	1dbb      	adds	r3, r7, #6
    6ccc:	781b      	ldrb	r3, [r3, #0]
    6cce:	2b03      	cmp	r3, #3
    6cd0:	d14f      	bne.n	6d72 <errorHandle+0x122>
		{
			motor_disable();
    6cd2:	f7fe fed7 	bl	5a84 <motor_disable>
			clearMotorState();
    6cd6:	f7ff fccd 	bl	6674 <clearMotorState>
			
			//motor_brake();
			gErrorPeriodCnt = ERROR_STATE_PERIOD;
    6cda:	4b2d      	ldr	r3, [pc, #180]	; (6d90 <errorHandle+0x140>)
    6cdc:	220a      	movs	r2, #10
    6cde:	601a      	str	r2, [r3, #0]
			nextState = DRV_ERROR;
    6ce0:	1c3b      	adds	r3, r7, #0
    6ce2:	330f      	adds	r3, #15
    6ce4:	2201      	movs	r2, #1
    6ce6:	701a      	strb	r2, [r3, #0]
		}
		break;
    6ce8:	e043      	b.n	6d72 <errorHandle+0x122>
	case DRV_START:
		if((error == error_overvoltage)||(error == error_undervoltage)||(error == error_FFpin))
    6cea:	1dbb      	adds	r3, r7, #6
    6cec:	781b      	ldrb	r3, [r3, #0]
    6cee:	2b06      	cmp	r3, #6
    6cf0:	d007      	beq.n	6d02 <errorHandle+0xb2>
    6cf2:	1dbb      	adds	r3, r7, #6
    6cf4:	781b      	ldrb	r3, [r3, #0]
    6cf6:	2b05      	cmp	r3, #5
    6cf8:	d003      	beq.n	6d02 <errorHandle+0xb2>
    6cfa:	1dbb      	adds	r3, r7, #6
    6cfc:	781b      	ldrb	r3, [r3, #0]
    6cfe:	2b03      	cmp	r3, #3
    6d00:	d139      	bne.n	6d76 <errorHandle+0x126>
		{
			motor_disable();
    6d02:	f7fe febf 	bl	5a84 <motor_disable>
			clearMotorState();
    6d06:	f7ff fcb5 	bl	6674 <clearMotorState>

			//motor_brake();
			gErrorPeriodCnt = ERROR_STATE_PERIOD;
    6d0a:	4b21      	ldr	r3, [pc, #132]	; (6d90 <errorHandle+0x140>)
    6d0c:	220a      	movs	r2, #10
    6d0e:	601a      	str	r2, [r3, #0]
			nextState = DRV_ERROR;
    6d10:	1c3b      	adds	r3, r7, #0
    6d12:	330f      	adds	r3, #15
    6d14:	2201      	movs	r2, #1
    6d16:	701a      	strb	r2, [r3, #0]
		}
		break;
    6d18:	e02d      	b.n	6d76 <errorHandle+0x126>
	case DRV_STABLE:
	case DRV_RUN:
	case DRV_NOWATER:
	case DRV_DOWN:
		if((error == error_overvoltage)||(error == error_undervoltage)||(error == error_FFpin)||
    6d1a:	1dbb      	adds	r3, r7, #6
    6d1c:	781b      	ldrb	r3, [r3, #0]
    6d1e:	2b06      	cmp	r3, #6
    6d20:	d00f      	beq.n	6d42 <errorHandle+0xf2>
    6d22:	1dbb      	adds	r3, r7, #6
    6d24:	781b      	ldrb	r3, [r3, #0]
    6d26:	2b05      	cmp	r3, #5
    6d28:	d00b      	beq.n	6d42 <errorHandle+0xf2>
    6d2a:	1dbb      	adds	r3, r7, #6
    6d2c:	781b      	ldrb	r3, [r3, #0]
    6d2e:	2b03      	cmp	r3, #3
    6d30:	d007      	beq.n	6d42 <errorHandle+0xf2>
    6d32:	1dbb      	adds	r3, r7, #6
    6d34:	781b      	ldrb	r3, [r3, #0]
    6d36:	2b04      	cmp	r3, #4
    6d38:	d003      	beq.n	6d42 <errorHandle+0xf2>
			(error == error_lostzc)||(error == error_overcurrent))
    6d3a:	1dbb      	adds	r3, r7, #6
    6d3c:	781b      	ldrb	r3, [r3, #0]
    6d3e:	2b07      	cmp	r3, #7
    6d40:	d11b      	bne.n	6d7a <errorHandle+0x12a>
		{
			motor_disable();
    6d42:	f7fe fe9f 	bl	5a84 <motor_disable>
			clearMotorState();
    6d46:	f7ff fc95 	bl	6674 <clearMotorState>

			//motor_brake();
			gErrorPeriodCnt = ERROR_STATE_PERIOD;
    6d4a:	4b11      	ldr	r3, [pc, #68]	; (6d90 <errorHandle+0x140>)
    6d4c:	220a      	movs	r2, #10
    6d4e:	601a      	str	r2, [r3, #0]
			if(error == error_overcurrent) gErrorPeriodCnt = ERROR_OVERCURRENT_PERIOD;
    6d50:	1dbb      	adds	r3, r7, #6
    6d52:	781b      	ldrb	r3, [r3, #0]
    6d54:	2b07      	cmp	r3, #7
    6d56:	d103      	bne.n	6d60 <errorHandle+0x110>
    6d58:	4b0d      	ldr	r3, [pc, #52]	; (6d90 <errorHandle+0x140>)
    6d5a:	2296      	movs	r2, #150	; 0x96
    6d5c:	0052      	lsls	r2, r2, #1
    6d5e:	601a      	str	r2, [r3, #0]
			
			nextState = DRV_ERROR;
    6d60:	1c3b      	adds	r3, r7, #0
    6d62:	330f      	adds	r3, #15
    6d64:	2201      	movs	r2, #1
    6d66:	701a      	strb	r2, [r3, #0]
		}
		break;
    6d68:	e007      	b.n	6d7a <errorHandle+0x12a>
	if(error == error_null) return nextState;

	switch(curState)
	{
	case DRV_NULL:
		break;
    6d6a:	46c0      	nop			; (mov r8, r8)
    6d6c:	e006      	b.n	6d7c <errorHandle+0x12c>
			clearMotorState();
			
			gErrorPeriodCnt = 0;
			nextState = DRV_ERROR;
		}
		break;
    6d6e:	46c0      	nop			; (mov r8, r8)
    6d70:	e004      	b.n	6d7c <errorHandle+0x12c>
			
			//motor_brake();
			gErrorPeriodCnt = ERROR_STATE_PERIOD;
			nextState = DRV_ERROR;
		}
		break;
    6d72:	46c0      	nop			; (mov r8, r8)
    6d74:	e002      	b.n	6d7c <errorHandle+0x12c>

			//motor_brake();
			gErrorPeriodCnt = ERROR_STATE_PERIOD;
			nextState = DRV_ERROR;
		}
		break;
    6d76:	46c0      	nop			; (mov r8, r8)
    6d78:	e000      	b.n	6d7c <errorHandle+0x12c>
			gErrorPeriodCnt = ERROR_STATE_PERIOD;
			if(error == error_overcurrent) gErrorPeriodCnt = ERROR_OVERCURRENT_PERIOD;
			
			nextState = DRV_ERROR;
		}
		break;
    6d7a:	46c0      	nop			; (mov r8, r8)
	case DRV_ERROR:
		break;
	}
	
	return nextState;
    6d7c:	1c3b      	adds	r3, r7, #0
    6d7e:	330f      	adds	r3, #15
    6d80:	781b      	ldrb	r3, [r3, #0]
}
    6d82:	1c18      	adds	r0, r3, #0
    6d84:	46bd      	mov	sp, r7
    6d86:	b004      	add	sp, #16
    6d88:	bd80      	pop	{r7, pc}
    6d8a:	46c0      	nop			; (mov r8, r8)
    6d8c:	00008640 	.word	0x00008640
    6d90:	1ffff198 	.word	0x1ffff198

00006d94 <currBuff_Clear>:
#include "currentbuffer.h"

static int enCritical = 0;

int currBuff_Clear(tagCurrentBuffer *pBuf)
{
    6d94:	b580      	push	{r7, lr}
    6d96:	b084      	sub	sp, #16
    6d98:	af00      	add	r7, sp, #0
    6d9a:	6078      	str	r0, [r7, #4]
	int i;

	if(enCritical != 0) return -1; // -1
    6d9c:	4b1a      	ldr	r3, [pc, #104]	; (6e08 <currBuff_Clear+0x74>)
    6d9e:	681b      	ldr	r3, [r3, #0]
    6da0:	2b00      	cmp	r3, #0
    6da2:	d002      	beq.n	6daa <currBuff_Clear+0x16>
    6da4:	2301      	movs	r3, #1
    6da6:	425b      	negs	r3, r3
    6da8:	e02a      	b.n	6e00 <currBuff_Clear+0x6c>
	else enCritical++;
    6daa:	4b17      	ldr	r3, [pc, #92]	; (6e08 <currBuff_Clear+0x74>)
    6dac:	681b      	ldr	r3, [r3, #0]
    6dae:	1c5a      	adds	r2, r3, #1
    6db0:	4b15      	ldr	r3, [pc, #84]	; (6e08 <currBuff_Clear+0x74>)
    6db2:	601a      	str	r2, [r3, #0]
	
	if(NULL != pBuf)
    6db4:	687b      	ldr	r3, [r7, #4]
    6db6:	2b00      	cmp	r3, #0
    6db8:	d01a      	beq.n	6df0 <currBuff_Clear+0x5c>
	{
		pBuf->head = 0;
    6dba:	687b      	ldr	r3, [r7, #4]
    6dbc:	2200      	movs	r2, #0
    6dbe:	701a      	strb	r2, [r3, #0]
		pBuf->tail = 0;
    6dc0:	687b      	ldr	r3, [r7, #4]
    6dc2:	2200      	movs	r2, #0
    6dc4:	705a      	strb	r2, [r3, #1]
		pBuf->cnt = 0;
    6dc6:	687b      	ldr	r3, [r7, #4]
    6dc8:	2200      	movs	r2, #0
    6dca:	709a      	strb	r2, [r3, #2]
		pBuf->max = 0;
    6dcc:	687b      	ldr	r3, [r7, #4]
    6dce:	2200      	movs	r2, #0
    6dd0:	605a      	str	r2, [r3, #4]

		for(i = 0;i < CURR_BUFF_MAX;i++) pBuf->buffer[i] = 0;
    6dd2:	2300      	movs	r3, #0
    6dd4:	60fb      	str	r3, [r7, #12]
    6dd6:	e008      	b.n	6dea <currBuff_Clear+0x56>
    6dd8:	687b      	ldr	r3, [r7, #4]
    6dda:	68fa      	ldr	r2, [r7, #12]
    6ddc:	3202      	adds	r2, #2
    6dde:	0092      	lsls	r2, r2, #2
    6de0:	2100      	movs	r1, #0
    6de2:	50d1      	str	r1, [r2, r3]
    6de4:	68fb      	ldr	r3, [r7, #12]
    6de6:	3301      	adds	r3, #1
    6de8:	60fb      	str	r3, [r7, #12]
    6dea:	68fb      	ldr	r3, [r7, #12]
    6dec:	2b4f      	cmp	r3, #79	; 0x4f
    6dee:	ddf3      	ble.n	6dd8 <currBuff_Clear+0x44>
	}

	if(enCritical != 0) enCritical = 0;
    6df0:	4b05      	ldr	r3, [pc, #20]	; (6e08 <currBuff_Clear+0x74>)
    6df2:	681b      	ldr	r3, [r3, #0]
    6df4:	2b00      	cmp	r3, #0
    6df6:	d002      	beq.n	6dfe <currBuff_Clear+0x6a>
    6df8:	4b03      	ldr	r3, [pc, #12]	; (6e08 <currBuff_Clear+0x74>)
    6dfa:	2200      	movs	r2, #0
    6dfc:	601a      	str	r2, [r3, #0]
	return 0;
    6dfe:	2300      	movs	r3, #0
	
}
    6e00:	1c18      	adds	r0, r3, #0
    6e02:	46bd      	mov	sp, r7
    6e04:	b004      	add	sp, #16
    6e06:	bd80      	pop	{r7, pc}
    6e08:	1ffff1b0 	.word	0x1ffff1b0

00006e0c <currBuff_Average>:

int currBuff_Average(tagCurrentBuffer *pBuf)
{
    6e0c:	b580      	push	{r7, lr}
    6e0e:	b086      	sub	sp, #24
    6e10:	af00      	add	r7, sp, #0
    6e12:	6078      	str	r0, [r7, #4]
	int i, j;
	unsigned int sum = 0;
    6e14:	2300      	movs	r3, #0
    6e16:	613b      	str	r3, [r7, #16]
	unsigned int ret = 0;
    6e18:	2300      	movs	r3, #0
    6e1a:	60fb      	str	r3, [r7, #12]

	if(enCritical != 0) return -1; // -1
    6e1c:	4b28      	ldr	r3, [pc, #160]	; (6ec0 <currBuff_Average+0xb4>)
    6e1e:	681b      	ldr	r3, [r3, #0]
    6e20:	2b00      	cmp	r3, #0
    6e22:	d002      	beq.n	6e2a <currBuff_Average+0x1e>
    6e24:	2301      	movs	r3, #1
    6e26:	425b      	negs	r3, r3
    6e28:	e046      	b.n	6eb8 <currBuff_Average+0xac>
	else enCritical++;
    6e2a:	4b25      	ldr	r3, [pc, #148]	; (6ec0 <currBuff_Average+0xb4>)
    6e2c:	681b      	ldr	r3, [r3, #0]
    6e2e:	1c5a      	adds	r2, r3, #1
    6e30:	4b23      	ldr	r3, [pc, #140]	; (6ec0 <currBuff_Average+0xb4>)
    6e32:	601a      	str	r2, [r3, #0]
	
	if((NULL == pBuf) || (pBuf->cnt == 0)) 
    6e34:	687b      	ldr	r3, [r7, #4]
    6e36:	2b00      	cmp	r3, #0
    6e38:	d003      	beq.n	6e42 <currBuff_Average+0x36>
    6e3a:	687b      	ldr	r3, [r7, #4]
    6e3c:	789b      	ldrb	r3, [r3, #2]
    6e3e:	2b00      	cmp	r3, #0
    6e40:	d102      	bne.n	6e48 <currBuff_Average+0x3c>
	{
		ret = 0;
    6e42:	2300      	movs	r3, #0
    6e44:	60fb      	str	r3, [r7, #12]
    6e46:	e02f      	b.n	6ea8 <currBuff_Average+0x9c>
	}
	else
	{
		for(i = 0;i < pBuf->cnt;i++)
    6e48:	2300      	movs	r3, #0
    6e4a:	617b      	str	r3, [r7, #20]
    6e4c:	e01e      	b.n	6e8c <currBuff_Average+0x80>
		{
			j = ((pBuf->head+i)>= CURR_BUFF_MAX) ? (pBuf->head+i-CURR_BUFF_MAX) : (pBuf->head+i);
    6e4e:	687b      	ldr	r3, [r7, #4]
    6e50:	781b      	ldrb	r3, [r3, #0]
    6e52:	1c1a      	adds	r2, r3, #0
    6e54:	697b      	ldr	r3, [r7, #20]
    6e56:	18d3      	adds	r3, r2, r3
    6e58:	2b4f      	cmp	r3, #79	; 0x4f
    6e5a:	dd06      	ble.n	6e6a <currBuff_Average+0x5e>
    6e5c:	687b      	ldr	r3, [r7, #4]
    6e5e:	781b      	ldrb	r3, [r3, #0]
    6e60:	1c1a      	adds	r2, r3, #0
    6e62:	697b      	ldr	r3, [r7, #20]
    6e64:	18d3      	adds	r3, r2, r3
    6e66:	3b50      	subs	r3, #80	; 0x50
    6e68:	e004      	b.n	6e74 <currBuff_Average+0x68>
    6e6a:	687b      	ldr	r3, [r7, #4]
    6e6c:	781b      	ldrb	r3, [r3, #0]
    6e6e:	1c1a      	adds	r2, r3, #0
    6e70:	697b      	ldr	r3, [r7, #20]
    6e72:	18d3      	adds	r3, r2, r3
    6e74:	60bb      	str	r3, [r7, #8]
			sum += pBuf->buffer[j];
    6e76:	687b      	ldr	r3, [r7, #4]
    6e78:	68ba      	ldr	r2, [r7, #8]
    6e7a:	3202      	adds	r2, #2
    6e7c:	0092      	lsls	r2, r2, #2
    6e7e:	58d3      	ldr	r3, [r2, r3]
    6e80:	693a      	ldr	r2, [r7, #16]
    6e82:	18d3      	adds	r3, r2, r3
    6e84:	613b      	str	r3, [r7, #16]
	{
		ret = 0;
	}
	else
	{
		for(i = 0;i < pBuf->cnt;i++)
    6e86:	697b      	ldr	r3, [r7, #20]
    6e88:	3301      	adds	r3, #1
    6e8a:	617b      	str	r3, [r7, #20]
    6e8c:	687b      	ldr	r3, [r7, #4]
    6e8e:	789b      	ldrb	r3, [r3, #2]
    6e90:	1c1a      	adds	r2, r3, #0
    6e92:	697b      	ldr	r3, [r7, #20]
    6e94:	429a      	cmp	r2, r3
    6e96:	dcda      	bgt.n	6e4e <currBuff_Average+0x42>
		{
			j = ((pBuf->head+i)>= CURR_BUFF_MAX) ? (pBuf->head+i-CURR_BUFF_MAX) : (pBuf->head+i);
			sum += pBuf->buffer[j];
		}

		ret = sum/pBuf->cnt;
    6e98:	687b      	ldr	r3, [r7, #4]
    6e9a:	789b      	ldrb	r3, [r3, #2]
    6e9c:	6938      	ldr	r0, [r7, #16]
    6e9e:	1c19      	adds	r1, r3, #0
    6ea0:	f7f9 faca 	bl	438 <__aeabi_uidiv>
    6ea4:	1c03      	adds	r3, r0, #0
    6ea6:	60fb      	str	r3, [r7, #12]
	}

	if(enCritical != 0) enCritical = 0;
    6ea8:	4b05      	ldr	r3, [pc, #20]	; (6ec0 <currBuff_Average+0xb4>)
    6eaa:	681b      	ldr	r3, [r3, #0]
    6eac:	2b00      	cmp	r3, #0
    6eae:	d002      	beq.n	6eb6 <currBuff_Average+0xaa>
    6eb0:	4b03      	ldr	r3, [pc, #12]	; (6ec0 <currBuff_Average+0xb4>)
    6eb2:	2200      	movs	r2, #0
    6eb4:	601a      	str	r2, [r3, #0]
	return ret;
    6eb6:	68fb      	ldr	r3, [r7, #12]
	
}
    6eb8:	1c18      	adds	r0, r3, #0
    6eba:	46bd      	mov	sp, r7
    6ebc:	b006      	add	sp, #24
    6ebe:	bd80      	pop	{r7, pc}
    6ec0:	1ffff1b0 	.word	0x1ffff1b0

00006ec4 <currBuff_Push>:


int currBuff_Push(tagCurrentBuffer *pBuf, unsigned int current)
{
    6ec4:	b580      	push	{r7, lr}
    6ec6:	b082      	sub	sp, #8
    6ec8:	af00      	add	r7, sp, #0
    6eca:	6078      	str	r0, [r7, #4]
    6ecc:	6039      	str	r1, [r7, #0]
	if(enCritical != 0) return -1; // -1
    6ece:	4b2e      	ldr	r3, [pc, #184]	; (6f88 <currBuff_Push+0xc4>)
    6ed0:	681b      	ldr	r3, [r3, #0]
    6ed2:	2b00      	cmp	r3, #0
    6ed4:	d002      	beq.n	6edc <currBuff_Push+0x18>
    6ed6:	2301      	movs	r3, #1
    6ed8:	425b      	negs	r3, r3
    6eda:	e050      	b.n	6f7e <currBuff_Push+0xba>
	else enCritical++;
    6edc:	4b2a      	ldr	r3, [pc, #168]	; (6f88 <currBuff_Push+0xc4>)
    6ede:	681b      	ldr	r3, [r3, #0]
    6ee0:	1c5a      	adds	r2, r3, #1
    6ee2:	4b29      	ldr	r3, [pc, #164]	; (6f88 <currBuff_Push+0xc4>)
    6ee4:	601a      	str	r2, [r3, #0]
	
	if(NULL != pBuf) 
    6ee6:	687b      	ldr	r3, [r7, #4]
    6ee8:	2b00      	cmp	r3, #0
    6eea:	d040      	beq.n	6f6e <currBuff_Push+0xaa>
	{
		if(pBuf->cnt != 0)
    6eec:	687b      	ldr	r3, [r7, #4]
    6eee:	789b      	ldrb	r3, [r3, #2]
    6ef0:	2b00      	cmp	r3, #0
    6ef2:	d01f      	beq.n	6f34 <currBuff_Push+0x70>
		{
			pBuf->tail++;
    6ef4:	687b      	ldr	r3, [r7, #4]
    6ef6:	785b      	ldrb	r3, [r3, #1]
    6ef8:	3301      	adds	r3, #1
    6efa:	b2da      	uxtb	r2, r3
    6efc:	687b      	ldr	r3, [r7, #4]
    6efe:	705a      	strb	r2, [r3, #1]
			if(pBuf->tail >= CURR_BUFF_MAX) pBuf->tail = 0;
    6f00:	687b      	ldr	r3, [r7, #4]
    6f02:	785b      	ldrb	r3, [r3, #1]
    6f04:	2b4f      	cmp	r3, #79	; 0x4f
    6f06:	d902      	bls.n	6f0e <currBuff_Push+0x4a>
    6f08:	687b      	ldr	r3, [r7, #4]
    6f0a:	2200      	movs	r2, #0
    6f0c:	705a      	strb	r2, [r3, #1]

			if(pBuf->tail == pBuf->head) pBuf->head++;
    6f0e:	687b      	ldr	r3, [r7, #4]
    6f10:	785a      	ldrb	r2, [r3, #1]
    6f12:	687b      	ldr	r3, [r7, #4]
    6f14:	781b      	ldrb	r3, [r3, #0]
    6f16:	429a      	cmp	r2, r3
    6f18:	d105      	bne.n	6f26 <currBuff_Push+0x62>
    6f1a:	687b      	ldr	r3, [r7, #4]
    6f1c:	781b      	ldrb	r3, [r3, #0]
    6f1e:	3301      	adds	r3, #1
    6f20:	b2da      	uxtb	r2, r3
    6f22:	687b      	ldr	r3, [r7, #4]
    6f24:	701a      	strb	r2, [r3, #0]
			if(pBuf->head >= CURR_BUFF_MAX) pBuf->head = 0;
    6f26:	687b      	ldr	r3, [r7, #4]
    6f28:	781b      	ldrb	r3, [r3, #0]
    6f2a:	2b4f      	cmp	r3, #79	; 0x4f
    6f2c:	d902      	bls.n	6f34 <currBuff_Push+0x70>
    6f2e:	687b      	ldr	r3, [r7, #4]
    6f30:	2200      	movs	r2, #0
    6f32:	701a      	strb	r2, [r3, #0]
		}

		pBuf->buffer[pBuf->tail] = current;
    6f34:	687b      	ldr	r3, [r7, #4]
    6f36:	785b      	ldrb	r3, [r3, #1]
    6f38:	1c1a      	adds	r2, r3, #0
    6f3a:	687b      	ldr	r3, [r7, #4]
    6f3c:	3202      	adds	r2, #2
    6f3e:	0092      	lsls	r2, r2, #2
    6f40:	6839      	ldr	r1, [r7, #0]
    6f42:	50d1      	str	r1, [r2, r3]
		if(current >= pBuf->max) pBuf->max = current;
    6f44:	687b      	ldr	r3, [r7, #4]
    6f46:	685a      	ldr	r2, [r3, #4]
    6f48:	683b      	ldr	r3, [r7, #0]
    6f4a:	429a      	cmp	r2, r3
    6f4c:	d802      	bhi.n	6f54 <currBuff_Push+0x90>
    6f4e:	687b      	ldr	r3, [r7, #4]
    6f50:	683a      	ldr	r2, [r7, #0]
    6f52:	605a      	str	r2, [r3, #4]

		pBuf->cnt++;
    6f54:	687b      	ldr	r3, [r7, #4]
    6f56:	789b      	ldrb	r3, [r3, #2]
    6f58:	3301      	adds	r3, #1
    6f5a:	b2da      	uxtb	r2, r3
    6f5c:	687b      	ldr	r3, [r7, #4]
    6f5e:	709a      	strb	r2, [r3, #2]
		if(pBuf->cnt > CURR_BUFF_MAX) pBuf->cnt = CURR_BUFF_MAX;
    6f60:	687b      	ldr	r3, [r7, #4]
    6f62:	789b      	ldrb	r3, [r3, #2]
    6f64:	2b50      	cmp	r3, #80	; 0x50
    6f66:	d902      	bls.n	6f6e <currBuff_Push+0xaa>
    6f68:	687b      	ldr	r3, [r7, #4]
    6f6a:	2250      	movs	r2, #80	; 0x50
    6f6c:	709a      	strb	r2, [r3, #2]
	}

	if(enCritical != 0) enCritical = 0;
    6f6e:	4b06      	ldr	r3, [pc, #24]	; (6f88 <currBuff_Push+0xc4>)
    6f70:	681b      	ldr	r3, [r3, #0]
    6f72:	2b00      	cmp	r3, #0
    6f74:	d002      	beq.n	6f7c <currBuff_Push+0xb8>
    6f76:	4b04      	ldr	r3, [pc, #16]	; (6f88 <currBuff_Push+0xc4>)
    6f78:	2200      	movs	r2, #0
    6f7a:	601a      	str	r2, [r3, #0]
	return current;
    6f7c:	683b      	ldr	r3, [r7, #0]

}
    6f7e:	1c18      	adds	r0, r3, #0
    6f80:	46bd      	mov	sp, r7
    6f82:	b002      	add	sp, #8
    6f84:	bd80      	pop	{r7, pc}
    6f86:	46c0      	nop			; (mov r8, r8)
    6f88:	1ffff1b0 	.word	0x1ffff1b0

00006f8c <UnhandledInterrupt>:
**         This ISR services the unhandled common interrupt.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
PE_ISR(UnhandledInterrupt)
{
    6f8c:	b580      	push	{r7, lr}
    6f8e:	af00      	add	r7, sp, #0
  PE_DEBUGHALT();
    6f90:	beff      	bkpt	0x00ff
}
    6f92:	46bd      	mov	sp, r7
    6f94:	bd80      	pop	{r7, pc}
    6f96:	46c0      	nop			; (mov r8, r8)

00006f98 <__init_hardware>:
#if defined(__IAR_SYSTEMS_ICC__)
int __low_level_init()
#elif defined(__CWCC__) | defined(__GNUC__) | defined(__CC_ARM)
void __init_hardware()
#endif
{
    6f98:	b580      	push	{r7, lr}
    6f9a:	af00      	add	r7, sp, #0
  /* Interrupt vector placement initialization */
  #if defined(__IAR_SYSTEMS_ICC__)
  SCB_VTOR = (uint32_t)(&__vector_table); /* Set the interrupt vector table position */
  #elif defined(__CWCC__) | defined(__GNUC__) | defined(__CC_ARM)
  SCB_VTOR = (uint32_t)(&__vect_table); /* Set the interrupt vector table position */
    6f9c:	4a0c      	ldr	r2, [pc, #48]	; (6fd0 <__init_hardware+0x38>)
    6f9e:	490d      	ldr	r1, [pc, #52]	; (6fd4 <__init_hardware+0x3c>)
    6fa0:	4b0d      	ldr	r3, [pc, #52]	; (6fd8 <__init_hardware+0x40>)
    6fa2:	50d1      	str	r1, [r2, r3]
  #endif
  /* Disable the WDOG module */
  #if STARTUP_WDOG
  WDOG_TOVAL = (uint8_t)STARTUP_WDOG_TOVAL_VALUE; /* Disable WDOG */
    6fa4:	4b0d      	ldr	r3, [pc, #52]	; (6fdc <__init_hardware+0x44>)
    6fa6:	2203      	movs	r2, #3
    6fa8:	809a      	strh	r2, [r3, #4]
  WDOG_CS2 = (uint8_t)STARTUP_WDOG_CS2_VALUE; /* Disable WDOG */
    6faa:	4b0c      	ldr	r3, [pc, #48]	; (6fdc <__init_hardware+0x44>)
    6fac:	2201      	movs	r2, #1
    6fae:	705a      	strb	r2, [r3, #1]
  WDOG_CS1 = (uint8_t)STARTUP_WDOG_CS1_VALUE; /* Disable WDOG */
    6fb0:	4b0a      	ldr	r3, [pc, #40]	; (6fdc <__init_hardware+0x44>)
    6fb2:	2220      	movs	r2, #32
    6fb4:	701a      	strb	r2, [r3, #0]
    #if defined(STARTUP_CLOCK_INTERNAL_SLOW_TRIM_ADDRESS)
  }
    #endif /* defined(STARTUP_CLOCK_INTERNAL_SLOW_TRIM_ADDRESS) */
  #endif /* STARTUP_CLOCK_INTERNAL_FAST_TRIM */
  /* SIM_CLKDIV: ??=0,??=0,OUTDIV1=0,??=0,??=0,??=0,OUTDIV2=1,??=0,??=0,??=0,OUTDIV3=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0 */
  SIM_CLKDIV = (SIM_CLKDIV_OUTDIV1(0x00) | SIM_CLKDIV_OUTDIV2_MASK); /* Set the system prescalers to safe value */
    6fb6:	4b0a      	ldr	r3, [pc, #40]	; (6fe0 <__init_hardware+0x48>)
    6fb8:	2280      	movs	r2, #128	; 0x80
    6fba:	0452      	lsls	r2, r2, #17
    6fbc:	625a      	str	r2, [r3, #36]	; 0x24
  CPU_SetClockConfigGenMode(CPU_CLOCK_CONFIG_0);
    6fbe:	2000      	movs	r0, #0
    6fc0:	f000 f86a 	bl	7098 <CPU_SetClockConfigGenMode>
  SIM_CLKDIV = (uint32_t)CPU_ClockConfigDescriptors[CPU_CLOCK_CONFIG_0].SysRegs.SIM_CLKDIV_value; /* Update system prescalers */
    6fc4:	4b06      	ldr	r3, [pc, #24]	; (6fe0 <__init_hardware+0x48>)
    6fc6:	4a07      	ldr	r2, [pc, #28]	; (6fe4 <__init_hardware+0x4c>)
    6fc8:	6892      	ldr	r2, [r2, #8]
    6fca:	625a      	str	r2, [r3, #36]	; 0x24
  #if defined(__IAR_SYSTEMS_ICC__)    
  return 1;
  #endif
}
    6fcc:	46bd      	mov	sp, r7
    6fce:	bd80      	pop	{r7, pc}
    6fd0:	e000e000 	.word	0xe000e000
    6fd4:	00000000 	.word	0x00000000
    6fd8:	00000d08 	.word	0x00000d08
    6fdc:	40052000 	.word	0x40052000
    6fe0:	40048000 	.word	0x40048000
    6fe4:	000086ac 	.word	0x000086ac

00006fe8 <PE_low_level_init>:
**         of the application initialization code.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
void PE_low_level_init(void)
{
    6fe8:	b580      	push	{r7, lr}
    6fea:	af00      	add	r7, sp, #0
  #endif
  
  /* Debug pins port clock gate enable */
  
  #if CPU_SWD_DIO_PIN | CPU_SWD_CLK_PIN
  SIM_SCGC |= (uint32_t)SIM_SCGC_SWD_MASK; /* SWD pins clock gate enable */
    6fec:	4b0e      	ldr	r3, [pc, #56]	; (7028 <PE_low_level_init+0x40>)
    6fee:	4a0e      	ldr	r2, [pc, #56]	; (7028 <PE_low_level_init+0x40>)
    6ff0:	6952      	ldr	r2, [r2, #20]
    6ff2:	2180      	movs	r1, #128	; 0x80
    6ff4:	0189      	lsls	r1, r1, #6
    6ff6:	430a      	orrs	r2, r1
    6ff8:	615a      	str	r2, [r3, #20]
  /* NMI pin initialization */
    
  #if CPU_NMI_PIN
  SIM_SOPT0 |= (uint32_t)SIM_SOPT0_NMIE_MASK; /* Enable NMI pin */
  #else
  SIM_SOPT0 &= (uint32_t)~(uint32_t)SIM_SOPT0_NMIE_MASK; /* Disable NMI pin */
    6ffa:	4b0b      	ldr	r3, [pc, #44]	; (7028 <PE_low_level_init+0x40>)
    6ffc:	4a0a      	ldr	r2, [pc, #40]	; (7028 <PE_low_level_init+0x40>)
    6ffe:	6852      	ldr	r2, [r2, #4]
    7000:	2102      	movs	r1, #2
    7002:	438a      	bics	r2, r1
    7004:	605a      	str	r2, [r3, #4]
  #endif /* CPU_NMI_PIN */

  /* Reset pin initialization */
    
  #if CPU_RESET_PIN
  SIM_SOPT0 |= (uint32_t)SIM_SOPT0_RSTPE_MASK; /* Enable Reset pin */
    7006:	4b08      	ldr	r3, [pc, #32]	; (7028 <PE_low_level_init+0x40>)
    7008:	4a07      	ldr	r2, [pc, #28]	; (7028 <PE_low_level_init+0x40>)
    700a:	6852      	ldr	r2, [r2, #4]
    700c:	2104      	movs	r1, #4
    700e:	430a      	orrs	r2, r1
    7010:	605a      	str	r2, [r3, #4]
  #endif /* CPU_RESET_PIN */

  /* SWD pins initialization */
    
  #if CPU_SWD_DIO_PIN | CPU_SWD_CLK_PIN
  SIM_SOPT0 |= (uint32_t)SIM_SOPT0_SWDE_MASK; /* Enable SWD pins */
    7012:	4b05      	ldr	r3, [pc, #20]	; (7028 <PE_low_level_init+0x40>)
    7014:	4a04      	ldr	r2, [pc, #16]	; (7028 <PE_low_level_init+0x40>)
    7016:	6852      	ldr	r2, [r2, #4]
    7018:	2108      	movs	r1, #8
    701a:	430a      	orrs	r2, r1
    701c:	605a      	str	r2, [r3, #4]
  #endif /* CPU_ON_RESET_EVENT_NAME */
  
  /* Rest of components initialization */
  
  #if CPU_COMPONENTS_INIT
  Components_Init();
    701e:	f7fc fcf9 	bl	3a14 <Components_Init>
  /* Interrupts priority level initialization */
  
  #if CPU_INT_PRIORITY == 0
  __DI();                              /* Disable interrupts */
  #elif CPU_INT_PRIORITY == 1
  __EI();                              /* Enable interrupts */
    7022:	b662      	cpsie	i
  #else
    #error Unsupported interrupt priority level
  #endif 
}
    7024:	46bd      	mov	sp, r7
    7026:	bd80      	pop	{r7, pc}
    7028:	40048000 	.word	0x40048000

0000702c <CPU_GetClockGenMode>:

CPU_TClockGenMode CPU_GetClockGenMode(void)
{
    702c:	b580      	push	{r7, lr}
    702e:	af00      	add	r7, sp, #0
  switch (ICS_C1  & ICS_C1_CLKS_MASK) {
    7030:	4b18      	ldr	r3, [pc, #96]	; (7094 <CPU_GetClockGenMode+0x68>)
    7032:	781b      	ldrb	r3, [r3, #0]
    7034:	b2db      	uxtb	r3, r3
    7036:	1c1a      	adds	r2, r3, #0
    7038:	23c0      	movs	r3, #192	; 0xc0
    703a:	4013      	ands	r3, r2
    703c:	2b40      	cmp	r3, #64	; 0x40
    703e:	d00e      	beq.n	705e <CPU_GetClockGenMode+0x32>
    7040:	2b80      	cmp	r3, #128	; 0x80
    7042:	d017      	beq.n	7074 <CPU_GetClockGenMode+0x48>
    7044:	2b00      	cmp	r3, #0
    7046:	d120      	bne.n	708a <CPU_GetClockGenMode+0x5e>
    case  0x00U:
      /* Output of FLL is selected */
      if ((ICS_C1 & ICS_C1_IREFS_MASK) == 0x00U) {
    7048:	4b12      	ldr	r3, [pc, #72]	; (7094 <CPU_GetClockGenMode+0x68>)
    704a:	781b      	ldrb	r3, [r3, #0]
    704c:	b2db      	uxtb	r3, r3
    704e:	1c1a      	adds	r2, r3, #0
    7050:	2304      	movs	r3, #4
    7052:	4013      	ands	r3, r2
    7054:	d101      	bne.n	705a <CPU_GetClockGenMode+0x2e>
        /* External reference clock is selected */
        return CPU_ICS_MODE_FEE;
    7056:	2303      	movs	r3, #3
    7058:	e018      	b.n	708c <CPU_GetClockGenMode+0x60>
      } else {
        /* Internal reference clock is selected */
        return CPU_ICS_MODE_FEI;
    705a:	2300      	movs	r3, #0
    705c:	e016      	b.n	708c <CPU_GetClockGenMode+0x60>
      }
    case 0x40U:
      /* Internal reference clock is selected */
      if ((ICS_C2 & ICS_C2_LP_MASK) == 0x00U) {
    705e:	4b0d      	ldr	r3, [pc, #52]	; (7094 <CPU_GetClockGenMode+0x68>)
    7060:	785b      	ldrb	r3, [r3, #1]
    7062:	b2db      	uxtb	r3, r3
    7064:	1c1a      	adds	r2, r3, #0
    7066:	2310      	movs	r3, #16
    7068:	4013      	ands	r3, r2
    706a:	d101      	bne.n	7070 <CPU_GetClockGenMode+0x44>
        /* Low power mode is disabled */
        return CPU_ICS_MODE_FBI;
    706c:	2301      	movs	r3, #1
    706e:	e00d      	b.n	708c <CPU_GetClockGenMode+0x60>
      } else {
        /* Low power mode is enabled */
        return CPU_ICS_MODE_BLPI;
    7070:	2302      	movs	r3, #2
    7072:	e00b      	b.n	708c <CPU_GetClockGenMode+0x60>
      }
    case 0x80U:
      /* External reference clock is selected */
      if ((ICS_C2 & ICS_C2_LP_MASK) == 0x00U) {
    7074:	4b07      	ldr	r3, [pc, #28]	; (7094 <CPU_GetClockGenMode+0x68>)
    7076:	785b      	ldrb	r3, [r3, #1]
    7078:	b2db      	uxtb	r3, r3
    707a:	1c1a      	adds	r2, r3, #0
    707c:	2310      	movs	r3, #16
    707e:	4013      	ands	r3, r2
    7080:	d101      	bne.n	7086 <CPU_GetClockGenMode+0x5a>
        /* FLL is selected */
        return CPU_ICS_MODE_FBE;
    7082:	2304      	movs	r3, #4
    7084:	e002      	b.n	708c <CPU_GetClockGenMode+0x60>
      } else {
        /* Low power mode is enabled */
        return CPU_ICS_MODE_BLPE;
    7086:	2305      	movs	r3, #5
    7088:	e000      	b.n	708c <CPU_GetClockGenMode+0x60>
      }
    default:
      return (CPU_TClockGenMode)0x00U;
    708a:	2300      	movs	r3, #0
  }
}
    708c:	1c18      	adds	r0, r3, #0
    708e:	46bd      	mov	sp, r7
    7090:	bd80      	pop	{r7, pc}
    7092:	46c0      	nop			; (mov r8, r8)
    7094:	40064000 	.word	0x40064000

00007098 <CPU_SetClockConfigGenMode>:

void CPU_SetClockConfigGenMode(LDD_TClockConfiguration ConfigID)
{
    7098:	b590      	push	{r4, r7, lr}
    709a:	b087      	sub	sp, #28
    709c:	af00      	add	r7, sp, #0
    709e:	1c02      	adds	r2, r0, #0
    70a0:	1dfb      	adds	r3, r7, #7
    70a2:	701a      	strb	r2, [r3, #0]
  CPU_TClockGenMode NextMode;
  CPU_TClockGenRegs NextModeRegs;
  CPU_TClockGenMode TargetMode = CPU_ClockConfigDescriptors[ConfigID].Mode;
    70a4:	1dfb      	adds	r3, r7, #7
    70a6:	7819      	ldrb	r1, [r3, #0]
    70a8:	1c3b      	adds	r3, r7, #0
    70aa:	3314      	adds	r3, #20
    70ac:	4a97      	ldr	r2, [pc, #604]	; (730c <CPU_SetClockConfigGenMode+0x274>)
    70ae:	0109      	lsls	r1, r1, #4
    70b0:	5a8a      	ldrh	r2, [r1, r2]
    70b2:	801a      	strh	r2, [r3, #0]
    if ((TargetMode & CPU_CLOCK_EXTERNAL_CRYSTAL_MASK) != 0) { /* Is external crystal/resonator used in targeted clock configuration? */
      /* If yes, initialize also XTAL pin routing */
    }
  }
   
  NextMode = CPU_GetClockGenMode(); /* Identify the currently active ICS mode */
    70b4:	1c3c      	adds	r4, r7, #0
    70b6:	3416      	adds	r4, #22
    70b8:	f7ff ffb8 	bl	702c <CPU_GetClockGenMode>
    70bc:	1c03      	adds	r3, r0, #0
    70be:	8023      	strh	r3, [r4, #0]
  do {
    NextMode = ClockGenModeMatrix[NextMode & CPU_ICS_MODE_INDEX_MASK][TargetMode & CPU_ICS_MODE_INDEX_MASK];
    70c0:	1c3b      	adds	r3, r7, #0
    70c2:	3316      	adds	r3, #22
    70c4:	881a      	ldrh	r2, [r3, #0]
    70c6:	230f      	movs	r3, #15
    70c8:	401a      	ands	r2, r3
    70ca:	1c3b      	adds	r3, r7, #0
    70cc:	3314      	adds	r3, #20
    70ce:	8819      	ldrh	r1, [r3, #0]
    70d0:	230f      	movs	r3, #15
    70d2:	1c0c      	adds	r4, r1, #0
    70d4:	401c      	ands	r4, r3
    70d6:	1c39      	adds	r1, r7, #0
    70d8:	3116      	adds	r1, #22
    70da:	488d      	ldr	r0, [pc, #564]	; (7310 <CPU_SetClockConfigGenMode+0x278>)
    70dc:	1c13      	adds	r3, r2, #0
    70de:	005b      	lsls	r3, r3, #1
    70e0:	189b      	adds	r3, r3, r2
    70e2:	005b      	lsls	r3, r3, #1
    70e4:	191b      	adds	r3, r3, r4
    70e6:	005b      	lsls	r3, r3, #1
    70e8:	5a1b      	ldrh	r3, [r3, r0]
    70ea:	800b      	strh	r3, [r1, #0]
    if (NextMode == (TargetMode & CPU_ICS_MODE_INDEX_MASK)) {
    70ec:	1c3b      	adds	r3, r7, #0
    70ee:	3316      	adds	r3, #22
    70f0:	881a      	ldrh	r2, [r3, #0]
    70f2:	1c3b      	adds	r3, r7, #0
    70f4:	3314      	adds	r3, #20
    70f6:	8819      	ldrh	r1, [r3, #0]
    70f8:	230f      	movs	r3, #15
    70fa:	400b      	ands	r3, r1
    70fc:	429a      	cmp	r2, r3
    70fe:	d111      	bne.n	7124 <CPU_SetClockConfigGenMode+0x8c>
      NextModeRegs = CPU_ClockConfigDescriptors[ConfigID].GenRegs;
    7100:	1dfb      	adds	r3, r7, #7
    7102:	781b      	ldrb	r3, [r3, #0]
    7104:	1c3a      	adds	r2, r7, #0
    7106:	320c      	adds	r2, #12
    7108:	4880      	ldr	r0, [pc, #512]	; (730c <CPU_SetClockConfigGenMode+0x274>)
    710a:	0119      	lsls	r1, r3, #4
    710c:	2302      	movs	r3, #2
    710e:	1841      	adds	r1, r0, r1
    7110:	18cb      	adds	r3, r1, r3
    7112:	1c11      	adds	r1, r2, #0
    7114:	1c1a      	adds	r2, r3, #0
    7116:	2305      	movs	r3, #5
    7118:	1c08      	adds	r0, r1, #0
    711a:	1c11      	adds	r1, r2, #0
    711c:	1c1a      	adds	r2, r3, #0
    711e:	f000 f91d 	bl	735c <memcpy>
    7122:	e011      	b.n	7148 <CPU_SetClockConfigGenMode+0xb0>
    } else {
      NextModeRegs = *CPU_ClockGenModeRegs[NextMode & CPU_ICS_MODE_INDEX_MASK];
    7124:	1c3b      	adds	r3, r7, #0
    7126:	3316      	adds	r3, #22
    7128:	881a      	ldrh	r2, [r3, #0]
    712a:	230f      	movs	r3, #15
    712c:	401a      	ands	r2, r3
    712e:	4b79      	ldr	r3, [pc, #484]	; (7314 <CPU_SetClockConfigGenMode+0x27c>)
    7130:	0092      	lsls	r2, r2, #2
    7132:	58d3      	ldr	r3, [r2, r3]
    7134:	1c3a      	adds	r2, r7, #0
    7136:	320c      	adds	r2, #12
    7138:	1c11      	adds	r1, r2, #0
    713a:	1c1a      	adds	r2, r3, #0
    713c:	2305      	movs	r3, #5
    713e:	1c08      	adds	r0, r1, #0
    7140:	1c11      	adds	r1, r2, #0
    7142:	1c1a      	adds	r2, r3, #0
    7144:	f000 f90a 	bl	735c <memcpy>
    }
    switch (NextMode & CPU_ICS_MODE_INDEX_MASK) {
    7148:	1c3b      	adds	r3, r7, #0
    714a:	3316      	adds	r3, #22
    714c:	881a      	ldrh	r2, [r3, #0]
    714e:	230f      	movs	r3, #15
    7150:	4013      	ands	r3, r2
    7152:	2b05      	cmp	r3, #5
    7154:	d900      	bls.n	7158 <CPU_SetClockConfigGenMode+0xc0>
    7156:	e098      	b.n	728a <CPU_SetClockConfigGenMode+0x1f2>
    7158:	009a      	lsls	r2, r3, #2
    715a:	4b6f      	ldr	r3, [pc, #444]	; (7318 <CPU_SetClockConfigGenMode+0x280>)
    715c:	18d3      	adds	r3, r2, r3
    715e:	681b      	ldr	r3, [r3, #0]
    7160:	469f      	mov	pc, r3
      case CPU_ICS_MODE_FEI:
      case CPU_ICS_MODE_FBI:
        ICS_C1 = NextModeRegs.ICS_C1_value; /* Set C1 (clock source selection, FLL ext. reference divider, int. reference enable etc.) */
    7162:	4b6e      	ldr	r3, [pc, #440]	; (731c <CPU_SetClockConfigGenMode+0x284>)
    7164:	1c3a      	adds	r2, r7, #0
    7166:	320c      	adds	r2, #12
    7168:	7812      	ldrb	r2, [r2, #0]
    716a:	701a      	strb	r2, [r3, #0]
        while((ICS_S & ICS_S_IREFST_MASK) == 0x00U) { /* Check that the source of the FLL reference clock is the internal reference clock. */
    716c:	46c0      	nop			; (mov r8, r8)
    716e:	4b6b      	ldr	r3, [pc, #428]	; (731c <CPU_SetClockConfigGenMode+0x284>)
    7170:	791b      	ldrb	r3, [r3, #4]
    7172:	b2db      	uxtb	r3, r3
    7174:	1c1a      	adds	r2, r3, #0
    7176:	2310      	movs	r3, #16
    7178:	4013      	ands	r3, r2
    717a:	d0f8      	beq.n	716e <CPU_SetClockConfigGenMode+0xd6>
        }
        ICS_C2 = NextModeRegs.ICS_C2_value; /* Set C2 (ICS output divider, low power select) */
    717c:	4b67      	ldr	r3, [pc, #412]	; (731c <CPU_SetClockConfigGenMode+0x284>)
    717e:	1c3a      	adds	r2, r7, #0
    7180:	320c      	adds	r2, #12
    7182:	7852      	ldrb	r2, [r2, #1]
    7184:	705a      	strb	r2, [r3, #1]
        ICS_C4 = ((NextModeRegs.ICS_C4_value) & (uint8_t)(~(ICS_C4_SCFTRIM_MASK))) | (ICS_C4 & (ICS_C4_SCFTRIM_MASK)); /* Set C4 (clock monitor, loss of clock interrupt, trim values not changed) */
    7186:	4b65      	ldr	r3, [pc, #404]	; (731c <CPU_SetClockConfigGenMode+0x284>)
    7188:	1c3a      	adds	r2, r7, #0
    718a:	320c      	adds	r2, #12
    718c:	7892      	ldrb	r2, [r2, #2]
    718e:	2101      	movs	r1, #1
    7190:	438a      	bics	r2, r1
    7192:	b2d1      	uxtb	r1, r2
    7194:	4a61      	ldr	r2, [pc, #388]	; (731c <CPU_SetClockConfigGenMode+0x284>)
    7196:	78d2      	ldrb	r2, [r2, #3]
    7198:	b2d0      	uxtb	r0, r2
    719a:	2201      	movs	r2, #1
    719c:	4002      	ands	r2, r0
    719e:	b2d2      	uxtb	r2, r2
    71a0:	430a      	orrs	r2, r1
    71a2:	b2d2      	uxtb	r2, r2
    71a4:	70da      	strb	r2, [r3, #3]
        OSC_CR = NextModeRegs.OSC_CR_value; /* Set OSC_CR (OSCERCLK enable, freq. range, OCS output select) */      	
    71a6:	4b5e      	ldr	r3, [pc, #376]	; (7320 <CPU_SetClockConfigGenMode+0x288>)
    71a8:	1c3a      	adds	r2, r7, #0
    71aa:	320c      	adds	r2, #12
    71ac:	7912      	ldrb	r2, [r2, #4]
    71ae:	701a      	strb	r2, [r3, #0]
        break;
    71b0:	e06e      	b.n	7290 <CPU_SetClockConfigGenMode+0x1f8>
      case CPU_ICS_MODE_BLPI:
        ICS_C1 = NextModeRegs.ICS_C1_value; /* Set C1 (clock source selection, FLL ext. reference divider, int. reference enable etc.) */
    71b2:	4b5a      	ldr	r3, [pc, #360]	; (731c <CPU_SetClockConfigGenMode+0x284>)
    71b4:	1c3a      	adds	r2, r7, #0
    71b6:	320c      	adds	r2, #12
    71b8:	7812      	ldrb	r2, [r2, #0]
    71ba:	701a      	strb	r2, [r3, #0]
        while((ICS_S & ICS_S_IREFST_MASK) == 0x00U) { /* Check that the source of the FLL reference clock is the internal reference clock. */
    71bc:	46c0      	nop			; (mov r8, r8)
    71be:	4b57      	ldr	r3, [pc, #348]	; (731c <CPU_SetClockConfigGenMode+0x284>)
    71c0:	791b      	ldrb	r3, [r3, #4]
    71c2:	b2db      	uxtb	r3, r3
    71c4:	1c1a      	adds	r2, r3, #0
    71c6:	2310      	movs	r3, #16
    71c8:	4013      	ands	r3, r2
    71ca:	d0f8      	beq.n	71be <CPU_SetClockConfigGenMode+0x126>
        }
        ICS_C2 = NextModeRegs.ICS_C2_value; /* Set C2 (ICS output divider, low power select) */
    71cc:	4b53      	ldr	r3, [pc, #332]	; (731c <CPU_SetClockConfigGenMode+0x284>)
    71ce:	1c3a      	adds	r2, r7, #0
    71d0:	320c      	adds	r2, #12
    71d2:	7852      	ldrb	r2, [r2, #1]
    71d4:	705a      	strb	r2, [r3, #1]
        OSC_CR = NextModeRegs.OSC_CR_value; /* Set OSC_CR (OSCERCLK enable, freq. range, OCS output select) */
    71d6:	4b52      	ldr	r3, [pc, #328]	; (7320 <CPU_SetClockConfigGenMode+0x288>)
    71d8:	1c3a      	adds	r2, r7, #0
    71da:	320c      	adds	r2, #12
    71dc:	7912      	ldrb	r2, [r2, #4]
    71de:	701a      	strb	r2, [r3, #0]
        break;
    71e0:	e056      	b.n	7290 <CPU_SetClockConfigGenMode+0x1f8>
      case CPU_ICS_MODE_FEE:
      case CPU_ICS_MODE_FBE:
        ICS_C2 = NextModeRegs.ICS_C2_value; /* Set C2 (ICS output divider, low power select) */
    71e2:	4b4e      	ldr	r3, [pc, #312]	; (731c <CPU_SetClockConfigGenMode+0x284>)
    71e4:	1c3a      	adds	r2, r7, #0
    71e6:	320c      	adds	r2, #12
    71e8:	7852      	ldrb	r2, [r2, #1]
    71ea:	705a      	strb	r2, [r3, #1]
        OSC_CR = NextModeRegs.OSC_CR_value; /* Set OSC_CR (OSCERCLK enable, freq. range, OCS output select) */      	
    71ec:	4b4c      	ldr	r3, [pc, #304]	; (7320 <CPU_SetClockConfigGenMode+0x288>)
    71ee:	1c3a      	adds	r2, r7, #0
    71f0:	320c      	adds	r2, #12
    71f2:	7912      	ldrb	r2, [r2, #4]
    71f4:	701a      	strb	r2, [r3, #0]
        ICS_C1 = NextModeRegs.ICS_C1_value; /* Set C1 (clock source selection, FLL ext. reference divider, int. reference enable etc.) */
    71f6:	4b49      	ldr	r3, [pc, #292]	; (731c <CPU_SetClockConfigGenMode+0x284>)
    71f8:	1c3a      	adds	r2, r7, #0
    71fa:	320c      	adds	r2, #12
    71fc:	7812      	ldrb	r2, [r2, #0]
    71fe:	701a      	strb	r2, [r3, #0]
        if ((TargetMode & CPU_CLOCK_EXTERNAL_CRYSTAL_MASK) != 0) {
    7200:	1c3b      	adds	r3, r7, #0
    7202:	3314      	adds	r3, #20
    7204:	881a      	ldrh	r2, [r3, #0]
    7206:	2380      	movs	r3, #128	; 0x80
    7208:	4013      	ands	r3, r2
    720a:	d007      	beq.n	721c <CPU_SetClockConfigGenMode+0x184>
          while((OSC_CR & OSC_CR_OSCINIT_MASK) == 0x00U) { /* Check that the oscillator is running */
    720c:	46c0      	nop			; (mov r8, r8)
    720e:	4b44      	ldr	r3, [pc, #272]	; (7320 <CPU_SetClockConfigGenMode+0x288>)
    7210:	781b      	ldrb	r3, [r3, #0]
    7212:	b2db      	uxtb	r3, r3
    7214:	1c1a      	adds	r2, r3, #0
    7216:	2301      	movs	r3, #1
    7218:	4013      	ands	r3, r2
    721a:	d0f8      	beq.n	720e <CPU_SetClockConfigGenMode+0x176>
          }
        }
        while((ICS_S & ICS_S_IREFST_MASK) != 0x00U) { /* Check that the source of the FLL reference clock is the external reference clock. */
    721c:	46c0      	nop			; (mov r8, r8)
    721e:	4b3f      	ldr	r3, [pc, #252]	; (731c <CPU_SetClockConfigGenMode+0x284>)
    7220:	791b      	ldrb	r3, [r3, #4]
    7222:	b2db      	uxtb	r3, r3
    7224:	1c1a      	adds	r2, r3, #0
    7226:	2310      	movs	r3, #16
    7228:	4013      	ands	r3, r2
    722a:	d1f8      	bne.n	721e <CPU_SetClockConfigGenMode+0x186>
        }
        ICS_C4 = ((NextModeRegs.ICS_C4_value) & (uint8_t)(~(ICS_C4_SCFTRIM_MASK))) | (ICS_C4 & (ICS_C4_SCFTRIM_MASK)); /* Set C4 (clock monitor, loss of clock interrupt, trim values not changed) */
    722c:	4b3b      	ldr	r3, [pc, #236]	; (731c <CPU_SetClockConfigGenMode+0x284>)
    722e:	1c3a      	adds	r2, r7, #0
    7230:	320c      	adds	r2, #12
    7232:	7892      	ldrb	r2, [r2, #2]
    7234:	2101      	movs	r1, #1
    7236:	438a      	bics	r2, r1
    7238:	b2d1      	uxtb	r1, r2
    723a:	4a38      	ldr	r2, [pc, #224]	; (731c <CPU_SetClockConfigGenMode+0x284>)
    723c:	78d2      	ldrb	r2, [r2, #3]
    723e:	b2d0      	uxtb	r0, r2
    7240:	2201      	movs	r2, #1
    7242:	4002      	ands	r2, r0
    7244:	b2d2      	uxtb	r2, r2
    7246:	430a      	orrs	r2, r1
    7248:	b2d2      	uxtb	r2, r2
    724a:	70da      	strb	r2, [r3, #3]
        break;
    724c:	e020      	b.n	7290 <CPU_SetClockConfigGenMode+0x1f8>
      case CPU_ICS_MODE_BLPE:
        ICS_C1 = NextModeRegs.ICS_C1_value; /* Set C1 (clock source selection, FLL ext. reference divider, int. reference enable etc.) */
    724e:	4b33      	ldr	r3, [pc, #204]	; (731c <CPU_SetClockConfigGenMode+0x284>)
    7250:	1c3a      	adds	r2, r7, #0
    7252:	320c      	adds	r2, #12
    7254:	7812      	ldrb	r2, [r2, #0]
    7256:	701a      	strb	r2, [r3, #0]
        ICS_C2 = NextModeRegs.ICS_C2_value; /* Set C2 (ICS output divider, low power select) */
    7258:	4b30      	ldr	r3, [pc, #192]	; (731c <CPU_SetClockConfigGenMode+0x284>)
    725a:	1c3a      	adds	r2, r7, #0
    725c:	320c      	adds	r2, #12
    725e:	7852      	ldrb	r2, [r2, #1]
    7260:	705a      	strb	r2, [r3, #1]
        OSC_CR = NextModeRegs.OSC_CR_value; /* Set OSC_CR (OSCERCLK enable, freq. range, OCS output select) */      	
    7262:	4b2f      	ldr	r3, [pc, #188]	; (7320 <CPU_SetClockConfigGenMode+0x288>)
    7264:	1c3a      	adds	r2, r7, #0
    7266:	320c      	adds	r2, #12
    7268:	7912      	ldrb	r2, [r2, #4]
    726a:	701a      	strb	r2, [r3, #0]
        if ((TargetMode & CPU_CLOCK_EXTERNAL_CRYSTAL_MASK) != 0) {
    726c:	1c3b      	adds	r3, r7, #0
    726e:	3314      	adds	r3, #20
    7270:	881a      	ldrh	r2, [r3, #0]
    7272:	2380      	movs	r3, #128	; 0x80
    7274:	4013      	ands	r3, r2
    7276:	d00a      	beq.n	728e <CPU_SetClockConfigGenMode+0x1f6>
          while((OSC_CR & OSC_CR_OSCINIT_MASK) == 0x00U) { /* Check that the oscillator is running */
    7278:	46c0      	nop			; (mov r8, r8)
    727a:	4b29      	ldr	r3, [pc, #164]	; (7320 <CPU_SetClockConfigGenMode+0x288>)
    727c:	781b      	ldrb	r3, [r3, #0]
    727e:	b2db      	uxtb	r3, r3
    7280:	1c1a      	adds	r2, r3, #0
    7282:	2301      	movs	r3, #1
    7284:	4013      	ands	r3, r2
    7286:	d0f8      	beq.n	727a <CPU_SetClockConfigGenMode+0x1e2>
          }
        }
        break;
    7288:	e001      	b.n	728e <CPU_SetClockConfigGenMode+0x1f6>
      default:
        break;            
    728a:	46c0      	nop			; (mov r8, r8)
    728c:	e000      	b.n	7290 <CPU_SetClockConfigGenMode+0x1f8>
        OSC_CR = NextModeRegs.OSC_CR_value; /* Set OSC_CR (OSCERCLK enable, freq. range, OCS output select) */      	
        if ((TargetMode & CPU_CLOCK_EXTERNAL_CRYSTAL_MASK) != 0) {
          while((OSC_CR & OSC_CR_OSCINIT_MASK) == 0x00U) { /* Check that the oscillator is running */
          }
        }
        break;
    728e:	46c0      	nop			; (mov r8, r8)
      default:
        break;            
    }
    switch (NextMode) {
    7290:	1c3b      	adds	r3, r7, #0
    7292:	3316      	adds	r3, #22
    7294:	881b      	ldrh	r3, [r3, #0]
    7296:	2b05      	cmp	r3, #5
    7298:	d82a      	bhi.n	72f0 <CPU_SetClockConfigGenMode+0x258>
    729a:	2201      	movs	r2, #1
    729c:	1c11      	adds	r1, r2, #0
    729e:	4099      	lsls	r1, r3
    72a0:	1c0b      	adds	r3, r1, #0
    72a2:	2209      	movs	r2, #9
    72a4:	401a      	ands	r2, r3
    72a6:	d106      	bne.n	72b6 <CPU_SetClockConfigGenMode+0x21e>
    72a8:	2230      	movs	r2, #48	; 0x30
    72aa:	401a      	ands	r2, r3
    72ac:	d116      	bne.n	72dc <CPU_SetClockConfigGenMode+0x244>
    72ae:	2206      	movs	r2, #6
    72b0:	4013      	ands	r3, r2
    72b2:	d109      	bne.n	72c8 <CPU_SetClockConfigGenMode+0x230>
    72b4:	e01c      	b.n	72f0 <CPU_SetClockConfigGenMode+0x258>
      case CPU_ICS_MODE_FEI:
      case CPU_ICS_MODE_FEE:
        while((ICS_S & 0x0CU) != 0x00U) { /* Wait until output of the FLL is selected */
    72b6:	46c0      	nop			; (mov r8, r8)
    72b8:	4b18      	ldr	r3, [pc, #96]	; (731c <CPU_SetClockConfigGenMode+0x284>)
    72ba:	791b      	ldrb	r3, [r3, #4]
    72bc:	b2db      	uxtb	r3, r3
    72be:	1c1a      	adds	r2, r3, #0
    72c0:	230c      	movs	r3, #12
    72c2:	4013      	ands	r3, r2
    72c4:	d1f8      	bne.n	72b8 <CPU_SetClockConfigGenMode+0x220>
        }
        break;
    72c6:	e013      	b.n	72f0 <CPU_SetClockConfigGenMode+0x258>
      case CPU_ICS_MODE_FBI:
      case CPU_ICS_MODE_BLPI:
        while((ICS_S & 0x0CU) != 0x04U) { /* Wait until internal reference clock is selected as ICS output */
    72c8:	46c0      	nop			; (mov r8, r8)
    72ca:	4b14      	ldr	r3, [pc, #80]	; (731c <CPU_SetClockConfigGenMode+0x284>)
    72cc:	791b      	ldrb	r3, [r3, #4]
    72ce:	b2db      	uxtb	r3, r3
    72d0:	1c1a      	adds	r2, r3, #0
    72d2:	230c      	movs	r3, #12
    72d4:	4013      	ands	r3, r2
    72d6:	2b04      	cmp	r3, #4
    72d8:	d1f7      	bne.n	72ca <CPU_SetClockConfigGenMode+0x232>
        }
        break;
    72da:	e009      	b.n	72f0 <CPU_SetClockConfigGenMode+0x258>
      case CPU_ICS_MODE_FBE:
      case CPU_ICS_MODE_BLPE:
        while((ICS_S & 0x0CU) != 0x08U) { /* Wait until external reference clock is selected as ICS output */
    72dc:	46c0      	nop			; (mov r8, r8)
    72de:	4b0f      	ldr	r3, [pc, #60]	; (731c <CPU_SetClockConfigGenMode+0x284>)
    72e0:	791b      	ldrb	r3, [r3, #4]
    72e2:	b2db      	uxtb	r3, r3
    72e4:	1c1a      	adds	r2, r3, #0
    72e6:	230c      	movs	r3, #12
    72e8:	4013      	ands	r3, r2
    72ea:	2b08      	cmp	r3, #8
    72ec:	d1f7      	bne.n	72de <CPU_SetClockConfigGenMode+0x246>
        }
        break;
    72ee:	46c0      	nop			; (mov r8, r8)
    }
  } while (NextMode != (TargetMode & CPU_ICS_MODE_INDEX_MASK)); /* Loop until the target ICS mode is set */
    72f0:	1c3b      	adds	r3, r7, #0
    72f2:	3316      	adds	r3, #22
    72f4:	881a      	ldrh	r2, [r3, #0]
    72f6:	1c3b      	adds	r3, r7, #0
    72f8:	3314      	adds	r3, #20
    72fa:	8819      	ldrh	r1, [r3, #0]
    72fc:	230f      	movs	r3, #15
    72fe:	400b      	ands	r3, r1
    7300:	429a      	cmp	r2, r3
    7302:	d000      	beq.n	7306 <CPU_SetClockConfigGenMode+0x26e>
    7304:	e6dc      	b.n	70c0 <CPU_SetClockConfigGenMode+0x28>
}
    7306:	46bd      	mov	sp, r7
    7308:	b007      	add	sp, #28
    730a:	bd90      	pop	{r4, r7, pc}
    730c:	000086ac 	.word	0x000086ac
    7310:	00008664 	.word	0x00008664
    7314:	1ffff00c 	.word	0x1ffff00c
    7318:	000086ec 	.word	0x000086ec
    731c:	40064000 	.word	0x40064000
    7320:	40065000 	.word	0x40065000

00007324 <exit>:
    7324:	b538      	push	{r3, r4, r5, lr}
    7326:	1c05      	adds	r5, r0, #0
    7328:	f001 f844 	bl	83b4 <__destroy_global_chain>
    732c:	f000 ffea 	bl	8304 <__fini_cpp>
    7330:	4c08      	ldr	r4, [pc, #32]	; (7354 <exit+0x30>)
    7332:	6823      	ldr	r3, [r4, #0]
    7334:	2b00      	cmp	r3, #0
    7336:	d002      	beq.n	733e <exit+0x1a>
    7338:	4798      	blx	r3
    733a:	2000      	movs	r0, #0
    733c:	6020      	str	r0, [r4, #0]
    733e:	4c06      	ldr	r4, [pc, #24]	; (7358 <exit+0x34>)
    7340:	6821      	ldr	r1, [r4, #0]
    7342:	2900      	cmp	r1, #0
    7344:	d002      	beq.n	734c <exit+0x28>
    7346:	4788      	blx	r1
    7348:	2200      	movs	r2, #0
    734a:	6022      	str	r2, [r4, #0]
    734c:	1c28      	adds	r0, r5, #0
    734e:	f7fc fd43 	bl	3dd8 <_ExitProcess>
    7352:	bd38      	pop	{r3, r4, r5, pc}
    7354:	1ffff1b8 	.word	0x1ffff1b8
    7358:	1ffff1bc 	.word	0x1ffff1bc

0000735c <memcpy>:
    735c:	b510      	push	{r4, lr}
    735e:	2300      	movs	r3, #0
    7360:	4293      	cmp	r3, r2
    7362:	d003      	beq.n	736c <memcpy+0x10>
    7364:	5ccc      	ldrb	r4, [r1, r3]
    7366:	54c4      	strb	r4, [r0, r3]
    7368:	3301      	adds	r3, #1
    736a:	e7f9      	b.n	7360 <memcpy+0x4>
    736c:	bd10      	pop	{r4, pc}

0000736e <memset>:
    736e:	b510      	push	{r4, lr}
    7370:	1c04      	adds	r4, r0, #0
    7372:	f000 ff3f 	bl	81f4 <__fill_mem>
    7376:	1c20      	adds	r0, r4, #0
    7378:	bd10      	pop	{r4, pc}
	...

0000737c <long2str.isra.0>:
    737c:	b5f0      	push	{r4, r5, r6, r7, lr}
    737e:	b089      	sub	sp, #36	; 0x24
    7380:	9001      	str	r0, [sp, #4]
    7382:	1c1f      	adds	r7, r3, #0
    7384:	ab0e      	add	r3, sp, #56	; 0x38
    7386:	9103      	str	r1, [sp, #12]
    7388:	9207      	str	r2, [sp, #28]
    738a:	9002      	str	r0, [sp, #8]
    738c:	781a      	ldrb	r2, [r3, #0]
    738e:	1c08      	adds	r0, r1, #0
    7390:	9901      	ldr	r1, [sp, #4]
    7392:	ac0f      	add	r4, sp, #60	; 0x3c
    7394:	3801      	subs	r0, #1
    7396:	2600      	movs	r6, #0
    7398:	9204      	str	r2, [sp, #16]
    739a:	7825      	ldrb	r5, [r4, #0]
    739c:	7006      	strb	r6, [r0, #0]
    739e:	42b1      	cmp	r1, r6
    73a0:	d117      	bne.n	73d2 <long2str.isra.0+0x56>
    73a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
    73a4:	42b3      	cmp	r3, r6
    73a6:	d114      	bne.n	73d2 <long2str.isra.0+0x56>
    73a8:	9b04      	ldr	r3, [sp, #16]
    73aa:	2b00      	cmp	r3, #0
    73ac:	d001      	beq.n	73b2 <long2str.isra.0+0x36>
    73ae:	2d6f      	cmp	r5, #111	; 0x6f
    73b0:	d02f      	beq.n	7412 <long2str.isra.0+0x96>
    73b2:	2d64      	cmp	r5, #100	; 0x64
    73b4:	d002      	beq.n	73bc <long2str.isra.0+0x40>
    73b6:	2d69      	cmp	r5, #105	; 0x69
    73b8:	d000      	beq.n	73bc <long2str.isra.0+0x40>
    73ba:	e0a8      	b.n	750e <long2str.isra.0+0x192>
    73bc:	2f02      	cmp	r7, #2
    73be:	d102      	bne.n	73c6 <long2str.isra.0+0x4a>
    73c0:	9803      	ldr	r0, [sp, #12]
    73c2:	3802      	subs	r0, #2
    73c4:	e09f      	b.n	7506 <long2str.isra.0+0x18a>
    73c6:	2f01      	cmp	r7, #1
    73c8:	d000      	beq.n	73cc <long2str.isra.0+0x50>
    73ca:	e0a0      	b.n	750e <long2str.isra.0+0x192>
    73cc:	9803      	ldr	r0, [sp, #12]
    73ce:	3802      	subs	r0, #2
    73d0:	e094      	b.n	74fc <long2str.isra.0+0x180>
    73d2:	2d69      	cmp	r5, #105	; 0x69
    73d4:	d00e      	beq.n	73f4 <long2str.isra.0+0x78>
    73d6:	d804      	bhi.n	73e2 <long2str.isra.0+0x66>
    73d8:	2d58      	cmp	r5, #88	; 0x58
    73da:	d016      	beq.n	740a <long2str.isra.0+0x8e>
    73dc:	2d64      	cmp	r5, #100	; 0x64
    73de:	d11c      	bne.n	741a <long2str.isra.0+0x9e>
    73e0:	e008      	b.n	73f4 <long2str.isra.0+0x78>
    73e2:	2d75      	cmp	r5, #117	; 0x75
    73e4:	d004      	beq.n	73f0 <long2str.isra.0+0x74>
    73e6:	2d78      	cmp	r5, #120	; 0x78
    73e8:	d00f      	beq.n	740a <long2str.isra.0+0x8e>
    73ea:	2d6f      	cmp	r5, #111	; 0x6f
    73ec:	d115      	bne.n	741a <long2str.isra.0+0x9e>
    73ee:	e010      	b.n	7412 <long2str.isra.0+0x96>
    73f0:	2700      	movs	r7, #0
    73f2:	e012      	b.n	741a <long2str.isra.0+0x9e>
    73f4:	9a01      	ldr	r2, [sp, #4]
    73f6:	2a00      	cmp	r2, #0
    73f8:	da0f      	bge.n	741a <long2str.isra.0+0x9e>
    73fa:	2480      	movs	r4, #128	; 0x80
    73fc:	0626      	lsls	r6, r4, #24
    73fe:	42b2      	cmp	r2, r6
    7400:	d00d      	beq.n	741e <long2str.isra.0+0xa2>
    7402:	4251      	negs	r1, r2
    7404:	9101      	str	r1, [sp, #4]
    7406:	9102      	str	r1, [sp, #8]
    7408:	e009      	b.n	741e <long2str.isra.0+0xa2>
    740a:	2700      	movs	r7, #0
    740c:	1c3e      	adds	r6, r7, #0
    740e:	2410      	movs	r4, #16
    7410:	e007      	b.n	7422 <long2str.isra.0+0xa6>
    7412:	2700      	movs	r7, #0
    7414:	1c3e      	adds	r6, r7, #0
    7416:	2408      	movs	r4, #8
    7418:	e003      	b.n	7422 <long2str.isra.0+0xa6>
    741a:	2600      	movs	r6, #0
    741c:	e000      	b.n	7420 <long2str.isra.0+0xa4>
    741e:	2601      	movs	r6, #1
    7420:	240a      	movs	r4, #10
    7422:	9000      	str	r0, [sp, #0]
    7424:	2000      	movs	r0, #0
    7426:	9006      	str	r0, [sp, #24]
    7428:	9802      	ldr	r0, [sp, #8]
    742a:	1c21      	adds	r1, r4, #0
    742c:	f7f9 f848 	bl	4c0 <__aeabi_uidivmod>
    7430:	9802      	ldr	r0, [sp, #8]
    7432:	9105      	str	r1, [sp, #20]
    7434:	1c21      	adds	r1, r4, #0
    7436:	f7f8 ffff 	bl	438 <__aeabi_uidiv>
    743a:	9a05      	ldr	r2, [sp, #20]
    743c:	9002      	str	r0, [sp, #8]
    743e:	2a09      	cmp	r2, #9
    7440:	d801      	bhi.n	7446 <long2str.isra.0+0xca>
    7442:	3230      	adds	r2, #48	; 0x30
    7444:	e005      	b.n	7452 <long2str.isra.0+0xd6>
    7446:	9a05      	ldr	r2, [sp, #20]
    7448:	3237      	adds	r2, #55	; 0x37
    744a:	2d78      	cmp	r5, #120	; 0x78
    744c:	d101      	bne.n	7452 <long2str.isra.0+0xd6>
    744e:	9a05      	ldr	r2, [sp, #20]
    7450:	3257      	adds	r2, #87	; 0x57
    7452:	9800      	ldr	r0, [sp, #0]
    7454:	9b06      	ldr	r3, [sp, #24]
    7456:	9902      	ldr	r1, [sp, #8]
    7458:	3801      	subs	r0, #1
    745a:	b2d2      	uxtb	r2, r2
    745c:	9000      	str	r0, [sp, #0]
    745e:	7002      	strb	r2, [r0, #0]
    7460:	3301      	adds	r3, #1
    7462:	2900      	cmp	r1, #0
    7464:	d001      	beq.n	746a <long2str.isra.0+0xee>
    7466:	9306      	str	r3, [sp, #24]
    7468:	e7de      	b.n	7428 <long2str.isra.0+0xac>
    746a:	1c01      	adds	r1, r0, #0
    746c:	2c08      	cmp	r4, #8
    746e:	d10b      	bne.n	7488 <long2str.isra.0+0x10c>
    7470:	9804      	ldr	r0, [sp, #16]
    7472:	2800      	cmp	r0, #0
    7474:	d008      	beq.n	7488 <long2str.isra.0+0x10c>
    7476:	2a30      	cmp	r2, #48	; 0x30
    7478:	d006      	beq.n	7488 <long2str.isra.0+0x10c>
    747a:	1c0b      	adds	r3, r1, #0
    747c:	3b01      	subs	r3, #1
    747e:	2230      	movs	r2, #48	; 0x30
    7480:	9300      	str	r3, [sp, #0]
    7482:	701a      	strb	r2, [r3, #0]
    7484:	9b06      	ldr	r3, [sp, #24]
    7486:	3302      	adds	r3, #2
    7488:	9807      	ldr	r0, [sp, #28]
    748a:	2802      	cmp	r0, #2
    748c:	d10f      	bne.n	74ae <long2str.isra.0+0x132>
    748e:	2e00      	cmp	r6, #0
    7490:	d101      	bne.n	7496 <long2str.isra.0+0x11a>
    7492:	2f00      	cmp	r7, #0
    7494:	d002      	beq.n	749c <long2str.isra.0+0x120>
    7496:	9910      	ldr	r1, [sp, #64]	; 0x40
    7498:	3901      	subs	r1, #1
    749a:	9110      	str	r1, [sp, #64]	; 0x40
    749c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    749e:	9211      	str	r2, [sp, #68]	; 0x44
    74a0:	2c10      	cmp	r4, #16
    74a2:	d104      	bne.n	74ae <long2str.isra.0+0x132>
    74a4:	9804      	ldr	r0, [sp, #16]
    74a6:	2800      	cmp	r0, #0
    74a8:	d001      	beq.n	74ae <long2str.isra.0+0x132>
    74aa:	3a02      	subs	r2, #2
    74ac:	9211      	str	r2, [sp, #68]	; 0x44
    74ae:	9903      	ldr	r1, [sp, #12]
    74b0:	9800      	ldr	r0, [sp, #0]
    74b2:	9a11      	ldr	r2, [sp, #68]	; 0x44
    74b4:	1a09      	subs	r1, r1, r0
    74b6:	1889      	adds	r1, r1, r2
    74b8:	4a16      	ldr	r2, [pc, #88]	; (7514 <long2str.isra.0+0x198>)
    74ba:	4291      	cmp	r1, r2
    74bc:	dc26      	bgt.n	750c <long2str.isra.0+0x190>
    74be:	9900      	ldr	r1, [sp, #0]
    74c0:	18ca      	adds	r2, r1, r3
    74c2:	9911      	ldr	r1, [sp, #68]	; 0x44
    74c4:	1a12      	subs	r2, r2, r0
    74c6:	428a      	cmp	r2, r1
    74c8:	da03      	bge.n	74d2 <long2str.isra.0+0x156>
    74ca:	3801      	subs	r0, #1
    74cc:	2230      	movs	r2, #48	; 0x30
    74ce:	7002      	strb	r2, [r0, #0]
    74d0:	e7f5      	b.n	74be <long2str.isra.0+0x142>
    74d2:	2c10      	cmp	r4, #16
    74d4:	d10a      	bne.n	74ec <long2str.isra.0+0x170>
    74d6:	9c04      	ldr	r4, [sp, #16]
    74d8:	2c00      	cmp	r4, #0
    74da:	d007      	beq.n	74ec <long2str.isra.0+0x170>
    74dc:	9b01      	ldr	r3, [sp, #4]
    74de:	2b00      	cmp	r3, #0
    74e0:	d004      	beq.n	74ec <long2str.isra.0+0x170>
    74e2:	1e42      	subs	r2, r0, #1
    74e4:	2130      	movs	r1, #48	; 0x30
    74e6:	3802      	subs	r0, #2
    74e8:	7015      	strb	r5, [r2, #0]
    74ea:	7001      	strb	r1, [r0, #0]
    74ec:	2e00      	cmp	r6, #0
    74ee:	d002      	beq.n	74f6 <long2str.isra.0+0x17a>
    74f0:	3801      	subs	r0, #1
    74f2:	212d      	movs	r1, #45	; 0x2d
    74f4:	e008      	b.n	7508 <long2str.isra.0+0x18c>
    74f6:	2f01      	cmp	r7, #1
    74f8:	d102      	bne.n	7500 <long2str.isra.0+0x184>
    74fa:	3801      	subs	r0, #1
    74fc:	212b      	movs	r1, #43	; 0x2b
    74fe:	e003      	b.n	7508 <long2str.isra.0+0x18c>
    7500:	2f02      	cmp	r7, #2
    7502:	d104      	bne.n	750e <long2str.isra.0+0x192>
    7504:	3801      	subs	r0, #1
    7506:	2120      	movs	r1, #32
    7508:	7001      	strb	r1, [r0, #0]
    750a:	e000      	b.n	750e <long2str.isra.0+0x192>
    750c:	2000      	movs	r0, #0
    750e:	b009      	add	sp, #36	; 0x24
    7510:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7512:	46c0      	nop			; (mov r8, r8)
    7514:	000001fd 	.word	0x000001fd

00007518 <__pformatter>:
    7518:	b5f0      	push	{r4, r5, r6, r7, lr}
    751a:	4cb6      	ldr	r4, [pc, #728]	; (77f4 <__pformatter+0x2dc>)
    751c:	1c1e      	adds	r6, r3, #0
    751e:	44a5      	add	sp, r4
    7520:	466b      	mov	r3, sp
    7522:	900a      	str	r0, [sp, #40]	; 0x28
    7524:	910b      	str	r1, [sp, #44]	; 0x2c
    7526:	333e      	adds	r3, #62	; 0x3e
    7528:	2120      	movs	r1, #32
    752a:	2000      	movs	r0, #0
    752c:	7019      	strb	r1, [r3, #0]
    752e:	9208      	str	r2, [sp, #32]
    7530:	9005      	str	r0, [sp, #20]
    7532:	9a08      	ldr	r2, [sp, #32]
    7534:	7815      	ldrb	r5, [r2, #0]
    7536:	2d00      	cmp	r5, #0
    7538:	d100      	bne.n	753c <__pformatter+0x24>
    753a:	e1f9      	b.n	7930 <__pformatter+0x418>
    753c:	9808      	ldr	r0, [sp, #32]
    753e:	2125      	movs	r1, #37	; 0x25
    7540:	f000 fea4 	bl	828c <strchr>
    7544:	900c      	str	r0, [sp, #48]	; 0x30
    7546:	2800      	cmp	r0, #0
    7548:	d111      	bne.n	756e <__pformatter+0x56>
    754a:	9808      	ldr	r0, [sp, #32]
    754c:	f000 fead 	bl	82aa <strlen>
    7550:	9905      	ldr	r1, [sp, #20]
    7552:	1c02      	adds	r2, r0, #0
    7554:	1808      	adds	r0, r1, r0
    7556:	9005      	str	r0, [sp, #20]
    7558:	2a00      	cmp	r2, #0
    755a:	d100      	bne.n	755e <__pformatter+0x46>
    755c:	e1e8      	b.n	7930 <__pformatter+0x418>
    755e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7560:	9908      	ldr	r1, [sp, #32]
    7562:	9e0a      	ldr	r6, [sp, #40]	; 0x28
    7564:	47b0      	blx	r6
    7566:	2800      	cmp	r0, #0
    7568:	d000      	beq.n	756c <__pformatter+0x54>
    756a:	e1e1      	b.n	7930 <__pformatter+0x418>
    756c:	e0ce      	b.n	770c <__pformatter+0x1f4>
    756e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    7570:	9c08      	ldr	r4, [sp, #32]
    7572:	9905      	ldr	r1, [sp, #20]
    7574:	1b3a      	subs	r2, r7, r4
    7576:	188b      	adds	r3, r1, r2
    7578:	9305      	str	r3, [sp, #20]
    757a:	2a00      	cmp	r2, #0
    757c:	d10c      	bne.n	7598 <__pformatter+0x80>
    757e:	980c      	ldr	r0, [sp, #48]	; 0x30
    7580:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    7582:	7843      	ldrb	r3, [r0, #1]
    7584:	3201      	adds	r2, #1
    7586:	1e1d      	subs	r5, r3, #0
    7588:	2d25      	cmp	r5, #37	; 0x25
    758a:	d00c      	beq.n	75a6 <__pformatter+0x8e>
    758c:	2700      	movs	r7, #0
    758e:	2101      	movs	r1, #1
    7590:	46bc      	mov	ip, r7
    7592:	970d      	str	r7, [sp, #52]	; 0x34
    7594:	9106      	str	r1, [sp, #24]
    7596:	e019      	b.n	75cc <__pformatter+0xb4>
    7598:	980b      	ldr	r0, [sp, #44]	; 0x2c
    759a:	9908      	ldr	r1, [sp, #32]
    759c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    759e:	47a8      	blx	r5
    75a0:	2800      	cmp	r0, #0
    75a2:	d1ec      	bne.n	757e <__pformatter+0x66>
    75a4:	e0b2      	b.n	770c <__pformatter+0x1f4>
    75a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    75a8:	2100      	movs	r1, #0
    75aa:	3202      	adds	r2, #2
    75ac:	2401      	movs	r4, #1
    75ae:	9208      	str	r2, [sp, #32]
    75b0:	9107      	str	r1, [sp, #28]
    75b2:	9406      	str	r4, [sp, #24]
    75b4:	e03d      	b.n	7632 <__pformatter+0x11a>
    75b6:	2b2b      	cmp	r3, #43	; 0x2b
    75b8:	dc0b      	bgt.n	75d2 <__pformatter+0xba>
    75ba:	2b20      	cmp	r3, #32
    75bc:	d010      	beq.n	75e0 <__pformatter+0xc8>
    75be:	2b23      	cmp	r3, #35	; 0x23
    75c0:	d000      	beq.n	75c4 <__pformatter+0xac>
    75c2:	e0ba      	b.n	773a <__pformatter+0x222>
    75c4:	2301      	movs	r3, #1
    75c6:	469c      	mov	ip, r3
    75c8:	3201      	adds	r2, #1
    75ca:	7813      	ldrb	r3, [r2, #0]
    75cc:	2b2b      	cmp	r3, #43	; 0x2b
    75ce:	d1f2      	bne.n	75b6 <__pformatter+0x9e>
    75d0:	e1ab      	b.n	792a <__pformatter+0x412>
    75d2:	2b2d      	cmp	r3, #45	; 0x2d
    75d4:	d100      	bne.n	75d8 <__pformatter+0xc0>
    75d6:	e1a5      	b.n	7924 <__pformatter+0x40c>
    75d8:	2b30      	cmp	r3, #48	; 0x30
    75da:	d000      	beq.n	75de <__pformatter+0xc6>
    75dc:	e0ad      	b.n	773a <__pformatter+0x222>
    75de:	e004      	b.n	75ea <__pformatter+0xd2>
    75e0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    75e2:	2d01      	cmp	r5, #1
    75e4:	d0f0      	beq.n	75c8 <__pformatter+0xb0>
    75e6:	2002      	movs	r0, #2
    75e8:	e1a0      	b.n	792c <__pformatter+0x414>
    75ea:	9c06      	ldr	r4, [sp, #24]
    75ec:	2c00      	cmp	r4, #0
    75ee:	d0eb      	beq.n	75c8 <__pformatter+0xb0>
    75f0:	2002      	movs	r0, #2
    75f2:	9006      	str	r0, [sp, #24]
    75f4:	e7e8      	b.n	75c8 <__pformatter+0xb0>
    75f6:	6837      	ldr	r7, [r6, #0]
    75f8:	3604      	adds	r6, #4
    75fa:	43fb      	mvns	r3, r7
    75fc:	0fd8      	lsrs	r0, r3, #31
    75fe:	7893      	ldrb	r3, [r2, #2]
    7600:	3202      	adds	r2, #2
    7602:	1c1c      	adds	r4, r3, #0
    7604:	3c68      	subs	r4, #104	; 0x68
    7606:	2100      	movs	r1, #0
    7608:	2c04      	cmp	r4, #4
    760a:	d800      	bhi.n	760e <__pformatter+0xf6>
    760c:	e0c1      	b.n	7792 <__pformatter+0x27a>
    760e:	b2dd      	uxtb	r5, r3
    7610:	2b6e      	cmp	r3, #110	; 0x6e
    7612:	d000      	beq.n	7616 <__pformatter+0xfe>
    7614:	e0c7      	b.n	77a6 <__pformatter+0x28e>
    7616:	3201      	adds	r2, #1
    7618:	9208      	str	r2, [sp, #32]
    761a:	2d6e      	cmp	r5, #110	; 0x6e
    761c:	d100      	bne.n	7620 <__pformatter+0x108>
    761e:	e149      	b.n	78b4 <__pformatter+0x39c>
    7620:	d900      	bls.n	7624 <__pformatter+0x10c>
    7622:	e100      	b.n	7826 <__pformatter+0x30e>
    7624:	2d63      	cmp	r5, #99	; 0x63
    7626:	d100      	bne.n	762a <__pformatter+0x112>
    7628:	e159      	b.n	78de <__pformatter+0x3c6>
    762a:	d807      	bhi.n	763c <__pformatter+0x124>
    762c:	2d25      	cmp	r5, #37	; 0x25
    762e:	d000      	beq.n	7632 <__pformatter+0x11a>
    7630:	e0f3      	b.n	781a <__pformatter+0x302>
    7632:	ac10      	add	r4, sp, #64	; 0x40
    7634:	7025      	strb	r5, [r4, #0]
    7636:	9609      	str	r6, [sp, #36]	; 0x24
    7638:	2601      	movs	r6, #1
    763a:	e019      	b.n	7670 <__pformatter+0x158>
    763c:	2d64      	cmp	r5, #100	; 0x64
    763e:	d000      	beq.n	7642 <__pformatter+0x12a>
    7640:	e0ee      	b.n	7820 <__pformatter+0x308>
    7642:	1d32      	adds	r2, r6, #4
    7644:	9209      	str	r2, [sp, #36]	; 0x24
    7646:	6830      	ldr	r0, [r6, #0]
    7648:	2903      	cmp	r1, #3
    764a:	d000      	beq.n	764e <__pformatter+0x136>
    764c:	e0f6      	b.n	783c <__pformatter+0x324>
    764e:	9907      	ldr	r1, [sp, #28]
    7650:	4666      	mov	r6, ip
    7652:	9600      	str	r6, [sp, #0]
    7654:	9501      	str	r5, [sp, #4]
    7656:	9102      	str	r1, [sp, #8]
    7658:	9703      	str	r7, [sp, #12]
    765a:	a990      	add	r1, sp, #576	; 0x240
    765c:	9a06      	ldr	r2, [sp, #24]
    765e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    7660:	f7ff fe8c 	bl	737c <long2str.isra.0>
    7664:	1e04      	subs	r4, r0, #0
    7666:	d100      	bne.n	766a <__pformatter+0x152>
    7668:	e13f      	b.n	78ea <__pformatter+0x3d2>
    766a:	4f63      	ldr	r7, [pc, #396]	; (77f8 <__pformatter+0x2e0>)
    766c:	446f      	add	r7, sp
    766e:	1a3e      	subs	r6, r7, r0
    7670:	9806      	ldr	r0, [sp, #24]
    7672:	2800      	cmp	r0, #0
    7674:	d03c      	beq.n	76f0 <__pformatter+0x1d8>
    7676:	2320      	movs	r3, #32
    7678:	2802      	cmp	r0, #2
    767a:	d100      	bne.n	767e <__pformatter+0x166>
    767c:	2330      	movs	r3, #48	; 0x30
    767e:	466f      	mov	r7, sp
    7680:	373e      	adds	r7, #62	; 0x3e
    7682:	703b      	strb	r3, [r7, #0]
    7684:	7822      	ldrb	r2, [r4, #0]
    7686:	2a2b      	cmp	r2, #43	; 0x2b
    7688:	d004      	beq.n	7694 <__pformatter+0x17c>
    768a:	2a2d      	cmp	r2, #45	; 0x2d
    768c:	d002      	beq.n	7694 <__pformatter+0x17c>
    768e:	1c37      	adds	r7, r6, #0
    7690:	2a20      	cmp	r2, #32
    7692:	d10b      	bne.n	76ac <__pformatter+0x194>
    7694:	1c37      	adds	r7, r6, #0
    7696:	2b30      	cmp	r3, #48	; 0x30
    7698:	d108      	bne.n	76ac <__pformatter+0x194>
    769a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    769c:	1c21      	adds	r1, r4, #0
    769e:	2201      	movs	r2, #1
    76a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    76a2:	4798      	blx	r3
    76a4:	2800      	cmp	r0, #0
    76a6:	d031      	beq.n	770c <__pformatter+0x1f4>
    76a8:	3401      	adds	r4, #1
    76aa:	1e77      	subs	r7, r6, #1
    76ac:	9906      	ldr	r1, [sp, #24]
    76ae:	2902      	cmp	r1, #2
    76b0:	d10e      	bne.n	76d0 <__pformatter+0x1b8>
    76b2:	2d61      	cmp	r5, #97	; 0x61
    76b4:	d001      	beq.n	76ba <__pformatter+0x1a2>
    76b6:	2d41      	cmp	r5, #65	; 0x41
    76b8:	d10a      	bne.n	76d0 <__pformatter+0x1b8>
    76ba:	2f01      	cmp	r7, #1
    76bc:	dd26      	ble.n	770c <__pformatter+0x1f4>
    76be:	980b      	ldr	r0, [sp, #44]	; 0x2c
    76c0:	1c21      	adds	r1, r4, #0
    76c2:	2202      	movs	r2, #2
    76c4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    76c6:	47a8      	blx	r5
    76c8:	2800      	cmp	r0, #0
    76ca:	d01f      	beq.n	770c <__pformatter+0x1f4>
    76cc:	3f02      	subs	r7, #2
    76ce:	3402      	adds	r4, #2
    76d0:	1c35      	adds	r5, r6, #0
    76d2:	9e07      	ldr	r6, [sp, #28]
    76d4:	42b5      	cmp	r5, r6
    76d6:	da09      	bge.n	76ec <__pformatter+0x1d4>
    76d8:	4669      	mov	r1, sp
    76da:	980b      	ldr	r0, [sp, #44]	; 0x2c
    76dc:	313e      	adds	r1, #62	; 0x3e
    76de:	2201      	movs	r2, #1
    76e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    76e2:	4798      	blx	r3
    76e4:	2800      	cmp	r0, #0
    76e6:	d011      	beq.n	770c <__pformatter+0x1f4>
    76e8:	3501      	adds	r5, #1
    76ea:	e7f2      	b.n	76d2 <__pformatter+0x1ba>
    76ec:	1c3e      	adds	r6, r7, #0
    76ee:	e000      	b.n	76f2 <__pformatter+0x1da>
    76f0:	1c35      	adds	r5, r6, #0
    76f2:	2e00      	cmp	r6, #0
    76f4:	d103      	bne.n	76fe <__pformatter+0x1e6>
    76f6:	9806      	ldr	r0, [sp, #24]
    76f8:	2800      	cmp	r0, #0
    76fa:	d119      	bne.n	7730 <__pformatter+0x218>
    76fc:	e015      	b.n	772a <__pformatter+0x212>
    76fe:	1c21      	adds	r1, r4, #0
    7700:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7702:	1c32      	adds	r2, r6, #0
    7704:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    7706:	47a0      	blx	r4
    7708:	2800      	cmp	r0, #0
    770a:	d1f4      	bne.n	76f6 <__pformatter+0x1de>
    770c:	2201      	movs	r2, #1
    770e:	4255      	negs	r5, r2
    7710:	9505      	str	r5, [sp, #20]
    7712:	e10d      	b.n	7930 <__pformatter+0x418>
    7714:	4669      	mov	r1, sp
    7716:	313f      	adds	r1, #63	; 0x3f
    7718:	2420      	movs	r4, #32
    771a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    771c:	2201      	movs	r2, #1
    771e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    7720:	700c      	strb	r4, [r1, #0]
    7722:	47b8      	blx	r7
    7724:	2800      	cmp	r0, #0
    7726:	d0f1      	beq.n	770c <__pformatter+0x1f4>
    7728:	3501      	adds	r5, #1
    772a:	9f07      	ldr	r7, [sp, #28]
    772c:	42bd      	cmp	r5, r7
    772e:	dbf1      	blt.n	7714 <__pformatter+0x1fc>
    7730:	9a05      	ldr	r2, [sp, #20]
    7732:	1953      	adds	r3, r2, r5
    7734:	9305      	str	r3, [sp, #20]
    7736:	9e09      	ldr	r6, [sp, #36]	; 0x24
    7738:	e6fb      	b.n	7532 <__pformatter+0x1a>
    773a:	1c17      	adds	r7, r2, #0
    773c:	2b2a      	cmp	r3, #42	; 0x2a
    773e:	d000      	beq.n	7742 <__pformatter+0x22a>
    7740:	e0e1      	b.n	7906 <__pformatter+0x3ee>
    7742:	1d34      	adds	r4, r6, #4
    7744:	6836      	ldr	r6, [r6, #0]
    7746:	9607      	str	r6, [sp, #28]
    7748:	2e00      	cmp	r6, #0
    774a:	da03      	bge.n	7754 <__pformatter+0x23c>
    774c:	4273      	negs	r3, r6
    774e:	2500      	movs	r5, #0
    7750:	9307      	str	r3, [sp, #28]
    7752:	9506      	str	r5, [sp, #24]
    7754:	787b      	ldrb	r3, [r7, #1]
    7756:	3201      	adds	r2, #1
    7758:	1c26      	adds	r6, r4, #0
    775a:	4f28      	ldr	r7, [pc, #160]	; (77fc <__pformatter+0x2e4>)
    775c:	9807      	ldr	r0, [sp, #28]
    775e:	42b8      	cmp	r0, r7
    7760:	dd00      	ble.n	7764 <__pformatter+0x24c>
    7762:	e0c2      	b.n	78ea <__pformatter+0x3d2>
    7764:	2b2e      	cmp	r3, #46	; 0x2e
    7766:	d111      	bne.n	778c <__pformatter+0x274>
    7768:	7853      	ldrb	r3, [r2, #1]
    776a:	2b2a      	cmp	r3, #42	; 0x2a
    776c:	d100      	bne.n	7770 <__pformatter+0x258>
    776e:	e742      	b.n	75f6 <__pformatter+0xde>
    7770:	3201      	adds	r2, #1
    7772:	2700      	movs	r7, #0
    7774:	1c1c      	adds	r4, r3, #0
    7776:	3c30      	subs	r4, #48	; 0x30
    7778:	2c09      	cmp	r4, #9
    777a:	d805      	bhi.n	7788 <__pformatter+0x270>
    777c:	210a      	movs	r1, #10
    777e:	434f      	muls	r7, r1
    7780:	3201      	adds	r2, #1
    7782:	193f      	adds	r7, r7, r4
    7784:	7813      	ldrb	r3, [r2, #0]
    7786:	e7f5      	b.n	7774 <__pformatter+0x25c>
    7788:	2001      	movs	r0, #1
    778a:	e73a      	b.n	7602 <__pformatter+0xea>
    778c:	2700      	movs	r7, #0
    778e:	1c38      	adds	r0, r7, #0
    7790:	e737      	b.n	7602 <__pformatter+0xea>
    7792:	4d1b      	ldr	r5, [pc, #108]	; (7800 <__pformatter+0x2e8>)
    7794:	5d29      	ldrb	r1, [r5, r4]
    7796:	4d1b      	ldr	r5, [pc, #108]	; (7804 <__pformatter+0x2ec>)
    7798:	572c      	ldrsb	r4, [r5, r4]
    779a:	2c00      	cmp	r4, #0
    779c:	d100      	bne.n	77a0 <__pformatter+0x288>
    779e:	e736      	b.n	760e <__pformatter+0xf6>
    77a0:	7853      	ldrb	r3, [r2, #1]
    77a2:	3201      	adds	r2, #1
    77a4:	e733      	b.n	760e <__pformatter+0xf6>
    77a6:	2b6e      	cmp	r3, #110	; 0x6e
    77a8:	dc0a      	bgt.n	77c0 <__pformatter+0x2a8>
    77aa:	2b63      	cmp	r3, #99	; 0x63
    77ac:	d02c      	beq.n	7808 <__pformatter+0x2f0>
    77ae:	dc02      	bgt.n	77b6 <__pformatter+0x29e>
    77b0:	2b58      	cmp	r3, #88	; 0x58
    77b2:	d130      	bne.n	7816 <__pformatter+0x2fe>
    77b4:	e015      	b.n	77e2 <__pformatter+0x2ca>
    77b6:	2b64      	cmp	r3, #100	; 0x64
    77b8:	d013      	beq.n	77e2 <__pformatter+0x2ca>
    77ba:	2b69      	cmp	r3, #105	; 0x69
    77bc:	d12b      	bne.n	7816 <__pformatter+0x2fe>
    77be:	e010      	b.n	77e2 <__pformatter+0x2ca>
    77c0:	2b73      	cmp	r3, #115	; 0x73
    77c2:	d023      	beq.n	780c <__pformatter+0x2f4>
    77c4:	dc09      	bgt.n	77da <__pformatter+0x2c2>
    77c6:	2b6f      	cmp	r3, #111	; 0x6f
    77c8:	d00b      	beq.n	77e2 <__pformatter+0x2ca>
    77ca:	2b70      	cmp	r3, #112	; 0x70
    77cc:	d123      	bne.n	7816 <__pformatter+0x2fe>
    77ce:	2301      	movs	r3, #1
    77d0:	2578      	movs	r5, #120	; 0x78
    77d2:	2708      	movs	r7, #8
    77d4:	2103      	movs	r1, #3
    77d6:	469c      	mov	ip, r3
    77d8:	e71d      	b.n	7616 <__pformatter+0xfe>
    77da:	2b75      	cmp	r3, #117	; 0x75
    77dc:	d001      	beq.n	77e2 <__pformatter+0x2ca>
    77de:	2b78      	cmp	r3, #120	; 0x78
    77e0:	d119      	bne.n	7816 <__pformatter+0x2fe>
    77e2:	2800      	cmp	r0, #0
    77e4:	d015      	beq.n	7812 <__pformatter+0x2fa>
    77e6:	9c06      	ldr	r4, [sp, #24]
    77e8:	2c02      	cmp	r4, #2
    77ea:	d000      	beq.n	77ee <__pformatter+0x2d6>
    77ec:	e713      	b.n	7616 <__pformatter+0xfe>
    77ee:	2301      	movs	r3, #1
    77f0:	9306      	str	r3, [sp, #24]
    77f2:	e710      	b.n	7616 <__pformatter+0xfe>
    77f4:	fffffdbc 	.word	0xfffffdbc
    77f8:	0000023f 	.word	0x0000023f
    77fc:	000001fd 	.word	0x000001fd
    7800:	0000870a 	.word	0x0000870a
    7804:	00008705 	.word	0x00008705
    7808:	2800      	cmp	r0, #0
    780a:	d104      	bne.n	7816 <__pformatter+0x2fe>
    780c:	2900      	cmp	r1, #0
    780e:	d102      	bne.n	7816 <__pformatter+0x2fe>
    7810:	e701      	b.n	7616 <__pformatter+0xfe>
    7812:	2701      	movs	r7, #1
    7814:	e6ff      	b.n	7616 <__pformatter+0xfe>
    7816:	25ff      	movs	r5, #255	; 0xff
    7818:	e6fd      	b.n	7616 <__pformatter+0xfe>
    781a:	2d58      	cmp	r5, #88	; 0x58
    781c:	d165      	bne.n	78ea <__pformatter+0x3d2>
    781e:	e016      	b.n	784e <__pformatter+0x336>
    7820:	2d69      	cmp	r5, #105	; 0x69
    7822:	d162      	bne.n	78ea <__pformatter+0x3d2>
    7824:	e70d      	b.n	7642 <__pformatter+0x12a>
    7826:	2d73      	cmp	r5, #115	; 0x73
    7828:	d023      	beq.n	7872 <__pformatter+0x35a>
    782a:	d802      	bhi.n	7832 <__pformatter+0x31a>
    782c:	2d6f      	cmp	r5, #111	; 0x6f
    782e:	d15c      	bne.n	78ea <__pformatter+0x3d2>
    7830:	e00d      	b.n	784e <__pformatter+0x336>
    7832:	2d75      	cmp	r5, #117	; 0x75
    7834:	d00b      	beq.n	784e <__pformatter+0x336>
    7836:	2d78      	cmp	r5, #120	; 0x78
    7838:	d157      	bne.n	78ea <__pformatter+0x3d2>
    783a:	e008      	b.n	784e <__pformatter+0x336>
    783c:	2902      	cmp	r1, #2
    783e:	d101      	bne.n	7844 <__pformatter+0x32c>
    7840:	b200      	sxth	r0, r0
    7842:	e704      	b.n	764e <__pformatter+0x136>
    7844:	2901      	cmp	r1, #1
    7846:	d000      	beq.n	784a <__pformatter+0x332>
    7848:	e701      	b.n	764e <__pformatter+0x136>
    784a:	b240      	sxtb	r0, r0
    784c:	e6ff      	b.n	764e <__pformatter+0x136>
    784e:	1d34      	adds	r4, r6, #4
    7850:	9409      	str	r4, [sp, #36]	; 0x24
    7852:	6830      	ldr	r0, [r6, #0]
    7854:	2903      	cmp	r1, #3
    7856:	d006      	beq.n	7866 <__pformatter+0x34e>
    7858:	2902      	cmp	r1, #2
    785a:	d101      	bne.n	7860 <__pformatter+0x348>
    785c:	b280      	uxth	r0, r0
    785e:	e002      	b.n	7866 <__pformatter+0x34e>
    7860:	2901      	cmp	r1, #1
    7862:	d100      	bne.n	7866 <__pformatter+0x34e>
    7864:	b2c0      	uxtb	r0, r0
    7866:	9e07      	ldr	r6, [sp, #28]
    7868:	4662      	mov	r2, ip
    786a:	9200      	str	r2, [sp, #0]
    786c:	9501      	str	r5, [sp, #4]
    786e:	9602      	str	r6, [sp, #8]
    7870:	e6f2      	b.n	7658 <__pformatter+0x140>
    7872:	6834      	ldr	r4, [r6, #0]
    7874:	1d31      	adds	r1, r6, #4
    7876:	9109      	str	r1, [sp, #36]	; 0x24
    7878:	2c00      	cmp	r4, #0
    787a:	d100      	bne.n	787e <__pformatter+0x366>
    787c:	4c2f      	ldr	r4, [pc, #188]	; (793c <__pformatter+0x424>)
    787e:	4663      	mov	r3, ip
    7880:	2b00      	cmp	r3, #0
    7882:	d007      	beq.n	7894 <__pformatter+0x37c>
    7884:	7826      	ldrb	r6, [r4, #0]
    7886:	3401      	adds	r4, #1
    7888:	2800      	cmp	r0, #0
    788a:	d100      	bne.n	788e <__pformatter+0x376>
    788c:	e6f0      	b.n	7670 <__pformatter+0x158>
    788e:	42be      	cmp	r6, r7
    7890:	dc37      	bgt.n	7902 <__pformatter+0x3ea>
    7892:	e6ed      	b.n	7670 <__pformatter+0x158>
    7894:	2800      	cmp	r0, #0
    7896:	d008      	beq.n	78aa <__pformatter+0x392>
    7898:	1c20      	adds	r0, r4, #0
    789a:	4661      	mov	r1, ip
    789c:	1c3a      	adds	r2, r7, #0
    789e:	f000 fce8 	bl	8272 <memchr>
    78a2:	2800      	cmp	r0, #0
    78a4:	d02d      	beq.n	7902 <__pformatter+0x3ea>
    78a6:	1b06      	subs	r6, r0, r4
    78a8:	e6e2      	b.n	7670 <__pformatter+0x158>
    78aa:	1c20      	adds	r0, r4, #0
    78ac:	f000 fcfd 	bl	82aa <strlen>
    78b0:	1c06      	adds	r6, r0, #0
    78b2:	e6dd      	b.n	7670 <__pformatter+0x158>
    78b4:	1d35      	adds	r5, r6, #4
    78b6:	9509      	str	r5, [sp, #36]	; 0x24
    78b8:	6834      	ldr	r4, [r6, #0]
    78ba:	2902      	cmp	r1, #2
    78bc:	d007      	beq.n	78ce <__pformatter+0x3b6>
    78be:	2903      	cmp	r1, #3
    78c0:	d00a      	beq.n	78d8 <__pformatter+0x3c0>
    78c2:	2900      	cmp	r1, #0
    78c4:	d000      	beq.n	78c8 <__pformatter+0x3b0>
    78c6:	e736      	b.n	7736 <__pformatter+0x21e>
    78c8:	9805      	ldr	r0, [sp, #20]
    78ca:	6020      	str	r0, [r4, #0]
    78cc:	e733      	b.n	7736 <__pformatter+0x21e>
    78ce:	466f      	mov	r7, sp
    78d0:	2114      	movs	r1, #20
    78d2:	5bcb      	ldrh	r3, [r1, r7]
    78d4:	8023      	strh	r3, [r4, #0]
    78d6:	e72e      	b.n	7736 <__pformatter+0x21e>
    78d8:	9a05      	ldr	r2, [sp, #20]
    78da:	6022      	str	r2, [r4, #0]
    78dc:	e72b      	b.n	7736 <__pformatter+0x21e>
    78de:	6833      	ldr	r3, [r6, #0]
    78e0:	1d30      	adds	r0, r6, #4
    78e2:	ac10      	add	r4, sp, #64	; 0x40
    78e4:	9009      	str	r0, [sp, #36]	; 0x24
    78e6:	7023      	strb	r3, [r4, #0]
    78e8:	e6a6      	b.n	7638 <__pformatter+0x120>
    78ea:	980c      	ldr	r0, [sp, #48]	; 0x30
    78ec:	f000 fcdd 	bl	82aa <strlen>
    78f0:	9e05      	ldr	r6, [sp, #20]
    78f2:	1c02      	adds	r2, r0, #0
    78f4:	1835      	adds	r5, r6, r0
    78f6:	9505      	str	r5, [sp, #20]
    78f8:	2800      	cmp	r0, #0
    78fa:	d019      	beq.n	7930 <__pformatter+0x418>
    78fc:	980b      	ldr	r0, [sp, #44]	; 0x2c
    78fe:	990c      	ldr	r1, [sp, #48]	; 0x30
    7900:	e62f      	b.n	7562 <__pformatter+0x4a>
    7902:	1c3e      	adds	r6, r7, #0
    7904:	e6b4      	b.n	7670 <__pformatter+0x158>
    7906:	2400      	movs	r4, #0
    7908:	9407      	str	r4, [sp, #28]
    790a:	1c19      	adds	r1, r3, #0
    790c:	3930      	subs	r1, #48	; 0x30
    790e:	2909      	cmp	r1, #9
    7910:	d900      	bls.n	7914 <__pformatter+0x3fc>
    7912:	e722      	b.n	775a <__pformatter+0x242>
    7914:	9d07      	ldr	r5, [sp, #28]
    7916:	230a      	movs	r3, #10
    7918:	436b      	muls	r3, r5
    791a:	3201      	adds	r2, #1
    791c:	1858      	adds	r0, r3, r1
    791e:	9007      	str	r0, [sp, #28]
    7920:	7813      	ldrb	r3, [r2, #0]
    7922:	e7f2      	b.n	790a <__pformatter+0x3f2>
    7924:	2700      	movs	r7, #0
    7926:	9706      	str	r7, [sp, #24]
    7928:	e64e      	b.n	75c8 <__pformatter+0xb0>
    792a:	2001      	movs	r0, #1
    792c:	900d      	str	r0, [sp, #52]	; 0x34
    792e:	e64b      	b.n	75c8 <__pformatter+0xb0>
    7930:	9805      	ldr	r0, [sp, #20]
    7932:	2491      	movs	r4, #145	; 0x91
    7934:	00a4      	lsls	r4, r4, #2
    7936:	44a5      	add	sp, r4
    7938:	bdf0      	pop	{r4, r5, r6, r7, pc}
    793a:	46c0      	nop			; (mov r8, r8)
    793c:	00008704 	.word	0x00008704

00007940 <__sformatter>:
    7940:	b5f0      	push	{r4, r5, r6, r7, lr}
    7942:	2700      	movs	r7, #0
    7944:	b0a9      	sub	sp, #164	; 0xa4
    7946:	9005      	str	r0, [sp, #20]
    7948:	9106      	str	r1, [sp, #24]
    794a:	930f      	str	r3, [sp, #60]	; 0x3c
    794c:	9209      	str	r2, [sp, #36]	; 0x24
    794e:	970d      	str	r7, [sp, #52]	; 0x34
    7950:	970b      	str	r7, [sp, #44]	; 0x2c
    7952:	9708      	str	r7, [sp, #32]
    7954:	970a      	str	r7, [sp, #40]	; 0x28
    7956:	970c      	str	r7, [sp, #48]	; 0x30
    7958:	9704      	str	r7, [sp, #16]
    795a:	9d09      	ldr	r5, [sp, #36]	; 0x24
    795c:	782c      	ldrb	r4, [r5, #0]
    795e:	2c00      	cmp	r4, #0
    7960:	d100      	bne.n	7964 <__sformatter+0x24>
    7962:	e303      	b.n	7f6c <__sformatter+0x62c>
    7964:	1c20      	adds	r0, r4, #0
    7966:	f000 fb47 	bl	7ff8 <isspace>
    796a:	2800      	cmp	r0, #0
    796c:	d022      	beq.n	79b4 <__sformatter+0x74>
    796e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    7970:	3201      	adds	r2, #1
    7972:	7810      	ldrb	r0, [r2, #0]
    7974:	9209      	str	r2, [sp, #36]	; 0x24
    7976:	f000 fb3f 	bl	7ff8 <isspace>
    797a:	2800      	cmp	r0, #0
    797c:	d1f7      	bne.n	796e <__sformatter+0x2e>
    797e:	2f00      	cmp	r7, #0
    7980:	d000      	beq.n	7984 <__sformatter+0x44>
    7982:	e2f1      	b.n	7f68 <__sformatter+0x628>
    7984:	2100      	movs	r1, #0
    7986:	9806      	ldr	r0, [sp, #24]
    7988:	1c0a      	adds	r2, r1, #0
    798a:	9c05      	ldr	r4, [sp, #20]
    798c:	47a0      	blx	r4
    798e:	1c06      	adds	r6, r0, #0
    7990:	f000 fb32 	bl	7ff8 <isspace>
    7994:	2800      	cmp	r0, #0
    7996:	d003      	beq.n	79a0 <__sformatter+0x60>
    7998:	9b04      	ldr	r3, [sp, #16]
    799a:	3301      	adds	r3, #1
    799c:	9304      	str	r3, [sp, #16]
    799e:	e7f1      	b.n	7984 <__sformatter+0x44>
    79a0:	1c70      	adds	r0, r6, #1
    79a2:	d104      	bne.n	79ae <__sformatter+0x6e>
    79a4:	982e      	ldr	r0, [sp, #184]	; 0xb8
    79a6:	2800      	cmp	r0, #0
    79a8:	d100      	bne.n	79ac <__sformatter+0x6c>
    79aa:	e2df      	b.n	7f6c <__sformatter+0x62c>
    79ac:	2701      	movs	r7, #1
    79ae:	9806      	ldr	r0, [sp, #24]
    79b0:	1c31      	adds	r1, r6, #0
    79b2:	e2ab      	b.n	7f0c <__sformatter+0x5cc>
    79b4:	2c25      	cmp	r4, #37	; 0x25
    79b6:	d01b      	beq.n	79f0 <__sformatter+0xb0>
    79b8:	2f00      	cmp	r7, #0
    79ba:	d119      	bne.n	79f0 <__sformatter+0xb0>
    79bc:	1c39      	adds	r1, r7, #0
    79be:	9806      	ldr	r0, [sp, #24]
    79c0:	1c3a      	adds	r2, r7, #0
    79c2:	9e05      	ldr	r6, [sp, #20]
    79c4:	47b0      	blx	r6
    79c6:	b2c1      	uxtb	r1, r0
    79c8:	42a1      	cmp	r1, r4
    79ca:	d00a      	beq.n	79e2 <__sformatter+0xa2>
    79cc:	9806      	ldr	r0, [sp, #24]
    79ce:	2201      	movs	r2, #1
    79d0:	47b0      	blx	r6
    79d2:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
    79d4:	2f00      	cmp	r7, #0
    79d6:	d100      	bne.n	79da <__sformatter+0x9a>
    79d8:	e2c8      	b.n	7f6c <__sformatter+0x62c>
    79da:	9d09      	ldr	r5, [sp, #36]	; 0x24
    79dc:	3501      	adds	r5, #1
    79de:	9509      	str	r5, [sp, #36]	; 0x24
    79e0:	e2c2      	b.n	7f68 <__sformatter+0x628>
    79e2:	9b04      	ldr	r3, [sp, #16]
    79e4:	9909      	ldr	r1, [sp, #36]	; 0x24
    79e6:	3301      	adds	r3, #1
    79e8:	3101      	adds	r1, #1
    79ea:	9304      	str	r3, [sp, #16]
    79ec:	9109      	str	r1, [sp, #36]	; 0x24
    79ee:	e7b4      	b.n	795a <__sformatter+0x1a>
    79f0:	ac1e      	add	r4, sp, #120	; 0x78
    79f2:	1c20      	adds	r0, r4, #0
    79f4:	2100      	movs	r1, #0
    79f6:	2228      	movs	r2, #40	; 0x28
    79f8:	f7ff fcb9 	bl	736e <memset>
    79fc:	9809      	ldr	r0, [sp, #36]	; 0x24
    79fe:	4ea5      	ldr	r6, [pc, #660]	; (7c94 <__sformatter+0x354>)
    7a00:	7845      	ldrb	r5, [r0, #1]
    7a02:	6066      	str	r6, [r4, #4]
    7a04:	1e28      	subs	r0, r5, #0
    7a06:	2825      	cmp	r0, #37	; 0x25
    7a08:	d10c      	bne.n	7a24 <__sformatter+0xe4>
    7a0a:	1c21      	adds	r1, r4, #0
    7a0c:	a814      	add	r0, sp, #80	; 0x50
    7a0e:	2228      	movs	r2, #40	; 0x28
    7a10:	70e5      	strb	r5, [r4, #3]
    7a12:	f7ff fca3 	bl	735c <memcpy>
    7a16:	9c09      	ldr	r4, [sp, #36]	; 0x24
    7a18:	2000      	movs	r0, #0
    7a1a:	3402      	adds	r4, #2
    7a1c:	9409      	str	r4, [sp, #36]	; 0x24
    7a1e:	9007      	str	r0, [sp, #28]
    7a20:	900e      	str	r0, [sp, #56]	; 0x38
    7a22:	e0d7      	b.n	7bd4 <__sformatter+0x294>
    7a24:	2d2a      	cmp	r5, #42	; 0x2a
    7a26:	d002      	beq.n	7a2e <__sformatter+0xee>
    7a28:	9c09      	ldr	r4, [sp, #36]	; 0x24
    7a2a:	3401      	adds	r4, #1
    7a2c:	e005      	b.n	7a3a <__sformatter+0xfa>
    7a2e:	2301      	movs	r3, #1
    7a30:	9909      	ldr	r1, [sp, #36]	; 0x24
    7a32:	7023      	strb	r3, [r4, #0]
    7a34:	9c09      	ldr	r4, [sp, #36]	; 0x24
    7a36:	7888      	ldrb	r0, [r1, #2]
    7a38:	3402      	adds	r4, #2
    7a3a:	1c02      	adds	r2, r0, #0
    7a3c:	3a30      	subs	r2, #48	; 0x30
    7a3e:	2a09      	cmp	r2, #9
    7a40:	d81f      	bhi.n	7a82 <__sformatter+0x142>
    7a42:	2600      	movs	r6, #0
    7a44:	250a      	movs	r5, #10
    7a46:	436e      	muls	r6, r5
    7a48:	3830      	subs	r0, #48	; 0x30
    7a4a:	3401      	adds	r4, #1
    7a4c:	1836      	adds	r6, r6, r0
    7a4e:	7820      	ldrb	r0, [r4, #0]
    7a50:	1c03      	adds	r3, r0, #0
    7a52:	3b30      	subs	r3, #48	; 0x30
    7a54:	2b09      	cmp	r3, #9
    7a56:	d9f5      	bls.n	7a44 <__sformatter+0x104>
    7a58:	ad1e      	add	r5, sp, #120	; 0x78
    7a5a:	606e      	str	r6, [r5, #4]
    7a5c:	2e00      	cmp	r6, #0
    7a5e:	d10e      	bne.n	7a7e <__sformatter+0x13e>
    7a60:	2301      	movs	r3, #1
    7a62:	4259      	negs	r1, r3
    7a64:	70e9      	strb	r1, [r5, #3]
    7a66:	a814      	add	r0, sp, #80	; 0x50
    7a68:	1c29      	adds	r1, r5, #0
    7a6a:	2228      	movs	r2, #40	; 0x28
    7a6c:	3401      	adds	r4, #1
    7a6e:	f7ff fc75 	bl	735c <memcpy>
    7a72:	782b      	ldrb	r3, [r5, #0]
    7a74:	9409      	str	r4, [sp, #36]	; 0x24
    7a76:	25ff      	movs	r5, #255	; 0xff
    7a78:	9607      	str	r6, [sp, #28]
    7a7a:	960e      	str	r6, [sp, #56]	; 0x38
    7a7c:	e09d      	b.n	7bba <__sformatter+0x27a>
    7a7e:	2601      	movs	r6, #1
    7a80:	706e      	strb	r6, [r5, #1]
    7a82:	a91e      	add	r1, sp, #120	; 0x78
    7a84:	2868      	cmp	r0, #104	; 0x68
    7a86:	d004      	beq.n	7a92 <__sformatter+0x152>
    7a88:	286c      	cmp	r0, #108	; 0x6c
    7a8a:	d10c      	bne.n	7aa6 <__sformatter+0x166>
    7a8c:	2003      	movs	r0, #3
    7a8e:	7088      	strb	r0, [r1, #2]
    7a90:	e007      	b.n	7aa2 <__sformatter+0x162>
    7a92:	7863      	ldrb	r3, [r4, #1]
    7a94:	2202      	movs	r2, #2
    7a96:	708a      	strb	r2, [r1, #2]
    7a98:	2b68      	cmp	r3, #104	; 0x68
    7a9a:	d102      	bne.n	7aa2 <__sformatter+0x162>
    7a9c:	2501      	movs	r5, #1
    7a9e:	708d      	strb	r5, [r1, #2]
    7aa0:	1964      	adds	r4, r4, r5
    7aa2:	7860      	ldrb	r0, [r4, #1]
    7aa4:	3401      	adds	r4, #1
    7aa6:	ab1e      	add	r3, sp, #120	; 0x78
    7aa8:	70d8      	strb	r0, [r3, #3]
    7aaa:	3858      	subs	r0, #88	; 0x58
    7aac:	2820      	cmp	r0, #32
    7aae:	d871      	bhi.n	7b94 <__sformatter+0x254>
    7ab0:	f7f8 fcb8 	bl	424 <__gnu_thumb1_case_uqi>
    7ab4:	2b707072 	.word	0x2b707072
    7ab8:	70707070 	.word	0x70707070
    7abc:	15707070 	.word	0x15707070
    7ac0:	70707072 	.word	0x70707072
    7ac4:	70707270 	.word	0x70707270
    7ac8:	72727070 	.word	0x72727070
    7acc:	19707011 	.word	0x19707011
    7ad0:	70707270 	.word	0x70707270
    7ad4:	72          	.byte	0x72
    7ad5:	00          	.byte	0x00
    7ad6:	2603      	movs	r6, #3
    7ad8:	709e      	strb	r6, [r3, #2]
    7ada:	2178      	movs	r1, #120	; 0x78
    7adc:	e05b      	b.n	7b96 <__sformatter+0x256>
    7ade:	789a      	ldrb	r2, [r3, #2]
    7ae0:	2a00      	cmp	r2, #0
    7ae2:	d059      	beq.n	7b98 <__sformatter+0x258>
    7ae4:	e056      	b.n	7b94 <__sformatter+0x254>
    7ae6:	7899      	ldrb	r1, [r3, #2]
    7ae8:	2900      	cmp	r1, #0
    7aea:	d001      	beq.n	7af0 <__sformatter+0x1b0>
    7aec:	20ff      	movs	r0, #255	; 0xff
    7aee:	70d8      	strb	r0, [r3, #3]
    7af0:	2300      	movs	r3, #0
    7af2:	aa1e      	add	r2, sp, #120	; 0x78
    7af4:	18d5      	adds	r5, r2, r3
    7af6:	26ff      	movs	r6, #255	; 0xff
    7af8:	3301      	adds	r3, #1
    7afa:	722e      	strb	r6, [r5, #8]
    7afc:	2b20      	cmp	r3, #32
    7afe:	d1f8      	bne.n	7af2 <__sformatter+0x1b2>
    7b00:	21c1      	movs	r1, #193	; 0xc1
    7b02:	20fe      	movs	r0, #254	; 0xfe
    7b04:	7251      	strb	r1, [r2, #9]
    7b06:	7310      	strb	r0, [r2, #12]
    7b08:	e046      	b.n	7b98 <__sformatter+0x258>
    7b0a:	789d      	ldrb	r5, [r3, #2]
    7b0c:	2d00      	cmp	r5, #0
    7b0e:	d001      	beq.n	7b14 <__sformatter+0x1d4>
    7b10:	26ff      	movs	r6, #255	; 0xff
    7b12:	70de      	strb	r6, [r3, #3]
    7b14:	7863      	ldrb	r3, [r4, #1]
    7b16:	2b5e      	cmp	r3, #94	; 0x5e
    7b18:	d002      	beq.n	7b20 <__sformatter+0x1e0>
    7b1a:	3401      	adds	r4, #1
    7b1c:	2100      	movs	r1, #0
    7b1e:	e002      	b.n	7b26 <__sformatter+0x1e6>
    7b20:	78a3      	ldrb	r3, [r4, #2]
    7b22:	2101      	movs	r1, #1
    7b24:	3402      	adds	r4, #2
    7b26:	2b5d      	cmp	r3, #93	; 0x5d
    7b28:	d107      	bne.n	7b3a <__sformatter+0x1fa>
    7b2a:	ab1e      	add	r3, sp, #120	; 0x78
    7b2c:	2020      	movs	r0, #32
    7b2e:	74d8      	strb	r0, [r3, #19]
    7b30:	7863      	ldrb	r3, [r4, #1]
    7b32:	3401      	adds	r4, #1
    7b34:	e001      	b.n	7b3a <__sformatter+0x1fa>
    7b36:	78e3      	ldrb	r3, [r4, #3]
    7b38:	3403      	adds	r4, #3
    7b3a:	2b00      	cmp	r3, #0
    7b3c:	d100      	bne.n	7b40 <__sformatter+0x200>
    7b3e:	e239      	b.n	7fb4 <__sformatter+0x674>
    7b40:	2b5d      	cmp	r3, #93	; 0x5d
    7b42:	d100      	bne.n	7b46 <__sformatter+0x206>
    7b44:	e239      	b.n	7fba <__sformatter+0x67a>
    7b46:	b2dd      	uxtb	r5, r3
    7b48:	08ea      	lsrs	r2, r5, #3
    7b4a:	ae1e      	add	r6, sp, #120	; 0x78
    7b4c:	2007      	movs	r0, #7
    7b4e:	18b2      	adds	r2, r6, r2
    7b50:	4018      	ands	r0, r3
    7b52:	2501      	movs	r5, #1
    7b54:	4085      	lsls	r5, r0
    7b56:	7a10      	ldrb	r0, [r2, #8]
    7b58:	1c2e      	adds	r6, r5, #0
    7b5a:	7865      	ldrb	r5, [r4, #1]
    7b5c:	4306      	orrs	r6, r0
    7b5e:	7216      	strb	r6, [r2, #8]
    7b60:	2d2d      	cmp	r5, #45	; 0x2d
    7b62:	d114      	bne.n	7b8e <__sformatter+0x24e>
    7b64:	78a2      	ldrb	r2, [r4, #2]
    7b66:	2a00      	cmp	r2, #0
    7b68:	d011      	beq.n	7b8e <__sformatter+0x24e>
    7b6a:	2a5d      	cmp	r2, #93	; 0x5d
    7b6c:	d00f      	beq.n	7b8e <__sformatter+0x24e>
    7b6e:	3301      	adds	r3, #1
    7b70:	4293      	cmp	r3, r2
    7b72:	dce0      	bgt.n	7b36 <__sformatter+0x1f6>
    7b74:	b2de      	uxtb	r6, r3
    7b76:	08f0      	lsrs	r0, r6, #3
    7b78:	ad1e      	add	r5, sp, #120	; 0x78
    7b7a:	1828      	adds	r0, r5, r0
    7b7c:	2507      	movs	r5, #7
    7b7e:	401d      	ands	r5, r3
    7b80:	2601      	movs	r6, #1
    7b82:	40ae      	lsls	r6, r5
    7b84:	1c35      	adds	r5, r6, #0
    7b86:	7a06      	ldrb	r6, [r0, #8]
    7b88:	4335      	orrs	r5, r6
    7b8a:	7205      	strb	r5, [r0, #8]
    7b8c:	e7ef      	b.n	7b6e <__sformatter+0x22e>
    7b8e:	3401      	adds	r4, #1
    7b90:	1c2b      	adds	r3, r5, #0
    7b92:	e7d2      	b.n	7b3a <__sformatter+0x1fa>
    7b94:	21ff      	movs	r1, #255	; 0xff
    7b96:	70d9      	strb	r1, [r3, #3]
    7b98:	ae1e      	add	r6, sp, #120	; 0x78
    7b9a:	1c31      	adds	r1, r6, #0
    7b9c:	2228      	movs	r2, #40	; 0x28
    7b9e:	a814      	add	r0, sp, #80	; 0x50
    7ba0:	f7ff fbdc 	bl	735c <memcpy>
    7ba4:	466a      	mov	r2, sp
    7ba6:	327a      	adds	r2, #122	; 0x7a
    7ba8:	7871      	ldrb	r1, [r6, #1]
    7baa:	7810      	ldrb	r0, [r2, #0]
    7bac:	7833      	ldrb	r3, [r6, #0]
    7bae:	910e      	str	r1, [sp, #56]	; 0x38
    7bb0:	9007      	str	r0, [sp, #28]
    7bb2:	78f5      	ldrb	r5, [r6, #3]
    7bb4:	3401      	adds	r4, #1
    7bb6:	6876      	ldr	r6, [r6, #4]
    7bb8:	9409      	str	r4, [sp, #36]	; 0x24
    7bba:	2b00      	cmp	r3, #0
    7bbc:	d106      	bne.n	7bcc <__sformatter+0x28c>
    7bbe:	2d25      	cmp	r5, #37	; 0x25
    7bc0:	d008      	beq.n	7bd4 <__sformatter+0x294>
    7bc2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7bc4:	6814      	ldr	r4, [r2, #0]
    7bc6:	3204      	adds	r2, #4
    7bc8:	920f      	str	r2, [sp, #60]	; 0x3c
    7bca:	e000      	b.n	7bce <__sformatter+0x28e>
    7bcc:	2400      	movs	r4, #0
    7bce:	2d6e      	cmp	r5, #110	; 0x6e
    7bd0:	d101      	bne.n	7bd6 <__sformatter+0x296>
    7bd2:	e1ad      	b.n	7f30 <__sformatter+0x5f0>
    7bd4:	2400      	movs	r4, #0
    7bd6:	2f00      	cmp	r7, #0
    7bd8:	d001      	beq.n	7bde <__sformatter+0x29e>
    7bda:	2701      	movs	r7, #1
    7bdc:	e00a      	b.n	7bf4 <__sformatter+0x2b4>
    7bde:	9806      	ldr	r0, [sp, #24]
    7be0:	1c39      	adds	r1, r7, #0
    7be2:	2202      	movs	r2, #2
    7be4:	9b05      	ldr	r3, [sp, #20]
    7be6:	4798      	blx	r3
    7be8:	2800      	cmp	r0, #0
    7bea:	d003      	beq.n	7bf4 <__sformatter+0x2b4>
    7bec:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
    7bee:	2f00      	cmp	r7, #0
    7bf0:	d1f3      	bne.n	7bda <__sformatter+0x29a>
    7bf2:	e1bb      	b.n	7f6c <__sformatter+0x62c>
    7bf4:	2d69      	cmp	r5, #105	; 0x69
    7bf6:	d025      	beq.n	7c44 <__sformatter+0x304>
    7bf8:	d812      	bhi.n	7c20 <__sformatter+0x2e0>
    7bfa:	2d5b      	cmp	r5, #91	; 0x5b
    7bfc:	d100      	bne.n	7c00 <__sformatter+0x2c0>
    7bfe:	e115      	b.n	7e2c <__sformatter+0x4ec>
    7c00:	d806      	bhi.n	7c10 <__sformatter+0x2d0>
    7c02:	2d25      	cmp	r5, #37	; 0x25
    7c04:	d100      	bne.n	7c08 <__sformatter+0x2c8>
    7c06:	e0d3      	b.n	7db0 <__sformatter+0x470>
    7c08:	2d58      	cmp	r5, #88	; 0x58
    7c0a:	d000      	beq.n	7c0e <__sformatter+0x2ce>
    7c0c:	e1ae      	b.n	7f6c <__sformatter+0x62c>
    7c0e:	e03e      	b.n	7c8e <__sformatter+0x34e>
    7c10:	2d63      	cmp	r5, #99	; 0x63
    7c12:	d100      	bne.n	7c16 <__sformatter+0x2d6>
    7c14:	e07c      	b.n	7d10 <__sformatter+0x3d0>
    7c16:	2d64      	cmp	r5, #100	; 0x64
    7c18:	d000      	beq.n	7c1c <__sformatter+0x2dc>
    7c1a:	e1a7      	b.n	7f6c <__sformatter+0x62c>
    7c1c:	200a      	movs	r0, #10
    7c1e:	e012      	b.n	7c46 <__sformatter+0x306>
    7c20:	2d73      	cmp	r5, #115	; 0x73
    7c22:	d100      	bne.n	7c26 <__sformatter+0x2e6>
    7c24:	e0e6      	b.n	7df4 <__sformatter+0x4b4>
    7c26:	d807      	bhi.n	7c38 <__sformatter+0x2f8>
    7c28:	2d6e      	cmp	r5, #110	; 0x6e
    7c2a:	d100      	bne.n	7c2e <__sformatter+0x2ee>
    7c2c:	e180      	b.n	7f30 <__sformatter+0x5f0>
    7c2e:	2d6f      	cmp	r5, #111	; 0x6f
    7c30:	d000      	beq.n	7c34 <__sformatter+0x2f4>
    7c32:	e19b      	b.n	7f6c <__sformatter+0x62c>
    7c34:	2008      	movs	r0, #8
    7c36:	e030      	b.n	7c9a <__sformatter+0x35a>
    7c38:	2d75      	cmp	r5, #117	; 0x75
    7c3a:	d02d      	beq.n	7c98 <__sformatter+0x358>
    7c3c:	2d78      	cmp	r5, #120	; 0x78
    7c3e:	d000      	beq.n	7c42 <__sformatter+0x302>
    7c40:	e194      	b.n	7f6c <__sformatter+0x62c>
    7c42:	e024      	b.n	7c8e <__sformatter+0x34e>
    7c44:	2000      	movs	r0, #0
    7c46:	2f00      	cmp	r7, #0
    7c48:	d148      	bne.n	7cdc <__sformatter+0x39c>
    7c4a:	a912      	add	r1, sp, #72	; 0x48
    7c4c:	aa13      	add	r2, sp, #76	; 0x4c
    7c4e:	ad11      	add	r5, sp, #68	; 0x44
    7c50:	9101      	str	r1, [sp, #4]
    7c52:	9202      	str	r2, [sp, #8]
    7c54:	1c31      	adds	r1, r6, #0
    7c56:	9500      	str	r5, [sp, #0]
    7c58:	9a05      	ldr	r2, [sp, #20]
    7c5a:	9b06      	ldr	r3, [sp, #24]
    7c5c:	f000 f9e3 	bl	8026 <__strtoul>
    7c60:	9e11      	ldr	r6, [sp, #68]	; 0x44
    7c62:	2e00      	cmp	r6, #0
    7c64:	d105      	bne.n	7c72 <__sformatter+0x332>
    7c66:	982e      	ldr	r0, [sp, #184]	; 0xb8
    7c68:	2800      	cmp	r0, #0
    7c6a:	d128      	bne.n	7cbe <__sformatter+0x37e>
    7c6c:	2401      	movs	r4, #1
    7c6e:	940b      	str	r4, [sp, #44]	; 0x2c
    7c70:	e17c      	b.n	7f6c <__sformatter+0x62c>
    7c72:	9b04      	ldr	r3, [sp, #16]
    7c74:	9d12      	ldr	r5, [sp, #72]	; 0x48
    7c76:	199e      	adds	r6, r3, r6
    7c78:	9604      	str	r6, [sp, #16]
    7c7a:	2d00      	cmp	r5, #0
    7c7c:	d005      	beq.n	7c8a <__sformatter+0x34a>
    7c7e:	2180      	movs	r1, #128	; 0x80
    7c80:	060a      	lsls	r2, r1, #24
    7c82:	4290      	cmp	r0, r2
    7c84:	d001      	beq.n	7c8a <__sformatter+0x34a>
    7c86:	4243      	negs	r3, r0
    7c88:	e02a      	b.n	7ce0 <__sformatter+0x3a0>
    7c8a:	1c03      	adds	r3, r0, #0
    7c8c:	e028      	b.n	7ce0 <__sformatter+0x3a0>
    7c8e:	2010      	movs	r0, #16
    7c90:	e003      	b.n	7c9a <__sformatter+0x35a>
    7c92:	46c0      	nop			; (mov r8, r8)
    7c94:	7fffffff 	.word	0x7fffffff
    7c98:	200a      	movs	r0, #10
    7c9a:	2f00      	cmp	r7, #0
    7c9c:	d11e      	bne.n	7cdc <__sformatter+0x39c>
    7c9e:	ab11      	add	r3, sp, #68	; 0x44
    7ca0:	a913      	add	r1, sp, #76	; 0x4c
    7ca2:	ad12      	add	r5, sp, #72	; 0x48
    7ca4:	9300      	str	r3, [sp, #0]
    7ca6:	9102      	str	r1, [sp, #8]
    7ca8:	9b06      	ldr	r3, [sp, #24]
    7caa:	1c31      	adds	r1, r6, #0
    7cac:	9501      	str	r5, [sp, #4]
    7cae:	9a05      	ldr	r2, [sp, #20]
    7cb0:	f000 f9b9 	bl	8026 <__strtoul>
    7cb4:	9e11      	ldr	r6, [sp, #68]	; 0x44
    7cb6:	1c03      	adds	r3, r0, #0
    7cb8:	2e00      	cmp	r6, #0
    7cba:	d103      	bne.n	7cc4 <__sformatter+0x384>
    7cbc:	e7d3      	b.n	7c66 <__sformatter+0x326>
    7cbe:	2701      	movs	r7, #1
    7cc0:	1c33      	adds	r3, r6, #0
    7cc2:	e00d      	b.n	7ce0 <__sformatter+0x3a0>
    7cc4:	9a04      	ldr	r2, [sp, #16]
    7cc6:	9d12      	ldr	r5, [sp, #72]	; 0x48
    7cc8:	1990      	adds	r0, r2, r6
    7cca:	9004      	str	r0, [sp, #16]
    7ccc:	2d00      	cmp	r5, #0
    7cce:	d007      	beq.n	7ce0 <__sformatter+0x3a0>
    7cd0:	2180      	movs	r1, #128	; 0x80
    7cd2:	060e      	lsls	r6, r1, #24
    7cd4:	42b3      	cmp	r3, r6
    7cd6:	d003      	beq.n	7ce0 <__sformatter+0x3a0>
    7cd8:	425b      	negs	r3, r3
    7cda:	e001      	b.n	7ce0 <__sformatter+0x3a0>
    7cdc:	2701      	movs	r7, #1
    7cde:	2300      	movs	r3, #0
    7ce0:	2c00      	cmp	r4, #0
    7ce2:	d011      	beq.n	7d08 <__sformatter+0x3c8>
    7ce4:	9e07      	ldr	r6, [sp, #28]
    7ce6:	2e03      	cmp	r6, #3
    7ce8:	d809      	bhi.n	7cfe <__sformatter+0x3be>
    7cea:	1c30      	adds	r0, r6, #0
    7cec:	f7f8 fb9a 	bl	424 <__gnu_thumb1_case_uqi>
    7cf0:	06040206 	.word	0x06040206
    7cf4:	7023      	strb	r3, [r4, #0]
    7cf6:	e002      	b.n	7cfe <__sformatter+0x3be>
    7cf8:	8023      	strh	r3, [r4, #0]
    7cfa:	e000      	b.n	7cfe <__sformatter+0x3be>
    7cfc:	6023      	str	r3, [r4, #0]
    7cfe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    7d00:	4279      	negs	r1, r7
    7d02:	4179      	adcs	r1, r7
    7d04:	186a      	adds	r2, r5, r1
    7d06:	920c      	str	r2, [sp, #48]	; 0x30
    7d08:	980a      	ldr	r0, [sp, #40]	; 0x28
    7d0a:	3001      	adds	r0, #1
    7d0c:	900a      	str	r0, [sp, #40]	; 0x28
    7d0e:	e06e      	b.n	7dee <__sformatter+0x4ae>
    7d10:	980e      	ldr	r0, [sp, #56]	; 0x38
    7d12:	2800      	cmp	r0, #0
    7d14:	d100      	bne.n	7d18 <__sformatter+0x3d8>
    7d16:	2601      	movs	r6, #1
    7d18:	2c00      	cmp	r4, #0
    7d1a:	d033      	beq.n	7d84 <__sformatter+0x444>
    7d1c:	2100      	movs	r1, #0
    7d1e:	9111      	str	r1, [sp, #68]	; 0x44
    7d20:	19a6      	adds	r6, r4, r6
    7d22:	428f      	cmp	r7, r1
    7d24:	d000      	beq.n	7d28 <__sformatter+0x3e8>
    7d26:	e11f      	b.n	7f68 <__sformatter+0x628>
    7d28:	42b4      	cmp	r4, r6
    7d2a:	d019      	beq.n	7d60 <__sformatter+0x420>
    7d2c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    7d2e:	2a00      	cmp	r2, #0
    7d30:	d004      	beq.n	7d3c <__sformatter+0x3fc>
    7d32:	9811      	ldr	r0, [sp, #68]	; 0x44
    7d34:	2800      	cmp	r0, #0
    7d36:	da11      	bge.n	7d5c <__sformatter+0x41c>
    7d38:	2301      	movs	r3, #1
    7d3a:	930d      	str	r3, [sp, #52]	; 0x34
    7d3c:	2100      	movs	r1, #0
    7d3e:	9806      	ldr	r0, [sp, #24]
    7d40:	1c0a      	adds	r2, r1, #0
    7d42:	9d05      	ldr	r5, [sp, #20]
    7d44:	47a8      	blx	r5
    7d46:	9008      	str	r0, [sp, #32]
    7d48:	3001      	adds	r0, #1
    7d4a:	d009      	beq.n	7d60 <__sformatter+0x420>
    7d4c:	ab08      	add	r3, sp, #32
    7d4e:	781d      	ldrb	r5, [r3, #0]
    7d50:	7025      	strb	r5, [r4, #0]
    7d52:	9911      	ldr	r1, [sp, #68]	; 0x44
    7d54:	3401      	adds	r4, #1
    7d56:	3101      	adds	r1, #1
    7d58:	9111      	str	r1, [sp, #68]	; 0x44
    7d5a:	e7e5      	b.n	7d28 <__sformatter+0x3e8>
    7d5c:	2400      	movs	r4, #0
    7d5e:	940d      	str	r4, [sp, #52]	; 0x34
    7d60:	9e11      	ldr	r6, [sp, #68]	; 0x44
    7d62:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    7d64:	2e00      	cmp	r6, #0
    7d66:	d100      	bne.n	7d6a <__sformatter+0x42a>
    7d68:	e0a0      	b.n	7eac <__sformatter+0x56c>
    7d6a:	2a00      	cmp	r2, #0
    7d6c:	d003      	beq.n	7d76 <__sformatter+0x436>
    7d6e:	990d      	ldr	r1, [sp, #52]	; 0x34
    7d70:	2900      	cmp	r1, #0
    7d72:	d100      	bne.n	7d76 <__sformatter+0x436>
    7d74:	e0f8      	b.n	7f68 <__sformatter+0x628>
    7d76:	9a04      	ldr	r2, [sp, #16]
    7d78:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    7d7a:	1990      	adds	r0, r2, r6
    7d7c:	3401      	adds	r4, #1
    7d7e:	9004      	str	r0, [sp, #16]
    7d80:	940c      	str	r4, [sp, #48]	; 0x30
    7d82:	e0d1      	b.n	7f28 <__sformatter+0x5e8>
    7d84:	9411      	str	r4, [sp, #68]	; 0x44
    7d86:	3e01      	subs	r6, #1
    7d88:	1c70      	adds	r0, r6, #1
    7d8a:	d00c      	beq.n	7da6 <__sformatter+0x466>
    7d8c:	2100      	movs	r1, #0
    7d8e:	9806      	ldr	r0, [sp, #24]
    7d90:	1c0a      	adds	r2, r1, #0
    7d92:	9b05      	ldr	r3, [sp, #20]
    7d94:	4798      	blx	r3
    7d96:	3e01      	subs	r6, #1
    7d98:	9008      	str	r0, [sp, #32]
    7d9a:	3001      	adds	r0, #1
    7d9c:	d003      	beq.n	7da6 <__sformatter+0x466>
    7d9e:	9d11      	ldr	r5, [sp, #68]	; 0x44
    7da0:	3501      	adds	r5, #1
    7da2:	9511      	str	r5, [sp, #68]	; 0x44
    7da4:	e7f0      	b.n	7d88 <__sformatter+0x448>
    7da6:	9e11      	ldr	r6, [sp, #68]	; 0x44
    7da8:	2e00      	cmp	r6, #0
    7daa:	d000      	beq.n	7dae <__sformatter+0x46e>
    7dac:	e0bc      	b.n	7f28 <__sformatter+0x5e8>
    7dae:	e0dd      	b.n	7f6c <__sformatter+0x62c>
    7db0:	2f00      	cmp	r7, #0
    7db2:	d000      	beq.n	7db6 <__sformatter+0x476>
    7db4:	e0d5      	b.n	7f62 <__sformatter+0x622>
    7db6:	2100      	movs	r1, #0
    7db8:	9806      	ldr	r0, [sp, #24]
    7dba:	1c0a      	adds	r2, r1, #0
    7dbc:	9e05      	ldr	r6, [sp, #20]
    7dbe:	47b0      	blx	r6
    7dc0:	1c05      	adds	r5, r0, #0
    7dc2:	f000 f919 	bl	7ff8 <isspace>
    7dc6:	2800      	cmp	r0, #0
    7dc8:	d003      	beq.n	7dd2 <__sformatter+0x492>
    7dca:	9c04      	ldr	r4, [sp, #16]
    7dcc:	3401      	adds	r4, #1
    7dce:	9404      	str	r4, [sp, #16]
    7dd0:	e7f1      	b.n	7db6 <__sformatter+0x476>
    7dd2:	2d25      	cmp	r5, #37	; 0x25
    7dd4:	d008      	beq.n	7de8 <__sformatter+0x4a8>
    7dd6:	2201      	movs	r2, #1
    7dd8:	9806      	ldr	r0, [sp, #24]
    7dda:	1c29      	adds	r1, r5, #0
    7ddc:	47b0      	blx	r6
    7dde:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    7de0:	2a00      	cmp	r2, #0
    7de2:	d100      	bne.n	7de6 <__sformatter+0x4a6>
    7de4:	e742      	b.n	7c6c <__sformatter+0x32c>
    7de6:	e0bc      	b.n	7f62 <__sformatter+0x622>
    7de8:	9904      	ldr	r1, [sp, #16]
    7dea:	3101      	adds	r1, #1
    7dec:	9104      	str	r1, [sp, #16]
    7dee:	2401      	movs	r4, #1
    7df0:	940b      	str	r4, [sp, #44]	; 0x2c
    7df2:	e5b2      	b.n	795a <__sformatter+0x1a>
    7df4:	2301      	movs	r3, #1
    7df6:	930b      	str	r3, [sp, #44]	; 0x2c
    7df8:	2f00      	cmp	r7, #0
    7dfa:	d117      	bne.n	7e2c <__sformatter+0x4ec>
    7dfc:	9806      	ldr	r0, [sp, #24]
    7dfe:	1c39      	adds	r1, r7, #0
    7e00:	1c3a      	adds	r2, r7, #0
    7e02:	9d05      	ldr	r5, [sp, #20]
    7e04:	47a8      	blx	r5
    7e06:	1c05      	adds	r5, r0, #0
    7e08:	f000 f8f6 	bl	7ff8 <isspace>
    7e0c:	2800      	cmp	r0, #0
    7e0e:	d006      	beq.n	7e1e <__sformatter+0x4de>
    7e10:	9b04      	ldr	r3, [sp, #16]
    7e12:	2100      	movs	r1, #0
    7e14:	3301      	adds	r3, #1
    7e16:	9304      	str	r3, [sp, #16]
    7e18:	9806      	ldr	r0, [sp, #24]
    7e1a:	1c0a      	adds	r2, r1, #0
    7e1c:	e7f1      	b.n	7e02 <__sformatter+0x4c2>
    7e1e:	2201      	movs	r2, #1
    7e20:	9806      	ldr	r0, [sp, #24]
    7e22:	1c29      	adds	r1, r5, #0
    7e24:	9b05      	ldr	r3, [sp, #20]
    7e26:	4798      	blx	r3
    7e28:	2201      	movs	r2, #1
    7e2a:	920b      	str	r2, [sp, #44]	; 0x2c
    7e2c:	2c00      	cmp	r4, #0
    7e2e:	d049      	beq.n	7ec4 <__sformatter+0x584>
    7e30:	2100      	movs	r1, #0
    7e32:	9111      	str	r1, [sp, #68]	; 0x44
    7e34:	428f      	cmp	r7, r1
    7e36:	d000      	beq.n	7e3a <__sformatter+0x4fa>
    7e38:	e096      	b.n	7f68 <__sformatter+0x628>
    7e3a:	3e01      	subs	r6, #1
    7e3c:	1c35      	adds	r5, r6, #0
    7e3e:	1c71      	adds	r1, r6, #1
    7e40:	d024      	beq.n	7e8c <__sformatter+0x54c>
    7e42:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    7e44:	2a00      	cmp	r2, #0
    7e46:	d004      	beq.n	7e52 <__sformatter+0x512>
    7e48:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7e4a:	2b00      	cmp	r3, #0
    7e4c:	dc1c      	bgt.n	7e88 <__sformatter+0x548>
    7e4e:	2001      	movs	r0, #1
    7e50:	900d      	str	r0, [sp, #52]	; 0x34
    7e52:	2100      	movs	r1, #0
    7e54:	9806      	ldr	r0, [sp, #24]
    7e56:	1c0a      	adds	r2, r1, #0
    7e58:	9b05      	ldr	r3, [sp, #20]
    7e5a:	4798      	blx	r3
    7e5c:	9008      	str	r0, [sp, #32]
    7e5e:	3001      	adds	r0, #1
    7e60:	d014      	beq.n	7e8c <__sformatter+0x54c>
    7e62:	a908      	add	r1, sp, #32
    7e64:	780b      	ldrb	r3, [r1, #0]
    7e66:	a814      	add	r0, sp, #80	; 0x50
    7e68:	08da      	lsrs	r2, r3, #3
    7e6a:	1882      	adds	r2, r0, r2
    7e6c:	9808      	ldr	r0, [sp, #32]
    7e6e:	2107      	movs	r1, #7
    7e70:	4001      	ands	r1, r0
    7e72:	7a12      	ldrb	r2, [r2, #8]
    7e74:	2001      	movs	r0, #1
    7e76:	4088      	lsls	r0, r1
    7e78:	4210      	tst	r0, r2
    7e7a:	d007      	beq.n	7e8c <__sformatter+0x54c>
    7e7c:	7023      	strb	r3, [r4, #0]
    7e7e:	9d11      	ldr	r5, [sp, #68]	; 0x44
    7e80:	3401      	adds	r4, #1
    7e82:	3501      	adds	r5, #1
    7e84:	9511      	str	r5, [sp, #68]	; 0x44
    7e86:	e7d8      	b.n	7e3a <__sformatter+0x4fa>
    7e88:	2600      	movs	r6, #0
    7e8a:	960d      	str	r6, [sp, #52]	; 0x34
    7e8c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7e8e:	ae08      	add	r6, sp, #32
    7e90:	7831      	ldrb	r1, [r6, #0]
    7e92:	2b00      	cmp	r3, #0
    7e94:	d005      	beq.n	7ea2 <__sformatter+0x562>
    7e96:	982e      	ldr	r0, [sp, #184]	; 0xb8
    7e98:	2800      	cmp	r0, #0
    7e9a:	d00a      	beq.n	7eb2 <__sformatter+0x572>
    7e9c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    7e9e:	2a00      	cmp	r2, #0
    7ea0:	d107      	bne.n	7eb2 <__sformatter+0x572>
    7ea2:	2201      	movs	r2, #1
    7ea4:	9806      	ldr	r0, [sp, #24]
    7ea6:	9f05      	ldr	r7, [sp, #20]
    7ea8:	47b8      	blx	r7
    7eaa:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    7eac:	2a00      	cmp	r2, #0
    7eae:	d05d      	beq.n	7f6c <__sformatter+0x62c>
    7eb0:	e05a      	b.n	7f68 <__sformatter+0x628>
    7eb2:	2000      	movs	r0, #0
    7eb4:	9e04      	ldr	r6, [sp, #16]
    7eb6:	7020      	strb	r0, [r4, #0]
    7eb8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    7eba:	18f3      	adds	r3, r6, r3
    7ebc:	3401      	adds	r4, #1
    7ebe:	9304      	str	r3, [sp, #16]
    7ec0:	940c      	str	r4, [sp, #48]	; 0x30
    7ec2:	e02b      	b.n	7f1c <__sformatter+0x5dc>
    7ec4:	9411      	str	r4, [sp, #68]	; 0x44
    7ec6:	3e01      	subs	r6, #1
    7ec8:	1c35      	adds	r5, r6, #0
    7eca:	1c71      	adds	r1, r6, #1
    7ecc:	d019      	beq.n	7f02 <__sformatter+0x5c2>
    7ece:	2100      	movs	r1, #0
    7ed0:	9806      	ldr	r0, [sp, #24]
    7ed2:	1c0a      	adds	r2, r1, #0
    7ed4:	9c05      	ldr	r4, [sp, #20]
    7ed6:	47a0      	blx	r4
    7ed8:	9008      	str	r0, [sp, #32]
    7eda:	3001      	adds	r0, #1
    7edc:	d011      	beq.n	7f02 <__sformatter+0x5c2>
    7ede:	a808      	add	r0, sp, #32
    7ee0:	7801      	ldrb	r1, [r0, #0]
    7ee2:	aa14      	add	r2, sp, #80	; 0x50
    7ee4:	08cb      	lsrs	r3, r1, #3
    7ee6:	9808      	ldr	r0, [sp, #32]
    7ee8:	18d4      	adds	r4, r2, r3
    7eea:	2307      	movs	r3, #7
    7eec:	4003      	ands	r3, r0
    7eee:	2101      	movs	r1, #1
    7ef0:	7a24      	ldrb	r4, [r4, #8]
    7ef2:	4099      	lsls	r1, r3
    7ef4:	3e01      	subs	r6, #1
    7ef6:	4221      	tst	r1, r4
    7ef8:	d003      	beq.n	7f02 <__sformatter+0x5c2>
    7efa:	9d11      	ldr	r5, [sp, #68]	; 0x44
    7efc:	3501      	adds	r5, #1
    7efe:	9511      	str	r5, [sp, #68]	; 0x44
    7f00:	e7e2      	b.n	7ec8 <__sformatter+0x588>
    7f02:	9e11      	ldr	r6, [sp, #68]	; 0x44
    7f04:	2e00      	cmp	r6, #0
    7f06:	d105      	bne.n	7f14 <__sformatter+0x5d4>
    7f08:	9806      	ldr	r0, [sp, #24]
    7f0a:	9908      	ldr	r1, [sp, #32]
    7f0c:	2201      	movs	r2, #1
    7f0e:	9b05      	ldr	r3, [sp, #20]
    7f10:	4798      	blx	r3
    7f12:	e522      	b.n	795a <__sformatter+0x1a>
    7f14:	9b04      	ldr	r3, [sp, #16]
    7f16:	9908      	ldr	r1, [sp, #32]
    7f18:	1998      	adds	r0, r3, r6
    7f1a:	9004      	str	r0, [sp, #16]
    7f1c:	2d00      	cmp	r5, #0
    7f1e:	db03      	blt.n	7f28 <__sformatter+0x5e8>
    7f20:	9806      	ldr	r0, [sp, #24]
    7f22:	2201      	movs	r2, #1
    7f24:	9d05      	ldr	r5, [sp, #20]
    7f26:	47a8      	blx	r5
    7f28:	990a      	ldr	r1, [sp, #40]	; 0x28
    7f2a:	3101      	adds	r1, #1
    7f2c:	910a      	str	r1, [sp, #40]	; 0x28
    7f2e:	e514      	b.n	795a <__sformatter+0x1a>
    7f30:	2c00      	cmp	r4, #0
    7f32:	d100      	bne.n	7f36 <__sformatter+0x5f6>
    7f34:	e511      	b.n	795a <__sformatter+0x1a>
    7f36:	9a07      	ldr	r2, [sp, #28]
    7f38:	2a03      	cmp	r2, #3
    7f3a:	d900      	bls.n	7f3e <__sformatter+0x5fe>
    7f3c:	e50d      	b.n	795a <__sformatter+0x1a>
    7f3e:	1c10      	adds	r0, r2, #0
    7f40:	f7f8 fa70 	bl	424 <__gnu_thumb1_case_uqi>
    7f44:	07020a07 	.word	0x07020a07
    7f48:	466d      	mov	r5, sp
    7f4a:	2110      	movs	r1, #16
    7f4c:	5b4a      	ldrh	r2, [r1, r5]
    7f4e:	8022      	strh	r2, [r4, #0]
    7f50:	e503      	b.n	795a <__sformatter+0x1a>
    7f52:	9804      	ldr	r0, [sp, #16]
    7f54:	6020      	str	r0, [r4, #0]
    7f56:	e500      	b.n	795a <__sformatter+0x1a>
    7f58:	4668      	mov	r0, sp
    7f5a:	2610      	movs	r6, #16
    7f5c:	5c33      	ldrb	r3, [r6, r0]
    7f5e:	7023      	strb	r3, [r4, #0]
    7f60:	e4fb      	b.n	795a <__sformatter+0x1a>
    7f62:	2701      	movs	r7, #1
    7f64:	970b      	str	r7, [sp, #44]	; 0x2c
    7f66:	e4f8      	b.n	795a <__sformatter+0x1a>
    7f68:	2701      	movs	r7, #1
    7f6a:	e4f6      	b.n	795a <__sformatter+0x1a>
    7f6c:	2100      	movs	r1, #0
    7f6e:	9806      	ldr	r0, [sp, #24]
    7f70:	2202      	movs	r2, #2
    7f72:	9d05      	ldr	r5, [sp, #20]
    7f74:	47a8      	blx	r5
    7f76:	990a      	ldr	r1, [sp, #40]	; 0x28
    7f78:	2800      	cmp	r0, #0
    7f7a:	d005      	beq.n	7f88 <__sformatter+0x648>
    7f7c:	2900      	cmp	r1, #0
    7f7e:	d128      	bne.n	7fd2 <__sformatter+0x692>
    7f80:	2601      	movs	r6, #1
    7f82:	4270      	negs	r0, r6
    7f84:	900c      	str	r0, [sp, #48]	; 0x30
    7f86:	e024      	b.n	7fd2 <__sformatter+0x692>
    7f88:	2900      	cmp	r1, #0
    7f8a:	d122      	bne.n	7fd2 <__sformatter+0x692>
    7f8c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7f8e:	2a00      	cmp	r2, #0
    7f90:	d01f      	beq.n	7fd2 <__sformatter+0x692>
    7f92:	990a      	ldr	r1, [sp, #40]	; 0x28
    7f94:	9806      	ldr	r0, [sp, #24]
    7f96:	1c0a      	adds	r2, r1, #0
    7f98:	9f05      	ldr	r7, [sp, #20]
    7f9a:	47b8      	blx	r7
    7f9c:	990a      	ldr	r1, [sp, #40]	; 0x28
    7f9e:	1c04      	adds	r4, r0, #0
    7fa0:	2202      	movs	r2, #2
    7fa2:	9806      	ldr	r0, [sp, #24]
    7fa4:	47b8      	blx	r7
    7fa6:	2800      	cmp	r0, #0
    7fa8:	d1ea      	bne.n	7f80 <__sformatter+0x640>
    7faa:	9806      	ldr	r0, [sp, #24]
    7fac:	1c21      	adds	r1, r4, #0
    7fae:	2201      	movs	r2, #1
    7fb0:	47b8      	blx	r7
    7fb2:	e00e      	b.n	7fd2 <__sformatter+0x692>
    7fb4:	21ff      	movs	r1, #255	; 0xff
    7fb6:	ab1e      	add	r3, sp, #120	; 0x78
    7fb8:	e5ed      	b.n	7b96 <__sformatter+0x256>
    7fba:	2900      	cmp	r1, #0
    7fbc:	d100      	bne.n	7fc0 <__sformatter+0x680>
    7fbe:	e5eb      	b.n	7b98 <__sformatter+0x258>
    7fc0:	ad20      	add	r5, sp, #128	; 0x80
    7fc2:	782a      	ldrb	r2, [r5, #0]
    7fc4:	a828      	add	r0, sp, #160	; 0xa0
    7fc6:	43d6      	mvns	r6, r2
    7fc8:	702e      	strb	r6, [r5, #0]
    7fca:	3501      	adds	r5, #1
    7fcc:	4285      	cmp	r5, r0
    7fce:	d1f8      	bne.n	7fc2 <__sformatter+0x682>
    7fd0:	e5e2      	b.n	7b98 <__sformatter+0x258>
    7fd2:	980c      	ldr	r0, [sp, #48]	; 0x30
    7fd4:	b029      	add	sp, #164	; 0xa4
    7fd6:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007fd8 <isalpha>:
    7fd8:	2280      	movs	r2, #128	; 0x80
    7fda:	1c03      	adds	r3, r0, #0
    7fdc:	b500      	push	{lr}
    7fde:	2000      	movs	r0, #0
    7fe0:	0051      	lsls	r1, r2, #1
    7fe2:	428b      	cmp	r3, r1
    7fe4:	d804      	bhi.n	7ff0 <isalpha+0x18>
    7fe6:	4803      	ldr	r0, [pc, #12]	; (7ff4 <isalpha+0x1c>)
    7fe8:	2201      	movs	r2, #1
    7fea:	18c3      	adds	r3, r0, r3
    7fec:	7858      	ldrb	r0, [r3, #1]
    7fee:	4010      	ands	r0, r2
    7ff0:	bd00      	pop	{pc}
    7ff2:	46c0      	nop			; (mov r8, r8)
    7ff4:	0000870f 	.word	0x0000870f

00007ff8 <isspace>:
    7ff8:	2280      	movs	r2, #128	; 0x80
    7ffa:	1c03      	adds	r3, r0, #0
    7ffc:	b500      	push	{lr}
    7ffe:	2000      	movs	r0, #0
    8000:	0051      	lsls	r1, r2, #1
    8002:	428b      	cmp	r3, r1
    8004:	d804      	bhi.n	8010 <isspace+0x18>
    8006:	4803      	ldr	r0, [pc, #12]	; (8014 <isspace+0x1c>)
    8008:	2210      	movs	r2, #16
    800a:	18c3      	adds	r3, r0, r3
    800c:	7858      	ldrb	r0, [r3, #1]
    800e:	4010      	ands	r0, r2
    8010:	bd00      	pop	{pc}
    8012:	46c0      	nop			; (mov r8, r8)
    8014:	0000870f 	.word	0x0000870f

00008018 <toupper>:
    8018:	1c03      	adds	r3, r0, #0
    801a:	3b61      	subs	r3, #97	; 0x61
    801c:	b500      	push	{lr}
    801e:	2b19      	cmp	r3, #25
    8020:	d800      	bhi.n	8024 <toupper+0xc>
    8022:	3820      	subs	r0, #32
    8024:	bd00      	pop	{pc}

00008026 <__strtoul>:
    8026:	b5f0      	push	{r4, r5, r6, r7, lr}
    8028:	b087      	sub	sp, #28
    802a:	9105      	str	r1, [sp, #20]
    802c:	9301      	str	r3, [sp, #4]
    802e:	990d      	ldr	r1, [sp, #52]	; 0x34
    8030:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    8032:	9200      	str	r2, [sp, #0]
    8034:	2200      	movs	r2, #0
    8036:	600a      	str	r2, [r1, #0]
    8038:	1c07      	adds	r7, r0, #0
    803a:	601a      	str	r2, [r3, #0]
    803c:	4290      	cmp	r0, r2
    803e:	db16      	blt.n	806e <__strtoul+0x48>
    8040:	2801      	cmp	r0, #1
    8042:	d014      	beq.n	806e <__strtoul+0x48>
    8044:	2824      	cmp	r0, #36	; 0x24
    8046:	dc12      	bgt.n	806e <__strtoul+0x48>
    8048:	9805      	ldr	r0, [sp, #20]
    804a:	4290      	cmp	r0, r2
    804c:	dd07      	ble.n	805e <__strtoul+0x38>
    804e:	9c00      	ldr	r4, [sp, #0]
    8050:	9801      	ldr	r0, [sp, #4]
    8052:	1c11      	adds	r1, r2, #0
    8054:	47a0      	blx	r4
    8056:	2601      	movs	r6, #1
    8058:	1c04      	adds	r4, r0, #0
    805a:	1c35      	adds	r5, r6, #0
    805c:	e002      	b.n	8064 <__strtoul+0x3e>
    805e:	1c14      	adds	r4, r2, #0
    8060:	1c16      	adds	r6, r2, #0
    8062:	2540      	movs	r5, #64	; 0x40
    8064:	2200      	movs	r2, #0
    8066:	9203      	str	r2, [sp, #12]
    8068:	4297      	cmp	r7, r2
    806a:	d009      	beq.n	8080 <__strtoul+0x5a>
    806c:	e002      	b.n	8074 <__strtoul+0x4e>
    806e:	1c14      	adds	r4, r2, #0
    8070:	1c16      	adds	r6, r2, #0
    8072:	2540      	movs	r5, #64	; 0x40
    8074:	2101      	movs	r1, #1
    8076:	4248      	negs	r0, r1
    8078:	1c39      	adds	r1, r7, #0
    807a:	f7f8 f9dd 	bl	438 <__aeabi_uidiv>
    807e:	9003      	str	r0, [sp, #12]
    8080:	2300      	movs	r3, #0
    8082:	9302      	str	r3, [sp, #8]
    8084:	9304      	str	r3, [sp, #16]
    8086:	9805      	ldr	r0, [sp, #20]
    8088:	4286      	cmp	r6, r0
    808a:	dd00      	ble.n	808e <__strtoul+0x68>
    808c:	e09e      	b.n	81cc <__strtoul+0x1a6>
    808e:	1c62      	adds	r2, r4, #1
    8090:	d100      	bne.n	8094 <__strtoul+0x6e>
    8092:	e09b      	b.n	81cc <__strtoul+0x1a6>
    8094:	2260      	movs	r2, #96	; 0x60
    8096:	4215      	tst	r5, r2
    8098:	d000      	beq.n	809c <__strtoul+0x76>
    809a:	e097      	b.n	81cc <__strtoul+0x1a6>
    809c:	1e68      	subs	r0, r5, #1
    809e:	280f      	cmp	r0, #15
    80a0:	d8f1      	bhi.n	8086 <__strtoul+0x60>
    80a2:	f7f8 f9b5 	bl	410 <__gnu_thumb1_case_sqi>
    80a6:	2e08      	.short	0x2e08
    80a8:	f0f03ff0 	.word	0xf0f03ff0
    80ac:	f0f052f0 	.word	0xf0f052f0
    80b0:	f0f0f0f0 	.word	0xf0f0f0f0
    80b4:	52f0      	.short	0x52f0
    80b6:	1c20      	adds	r0, r4, #0
    80b8:	f7ff ff9e 	bl	7ff8 <isspace>
    80bc:	1e02      	subs	r2, r0, #0
    80be:	d009      	beq.n	80d4 <__strtoul+0xae>
    80c0:	2100      	movs	r1, #0
    80c2:	9c00      	ldr	r4, [sp, #0]
    80c4:	9801      	ldr	r0, [sp, #4]
    80c6:	1c0a      	adds	r2, r1, #0
    80c8:	47a0      	blx	r4
    80ca:	1c04      	adds	r4, r0, #0
    80cc:	9804      	ldr	r0, [sp, #16]
    80ce:	3001      	adds	r0, #1
    80d0:	9004      	str	r0, [sp, #16]
    80d2:	e7d8      	b.n	8086 <__strtoul+0x60>
    80d4:	2c2b      	cmp	r4, #43	; 0x2b
    80d6:	d107      	bne.n	80e8 <__strtoul+0xc2>
    80d8:	9d00      	ldr	r5, [sp, #0]
    80da:	9801      	ldr	r0, [sp, #4]
    80dc:	1c11      	adds	r1, r2, #0
    80de:	47a8      	blx	r5
    80e0:	3601      	adds	r6, #1
    80e2:	1c04      	adds	r4, r0, #0
    80e4:	2502      	movs	r5, #2
    80e6:	e7ce      	b.n	8086 <__strtoul+0x60>
    80e8:	2502      	movs	r5, #2
    80ea:	2c2d      	cmp	r4, #45	; 0x2d
    80ec:	d1cb      	bne.n	8086 <__strtoul+0x60>
    80ee:	1c11      	adds	r1, r2, #0
    80f0:	9801      	ldr	r0, [sp, #4]
    80f2:	9b00      	ldr	r3, [sp, #0]
    80f4:	4798      	blx	r3
    80f6:	990d      	ldr	r1, [sp, #52]	; 0x34
    80f8:	2201      	movs	r2, #1
    80fa:	3601      	adds	r6, #1
    80fc:	1c04      	adds	r4, r0, #0
    80fe:	600a      	str	r2, [r1, #0]
    8100:	e7c1      	b.n	8086 <__strtoul+0x60>
    8102:	2f00      	cmp	r7, #0
    8104:	d002      	beq.n	810c <__strtoul+0xe6>
    8106:	2508      	movs	r5, #8
    8108:	2f10      	cmp	r7, #16
    810a:	d1bc      	bne.n	8086 <__strtoul+0x60>
    810c:	2508      	movs	r5, #8
    810e:	2c30      	cmp	r4, #48	; 0x30
    8110:	d1b9      	bne.n	8086 <__strtoul+0x60>
    8112:	2100      	movs	r1, #0
    8114:	9c00      	ldr	r4, [sp, #0]
    8116:	9801      	ldr	r0, [sp, #4]
    8118:	1c0a      	adds	r2, r1, #0
    811a:	47a0      	blx	r4
    811c:	3601      	adds	r6, #1
    811e:	1c04      	adds	r4, r0, #0
    8120:	2504      	movs	r5, #4
    8122:	e7b0      	b.n	8086 <__strtoul+0x60>
    8124:	2c58      	cmp	r4, #88	; 0x58
    8126:	d001      	beq.n	812c <__strtoul+0x106>
    8128:	2c78      	cmp	r4, #120	; 0x78
    812a:	d109      	bne.n	8140 <__strtoul+0x11a>
    812c:	2100      	movs	r1, #0
    812e:	9801      	ldr	r0, [sp, #4]
    8130:	1c0a      	adds	r2, r1, #0
    8132:	9b00      	ldr	r3, [sp, #0]
    8134:	4798      	blx	r3
    8136:	3601      	adds	r6, #1
    8138:	1c04      	adds	r4, r0, #0
    813a:	2508      	movs	r5, #8
    813c:	2710      	movs	r7, #16
    813e:	e7a2      	b.n	8086 <__strtoul+0x60>
    8140:	2510      	movs	r5, #16
    8142:	2f00      	cmp	r7, #0
    8144:	d19f      	bne.n	8086 <__strtoul+0x60>
    8146:	2708      	movs	r7, #8
    8148:	e79d      	b.n	8086 <__strtoul+0x60>
    814a:	2f00      	cmp	r7, #0
    814c:	d100      	bne.n	8150 <__strtoul+0x12a>
    814e:	270a      	movs	r7, #10
    8150:	9803      	ldr	r0, [sp, #12]
    8152:	2800      	cmp	r0, #0
    8154:	d105      	bne.n	8162 <__strtoul+0x13c>
    8156:	2201      	movs	r2, #1
    8158:	4250      	negs	r0, r2
    815a:	1c39      	adds	r1, r7, #0
    815c:	f7f8 f96c 	bl	438 <__aeabi_uidiv>
    8160:	9003      	str	r0, [sp, #12]
    8162:	1c20      	adds	r0, r4, #0
    8164:	3830      	subs	r0, #48	; 0x30
    8166:	2809      	cmp	r0, #9
    8168:	d802      	bhi.n	8170 <__strtoul+0x14a>
    816a:	42b8      	cmp	r0, r7
    816c:	db11      	blt.n	8192 <__strtoul+0x16c>
    816e:	e00b      	b.n	8188 <__strtoul+0x162>
    8170:	1c20      	adds	r0, r4, #0
    8172:	f7ff ff31 	bl	7fd8 <isalpha>
    8176:	2800      	cmp	r0, #0
    8178:	d006      	beq.n	8188 <__strtoul+0x162>
    817a:	1c20      	adds	r0, r4, #0
    817c:	f7ff ff4c 	bl	8018 <toupper>
    8180:	1c01      	adds	r1, r0, #0
    8182:	3936      	subs	r1, #54	; 0x36
    8184:	42b9      	cmp	r1, r7
    8186:	dd03      	ble.n	8190 <__strtoul+0x16a>
    8188:	2d10      	cmp	r5, #16
    818a:	d11d      	bne.n	81c8 <__strtoul+0x1a2>
    818c:	2520      	movs	r5, #32
    818e:	e77a      	b.n	8086 <__strtoul+0x60>
    8190:	3837      	subs	r0, #55	; 0x37
    8192:	9d02      	ldr	r5, [sp, #8]
    8194:	9c03      	ldr	r4, [sp, #12]
    8196:	2301      	movs	r3, #1
    8198:	42a5      	cmp	r5, r4
    819a:	d801      	bhi.n	81a0 <__strtoul+0x17a>
    819c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    819e:	681b      	ldr	r3, [r3, #0]
    81a0:	9a02      	ldr	r2, [sp, #8]
    81a2:	b2c5      	uxtb	r5, r0
    81a4:	437a      	muls	r2, r7
    81a6:	43d1      	mvns	r1, r2
    81a8:	428d      	cmp	r5, r1
    81aa:	d900      	bls.n	81ae <__strtoul+0x188>
    81ac:	2301      	movs	r3, #1
    81ae:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    81b0:	1880      	adds	r0, r0, r2
    81b2:	2100      	movs	r1, #0
    81b4:	6023      	str	r3, [r4, #0]
    81b6:	9002      	str	r0, [sp, #8]
    81b8:	9d00      	ldr	r5, [sp, #0]
    81ba:	9801      	ldr	r0, [sp, #4]
    81bc:	1c0a      	adds	r2, r1, #0
    81be:	47a8      	blx	r5
    81c0:	3601      	adds	r6, #1
    81c2:	1c04      	adds	r4, r0, #0
    81c4:	2510      	movs	r5, #16
    81c6:	e75e      	b.n	8086 <__strtoul+0x60>
    81c8:	2540      	movs	r5, #64	; 0x40
    81ca:	e75c      	b.n	8086 <__strtoul+0x60>
    81cc:	2734      	movs	r7, #52	; 0x34
    81ce:	403d      	ands	r5, r7
    81d0:	d103      	bne.n	81da <__strtoul+0x1b4>
    81d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    81d4:	9502      	str	r5, [sp, #8]
    81d6:	601d      	str	r5, [r3, #0]
    81d8:	e004      	b.n	81e4 <__strtoul+0x1be>
    81da:	9d04      	ldr	r5, [sp, #16]
    81dc:	3e01      	subs	r6, #1
    81de:	990c      	ldr	r1, [sp, #48]	; 0x30
    81e0:	1976      	adds	r6, r6, r5
    81e2:	600e      	str	r6, [r1, #0]
    81e4:	1c21      	adds	r1, r4, #0
    81e6:	9801      	ldr	r0, [sp, #4]
    81e8:	2201      	movs	r2, #1
    81ea:	9c00      	ldr	r4, [sp, #0]
    81ec:	47a0      	blx	r4
    81ee:	9802      	ldr	r0, [sp, #8]
    81f0:	b007      	add	sp, #28
    81f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

000081f4 <__fill_mem>:
    81f4:	b530      	push	{r4, r5, lr}
    81f6:	b2c9      	uxtb	r1, r1
    81f8:	1c03      	adds	r3, r0, #0
    81fa:	2a1f      	cmp	r2, #31
    81fc:	d931      	bls.n	8262 <__fill_mem+0x6e>
    81fe:	4244      	negs	r4, r0
    8200:	2303      	movs	r3, #3
    8202:	4023      	ands	r3, r4
    8204:	d005      	beq.n	8212 <__fill_mem+0x1e>
    8206:	1ad2      	subs	r2, r2, r3
    8208:	18c5      	adds	r5, r0, r3
    820a:	7001      	strb	r1, [r0, #0]
    820c:	3001      	adds	r0, #1
    820e:	42a8      	cmp	r0, r5
    8210:	d1fb      	bne.n	820a <__fill_mem+0x16>
    8212:	2900      	cmp	r1, #0
    8214:	d005      	beq.n	8222 <__fill_mem+0x2e>
    8216:	060d      	lsls	r5, r1, #24
    8218:	040c      	lsls	r4, r1, #16
    821a:	432c      	orrs	r4, r5
    821c:	020b      	lsls	r3, r1, #8
    821e:	4321      	orrs	r1, r4
    8220:	4319      	orrs	r1, r3
    8222:	0954      	lsrs	r4, r2, #5
    8224:	1c03      	adds	r3, r0, #0
    8226:	2c00      	cmp	r4, #0
    8228:	d00e      	beq.n	8248 <__fill_mem+0x54>
    822a:	1c25      	adds	r5, r4, #0
    822c:	3d01      	subs	r5, #1
    822e:	6019      	str	r1, [r3, #0]
    8230:	6059      	str	r1, [r3, #4]
    8232:	6099      	str	r1, [r3, #8]
    8234:	60d9      	str	r1, [r3, #12]
    8236:	6119      	str	r1, [r3, #16]
    8238:	6159      	str	r1, [r3, #20]
    823a:	6199      	str	r1, [r3, #24]
    823c:	61d9      	str	r1, [r3, #28]
    823e:	3320      	adds	r3, #32
    8240:	2d00      	cmp	r5, #0
    8242:	d1f3      	bne.n	822c <__fill_mem+0x38>
    8244:	0163      	lsls	r3, r4, #5
    8246:	18c3      	adds	r3, r0, r3
    8248:	06d0      	lsls	r0, r2, #27
    824a:	0f40      	lsrs	r0, r0, #29
    824c:	d007      	beq.n	825e <__fill_mem+0x6a>
    824e:	1c04      	adds	r4, r0, #0
    8250:	1c1d      	adds	r5, r3, #0
    8252:	3c01      	subs	r4, #1
    8254:	c502      	stmia	r5!, {r1}
    8256:	2c00      	cmp	r4, #0
    8258:	d1fb      	bne.n	8252 <__fill_mem+0x5e>
    825a:	0080      	lsls	r0, r0, #2
    825c:	181b      	adds	r3, r3, r0
    825e:	2403      	movs	r4, #3
    8260:	4022      	ands	r2, r4
    8262:	189d      	adds	r5, r3, r2
    8264:	2a00      	cmp	r2, #0
    8266:	d003      	beq.n	8270 <__fill_mem+0x7c>
    8268:	7019      	strb	r1, [r3, #0]
    826a:	3301      	adds	r3, #1
    826c:	42ab      	cmp	r3, r5
    826e:	d1fb      	bne.n	8268 <__fill_mem+0x74>
    8270:	bd30      	pop	{r4, r5, pc}

00008272 <memchr>:
    8272:	b500      	push	{lr}
    8274:	b2c9      	uxtb	r1, r1
    8276:	1882      	adds	r2, r0, r2
    8278:	4290      	cmp	r0, r2
    827a:	d005      	beq.n	8288 <memchr+0x16>
    827c:	7803      	ldrb	r3, [r0, #0]
    827e:	3001      	adds	r0, #1
    8280:	428b      	cmp	r3, r1
    8282:	d1f9      	bne.n	8278 <memchr+0x6>
    8284:	3801      	subs	r0, #1
    8286:	e000      	b.n	828a <memchr+0x18>
    8288:	2000      	movs	r0, #0
    828a:	bd00      	pop	{pc}

0000828c <strchr>:
    828c:	b500      	push	{lr}
    828e:	b2c9      	uxtb	r1, r1
    8290:	7803      	ldrb	r3, [r0, #0]
    8292:	1c42      	adds	r2, r0, #1
    8294:	2b00      	cmp	r3, #0
    8296:	d003      	beq.n	82a0 <strchr+0x14>
    8298:	428b      	cmp	r3, r1
    829a:	d005      	beq.n	82a8 <strchr+0x1c>
    829c:	1c10      	adds	r0, r2, #0
    829e:	e7f7      	b.n	8290 <strchr+0x4>
    82a0:	424b      	negs	r3, r1
    82a2:	4159      	adcs	r1, r3
    82a4:	4249      	negs	r1, r1
    82a6:	4008      	ands	r0, r1
    82a8:	bd00      	pop	{pc}

000082aa <strlen>:
    82aa:	b500      	push	{lr}
    82ac:	1e43      	subs	r3, r0, #1
    82ae:	3301      	adds	r3, #1
    82b0:	781a      	ldrb	r2, [r3, #0]
    82b2:	2a00      	cmp	r2, #0
    82b4:	d1fb      	bne.n	82ae <strlen+0x4>
    82b6:	1a18      	subs	r0, r3, r0
    82b8:	bd00      	pop	{pc}
	...

000082bc <__init_cpp>:
    82bc:	b510      	push	{r4, lr}
    82be:	4c0b      	ldr	r4, [pc, #44]	; (82ec <__init_cpp+0x30>)
    82c0:	4b0b      	ldr	r3, [pc, #44]	; (82f0 <__init_cpp+0x34>)
    82c2:	429c      	cmp	r4, r3
    82c4:	d002      	beq.n	82cc <__init_cpp+0x10>
    82c6:	cc01      	ldmia	r4!, {r0}
    82c8:	4780      	blx	r0
    82ca:	e7f9      	b.n	82c0 <__init_cpp+0x4>
    82cc:	4c09      	ldr	r4, [pc, #36]	; (82f4 <__init_cpp+0x38>)
    82ce:	480a      	ldr	r0, [pc, #40]	; (82f8 <__init_cpp+0x3c>)
    82d0:	4284      	cmp	r4, r0
    82d2:	d002      	beq.n	82da <__init_cpp+0x1e>
    82d4:	cc08      	ldmia	r4!, {r3}
    82d6:	4798      	blx	r3
    82d8:	e7f9      	b.n	82ce <__init_cpp+0x12>
    82da:	4c08      	ldr	r4, [pc, #32]	; (82fc <__init_cpp+0x40>)
    82dc:	4908      	ldr	r1, [pc, #32]	; (8300 <__init_cpp+0x44>)
    82de:	428c      	cmp	r4, r1
    82e0:	d002      	beq.n	82e8 <__init_cpp+0x2c>
    82e2:	cc04      	ldmia	r4!, {r2}
    82e4:	4790      	blx	r2
    82e6:	e7f9      	b.n	82dc <__init_cpp+0x20>
    82e8:	bd10      	pop	{r4, pc}
    82ea:	46c0      	nop			; (mov r8, r8)
    82ec:	00008810 	.word	0x00008810
    82f0:	00008810 	.word	0x00008810
    82f4:	00008810 	.word	0x00008810
    82f8:	00008810 	.word	0x00008810
    82fc:	00008810 	.word	0x00008810
    8300:	00008810 	.word	0x00008810

00008304 <__fini_cpp>:
    8304:	b510      	push	{r4, lr}
    8306:	4c08      	ldr	r4, [pc, #32]	; (8328 <__fini_cpp+0x24>)
    8308:	4b08      	ldr	r3, [pc, #32]	; (832c <__fini_cpp+0x28>)
    830a:	429c      	cmp	r4, r3
    830c:	d002      	beq.n	8314 <__fini_cpp+0x10>
    830e:	cc04      	ldmia	r4!, {r2}
    8310:	4790      	blx	r2
    8312:	e7f9      	b.n	8308 <__fini_cpp+0x4>
    8314:	4c06      	ldr	r4, [pc, #24]	; (8330 <__fini_cpp+0x2c>)
    8316:	4807      	ldr	r0, [pc, #28]	; (8334 <__fini_cpp+0x30>)
    8318:	4284      	cmp	r4, r0
    831a:	d003      	beq.n	8324 <__fini_cpp+0x20>
    831c:	3c04      	subs	r4, #4
    831e:	6821      	ldr	r1, [r4, #0]
    8320:	4788      	blx	r1
    8322:	e7f8      	b.n	8316 <__fini_cpp+0x12>
    8324:	bd10      	pop	{r4, pc}
    8326:	46c0      	nop			; (mov r8, r8)
    8328:	00008810 	.word	0x00008810
    832c:	00008810 	.word	0x00008810
    8330:	00008810 	.word	0x00008810
    8334:	00008810 	.word	0x00008810

00008338 <__copy_rom_section>:
    8338:	b500      	push	{lr}
    833a:	4288      	cmp	r0, r1
    833c:	d01f      	beq.n	837e <__copy_rom_section+0x46>
    833e:	2a00      	cmp	r2, #0
    8340:	d01d      	beq.n	837e <__copy_rom_section+0x46>
    8342:	2303      	movs	r3, #3
    8344:	4219      	tst	r1, r3
    8346:	d107      	bne.n	8358 <__copy_rom_section+0x20>
    8348:	4218      	tst	r0, r3
    834a:	d105      	bne.n	8358 <__copy_rom_section+0x20>
    834c:	429a      	cmp	r2, r3
    834e:	d903      	bls.n	8358 <__copy_rom_section+0x20>
    8350:	c908      	ldmia	r1!, {r3}
    8352:	3a04      	subs	r2, #4
    8354:	c008      	stmia	r0!, {r3}
    8356:	e7f2      	b.n	833e <__copy_rom_section+0x6>
    8358:	2301      	movs	r3, #1
    835a:	4219      	tst	r1, r3
    835c:	d109      	bne.n	8372 <__copy_rom_section+0x3a>
    835e:	4218      	tst	r0, r3
    8360:	d107      	bne.n	8372 <__copy_rom_section+0x3a>
    8362:	429a      	cmp	r2, r3
    8364:	d905      	bls.n	8372 <__copy_rom_section+0x3a>
    8366:	880b      	ldrh	r3, [r1, #0]
    8368:	3a02      	subs	r2, #2
    836a:	8003      	strh	r3, [r0, #0]
    836c:	3102      	adds	r1, #2
    836e:	3002      	adds	r0, #2
    8370:	e7e5      	b.n	833e <__copy_rom_section+0x6>
    8372:	780b      	ldrb	r3, [r1, #0]
    8374:	3a01      	subs	r2, #1
    8376:	7003      	strb	r3, [r0, #0]
    8378:	3101      	adds	r1, #1
    837a:	3001      	adds	r0, #1
    837c:	e7df      	b.n	833e <__copy_rom_section+0x6>
    837e:	bd00      	pop	{pc}

00008380 <__copy_rom_sections_to_ram>:
    8380:	b538      	push	{r3, r4, r5, lr}
    8382:	4d0b      	ldr	r5, [pc, #44]	; (83b0 <__copy_rom_sections_to_ram+0x30>)
    8384:	2d00      	cmp	r5, #0
    8386:	d011      	beq.n	83ac <__copy_rom_sections_to_ram+0x2c>
    8388:	2400      	movs	r4, #0
    838a:	192b      	adds	r3, r5, r4
    838c:	6819      	ldr	r1, [r3, #0]
    838e:	2900      	cmp	r1, #0
    8390:	d006      	beq.n	83a0 <__copy_rom_sections_to_ram+0x20>
    8392:	192b      	adds	r3, r5, r4
    8394:	6858      	ldr	r0, [r3, #4]
    8396:	689a      	ldr	r2, [r3, #8]
    8398:	f7ff ffce 	bl	8338 <__copy_rom_section>
    839c:	340c      	adds	r4, #12
    839e:	e7f4      	b.n	838a <__copy_rom_sections_to_ram+0xa>
    83a0:	685a      	ldr	r2, [r3, #4]
    83a2:	2a00      	cmp	r2, #0
    83a4:	d1f5      	bne.n	8392 <__copy_rom_sections_to_ram+0x12>
    83a6:	6898      	ldr	r0, [r3, #8]
    83a8:	2800      	cmp	r0, #0
    83aa:	d1f2      	bne.n	8392 <__copy_rom_sections_to_ram+0x12>
    83ac:	bd38      	pop	{r3, r4, r5, pc}
    83ae:	46c0      	nop			; (mov r8, r8)
    83b0:	00008834 	.word	0x00008834

000083b4 <__destroy_global_chain>:
    83b4:	4b05      	ldr	r3, [pc, #20]	; (83cc <__destroy_global_chain+0x18>)
    83b6:	b510      	push	{r4, lr}
    83b8:	681c      	ldr	r4, [r3, #0]
    83ba:	2c00      	cmp	r4, #0
    83bc:	d004      	beq.n	83c8 <__destroy_global_chain+0x14>
    83be:	68a0      	ldr	r0, [r4, #8]
    83c0:	6861      	ldr	r1, [r4, #4]
    83c2:	4788      	blx	r1
    83c4:	6824      	ldr	r4, [r4, #0]
    83c6:	e7f8      	b.n	83ba <__destroy_global_chain+0x6>
    83c8:	bd10      	pop	{r4, pc}
    83ca:	46c0      	nop			; (mov r8, r8)
    83cc:	1ffff1cc 	.word	0x1ffff1cc

000083d0 <__init_registers>:
    83d0:	4b05      	ldr	r3, [pc, #20]	; (83e8 <skip_sp+0x4>)
    83d2:	1c18      	adds	r0, r3, #0
    83d4:	2800      	cmp	r0, #0
    83d6:	d005      	beq.n	83e4 <skip_sp>
    83d8:	4685      	mov	sp, r0
    83da:	b081      	sub	sp, #4
    83dc:	2000      	movs	r0, #0
    83de:	43c0      	mvns	r0, r0
    83e0:	9000      	str	r0, [sp, #0]
    83e2:	b001      	add	sp, #4

000083e4 <skip_sp>:
    83e4:	46f7      	mov	pc, lr
    83e6:	4770      	bx	lr
    83e8:	20003000 	.word	0x20003000

000083ec <__init_user>:
    83ec:	46f7      	mov	pc, lr
    83ee:	4770      	bx	lr
    83f0:	06070c0d 	.word	0x06070c0d
    83f4:	0000160b 	.word	0x0000160b
    83f8:	00000a08 	.word	0x00000a08
    83fc:	00000ab2 	.word	0x00000ab2
    8400:	00000b5a 	.word	0x00000b5a
    8404:	00000b1a 	.word	0x00000b1a
    8408:	00000b5a 	.word	0x00000b5a
    840c:	00000b12 	.word	0x00000b12
    8410:	00000b5a 	.word	0x00000b5a
    8414:	00000b1a 	.word	0x00000b1a
    8418:	00000ab2 	.word	0x00000ab2
    841c:	00000ab2 	.word	0x00000ab2
    8420:	00000b12 	.word	0x00000b12
    8424:	00000b1a 	.word	0x00000b1a
    8428:	00000b78 	.word	0x00000b78
    842c:	00000b78 	.word	0x00000b78
    8430:	00000b78 	.word	0x00000b78
    8434:	00000b60 	.word	0x00000b60
    8438:	00000de4 	.word	0x00000de4
    843c:	00000f26 	.word	0x00000f26
    8440:	00000f26 	.word	0x00000f26
    8444:	00000f1e 	.word	0x00000f1e
    8448:	00000f0c 	.word	0x00000f0c
    844c:	00000f0c 	.word	0x00000f0c
    8450:	00000f04 	.word	0x00000f04
    8454:	00000f1e 	.word	0x00000f1e
    8458:	00000f0c 	.word	0x00000f0c
    845c:	00000f04 	.word	0x00000f04
    8460:	00000f0c 	.word	0x00000f0c
    8464:	00000f1e 	.word	0x00000f1e
    8468:	00000eb0 	.word	0x00000eb0
    846c:	00000eb0 	.word	0x00000eb0
    8470:	00000eb0 	.word	0x00000eb0
    8474:	00000f2a 	.word	0x00000f2a
    8478:	00001888 	.word	0x00001888
    847c:	00001ae4 	.word	0x00001ae4
    8480:	00001ae4 	.word	0x00001ae4
    8484:	00001ab8 	.word	0x00001ab8
    8488:	00001a30 	.word	0x00001a30
    848c:	00001a30 	.word	0x00001a30
    8490:	00001ad8 	.word	0x00001ad8
    8494:	00001ab8 	.word	0x00001ab8
    8498:	00001a30 	.word	0x00001a30
    849c:	00001ad8 	.word	0x00001ad8
    84a0:	00001a30 	.word	0x00001a30
    84a4:	00001ab8 	.word	0x00001ab8
    84a8:	00001ad0 	.word	0x00001ad0
    84ac:	00001ad0 	.word	0x00001ad0
    84b0:	00001ad0 	.word	0x00001ad0
    84b4:	00001ae8 	.word	0x00001ae8

000084b8 <ChannelDevice>:
    84b8:	00000004                                ....

000084bc <ChannelMode>:
    84bc:	00000000                                ....

000084c0 <SafeRoutine>:
    84c0:	4a04b500 70132380 b2487811 dafb2800     ...J.#.p.xH..(..
    84d0:	46c0bd00 40020005 0000393e 00003958     ...F...@>9..X9..
    84e0:	00003972 00003986 000039a0 000039ba     r9...9...9...9..
    84f0:	000039d6 000040ee 00004156 00004170     .9...@..VA..pA..
    8500:	00004170 00004170 0000413c 00004122     pA..pA..<A.."A..
    8510:	00004108                                .A..

00008514 <Version_Buf>:
    8514:	434d5550 00003031                       PUMC10..

0000851c <StateProcessArr>:
    851c:	00004a39 00004a2d 00004a4d 00004a59     9J..-J..MJ..YJ..
    852c:	00004b61 00004d91 00004e61 00004f5d     aK...M..aN..]O..
    853c:	00005059 00004b90 00004bca 00004c04     YP...K...K...L..
    854c:	00004c3e 00004c78 00004cb2 00004cec     >L..xL...L...L..
    855c:	00005194 00005180 0000519e 000051b8     .Q...Q...Q...Q..
    856c:	000051d6 000051f0 00005202 00005226     .Q...Q...R..&R..
    857c:	00005266 00005352 00005324 0000535c     fR..RS..$S..\S..
    858c:	000053e0 00005470 000054be 00005504     .S..pT...T...U..
    859c:	00005564 000055c4 0000570a 00005714     dU...U...W...W..
    85ac:	00005720 00005720 00005720 00005720      W.. W.. W.. W..
    85bc:	00005720 0000572c 00005720               W..,W.. W..

000085c8 <set_phase_func>:
    85c8:	00005769 000057cd 00005831 00005895     iW...W..1X...X..
    85d8:	000058f9 0000595d 0000595d 000058f9     .X..]Y..]Y...X..
    85e8:	00005895 00005831 000057cd 00005769     .X..1X...W..iW..
    85f8:	00006a8e 00006a8e 00006a8e 00006a8e     .j...j...j...j..
    8608:	00006840 00006872 000068e6 000068e6     @h..rh...h...h..
    8618:	000069d4 00006b80 00006c2a 00006b8a     .i...k..*l...k..
    8628:	00006ba4 00006bd6 00006bf8 00006bf8     .k...k...k...k..
    8638:	00006bf8 00006bf8 00006d6a 00006d6a     .k...k..jm..jm..
    8648:	00006c90 00006cba 00006cea 00006d1a     .l...l...l...m..
    8658:	00006d1a 00006d1a 00006d1a              .m...m...m..

00008664 <ClockGenModeMatrix>:
    8664:	00010000 00030001 00040004 00010000     ................
    8674:	00030002 00040004 00010001 00010002     ................
    8684:	00010001 00010000 00030001 00040004     ................
    8694:	00010000 00030001 00050004 00040004     ................
    86a4:	00040004 00050004                       ........

000086ac <CPU_ClockConfigDescriptors>:
    86ac:	00060010 00000000 01000000 016e3600     .............6n.

000086bc <CPU_DefaultFEI>:
    86bc:	80800004 00000000                       ........

000086c4 <CPU_DefaultFBI>:
    86c4:	80800044 00000000                       D.......

000086cc <CPU_DefaultBLPI>:
    86cc:	80801044 00000010                       D.......

000086d4 <CPU_DefaultFEE>:
    86d4:	80800000 00000090                       ........

000086dc <CPU_DefaultFBE>:
    86dc:	80800080 00000090                       ........

000086e4 <CPU_DefaultBLPE>:
    86e4:	80801040 00000090 00007162 00007162     @.......bq..bq..
    86f4:	000071b2 000071e2 000071e2 0000724e     .q...q...q..Nr..
	...

00008705 <CSWTCH.20>:
    8705:	00000001 00000201                                .....

0000870a <CSWTCH.21>:
    870a:	00000002 80800003                                .....

0000870f <__aeabi_ctype_table_C>:
    870f:	80808000 80808080 90908080 80909090     ................
    871f:	80808080 80808080 80808080 80808080     ................
    872f:	04041880 04040404 04040404 04040404     ................
    873f:	02020204 02020202 04020202 04040404     ................
    874f:	43430404 43434343 41414141 41414141     ..CCCCCCAAAAAAAA
    875f:	41414141 41414141 41414141 04040404     AAAAAAAAAAAA....
    876f:	23230404 23232323 21212121 21212121     ..######!!!!!!!!
    877f:	21212121 21212121 21212121 04040404     !!!!!!!!!!!!....
    878f:	00000080 00000000 00000000 00000000     ................
	...
