#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "D:\iVerilog\lib\ivl\system.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iVerilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iVerilog\lib\ivl\va_math.vpi";
S_000001f6ddb34be0 .scope module, "pro_tb2" "pro_tb2" 2 155;
 .timescale -9 -11;
v000001f6ddbb8020_0 .var "addr", 8 0;
v000001f6ddbb74e0_0 .var "clock", 0 0;
v000001f6ddbb8480_0 .net "icode", 3 0, L_000001f6ddbba710;  1 drivers
v000001f6ddbb7760_0 .net "ifun", 3 0, L_000001f6ddbb9f90;  1 drivers
v000001f6ddbb85c0_0 .net "r0", 31 0, v000001f6ddb13970_0;  1 drivers
v000001f6ddbb88e0_0 .net "r1", 31 0, v000001f6ddb13c90_0;  1 drivers
v000001f6ddbb8980_0 .net "r2", 31 0, v000001f6ddb13830_0;  1 drivers
v000001f6ddb13650_0 .net "r3", 31 0, v000001f6ddb13ab0_0;  1 drivers
v000001f6ddbb9db0_0 .net "r4", 31 0, v000001f6ddb13b50_0;  1 drivers
v000001f6ddbb9bd0_0 .net "r5", 31 0, v000001f6ddb13dd0_0;  1 drivers
v000001f6ddbb9e50_0 .net "r6", 31 0, v000001f6ddbb8ca0_0;  1 drivers
v000001f6ddbb99f0_0 .net "r7", 31 0, v000001f6ddbb7080_0;  1 drivers
v000001f6ddbb9ef0_0 .net "rA", 3 0, L_000001f6ddbba030;  1 drivers
v000001f6ddbb9090_0 .net "rB", 3 0, L_000001f6ddbbab70;  1 drivers
v000001f6ddbb9a90_0 .net "valA", 31 0, v000001f6ddbb80c0_0;  1 drivers
v000001f6ddbba0d0_0 .net "valB", 31 0, v000001f6ddbb7940_0;  1 drivers
v000001f6ddbba670_0 .net "valC", 15 0, v000001f6ddbb83e0_0;  1 drivers
v000001f6ddbbaf30_0 .net "valE", 31 0, L_000001f6ddbb6620;  1 drivers
v000001f6ddbb9c70_0 .var "wdata", 31 0;
v000001f6ddbba170_0 .var "working", 0 0;
v000001f6ddbba210_0 .var "wr", 0 0;
S_000001f6ddb34d70 .scope module, "processor" "processor" 2 170, 2 3 0, S_000001f6ddb34be0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 9 "addr";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "working";
    .port_info 5 /OUTPUT 4 "icode";
    .port_info 6 /OUTPUT 4 "ifun";
    .port_info 7 /OUTPUT 4 "rA";
    .port_info 8 /OUTPUT 4 "rB";
    .port_info 9 /OUTPUT 16 "valC";
    .port_info 10 /OUTPUT 32 "r0";
    .port_info 11 /OUTPUT 32 "r1";
    .port_info 12 /OUTPUT 32 "r2";
    .port_info 13 /OUTPUT 32 "r3";
    .port_info 14 /OUTPUT 32 "r4";
    .port_info 15 /OUTPUT 32 "r5";
    .port_info 16 /OUTPUT 32 "r6";
    .port_info 17 /OUTPUT 32 "r7";
    .port_info 18 /OUTPUT 32 "valA";
    .port_info 19 /OUTPUT 32 "valB";
    .port_info 20 /OUTPUT 32 "valE";
L_000001f6ddbb67e0 .functor BUFZ 32, v000001f6ddbb80c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f6ddbb69a0 .functor BUFZ 32, v000001f6ddbb7940_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f6ddbb6620 .functor BUFZ 32, v000001f6ddb13510_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f6ddbb79e0_0 .var "PC", 8 0;
v000001f6ddbb7a80_0 .net "addr", 8 0, v000001f6ddbb8020_0;  1 drivers
v000001f6ddbb76c0_0 .net "addr_w", 8 0, L_000001f6ddbb9b30;  1 drivers
v000001f6ddbb7120_0 .net "aluA", 31 0, L_000001f6ddbb67e0;  1 drivers
v000001f6ddbb8ac0_0 .net "aluB", 31 0, L_000001f6ddbb69a0;  1 drivers
v000001f6ddbb7300_0 .net "aluValE", 31 0, v000001f6ddb13510_0;  1 drivers
v000001f6ddbb8b60_0 .var "alufun", 3 0;
v000001f6ddbb7da0_0 .net "clock", 0 0, v000001f6ddbb74e0_0;  1 drivers
v000001f6ddbb7bc0_0 .var "dstE_reg", 3 0;
v000001f6ddbb7b20_0 .var "dstM", 3 0;
v000001f6ddbb7440_0 .net "icode", 3 0, L_000001f6ddbba710;  alias, 1 drivers
v000001f6ddbb87a0_0 .net "ifun", 3 0, L_000001f6ddbb9f90;  alias, 1 drivers
v000001f6ddbb8660_0 .net "r0", 31 0, v000001f6ddb13970_0;  alias, 1 drivers
v000001f6ddbb7580_0 .net "r1", 31 0, v000001f6ddb13c90_0;  alias, 1 drivers
v000001f6ddbb8340_0 .net "r2", 31 0, v000001f6ddb13830_0;  alias, 1 drivers
v000001f6ddbb7260_0 .net "r3", 31 0, v000001f6ddb13ab0_0;  alias, 1 drivers
v000001f6ddbb7d00_0 .net "r4", 31 0, v000001f6ddb13b50_0;  alias, 1 drivers
v000001f6ddbb8d40_0 .net "r5", 31 0, v000001f6ddb13dd0_0;  alias, 1 drivers
v000001f6ddbb8a20_0 .net "r6", 31 0, v000001f6ddbb8ca0_0;  alias, 1 drivers
v000001f6ddbb8200_0 .net "r7", 31 0, v000001f6ddbb7080_0;  alias, 1 drivers
v000001f6ddbb82a0_0 .net "rA", 3 0, L_000001f6ddbba030;  alias, 1 drivers
v000001f6ddbb8700_0 .net "rB", 3 0, L_000001f6ddbbab70;  alias, 1 drivers
v000001f6ddbb78a0_0 .var "read", 0 0;
v000001f6ddbb7620_0 .net "read_w", 31 0, v000001f6ddb136f0_0;  1 drivers
v000001f6ddbb7c60_0 .var "reg_rst", 0 0;
v000001f6ddbb7e40_0 .net "valA", 31 0, v000001f6ddbb80c0_0;  alias, 1 drivers
v000001f6ddbb73a0_0 .net "valB", 31 0, v000001f6ddbb7940_0;  alias, 1 drivers
v000001f6ddbb83e0_0 .var "valC", 15 0;
v000001f6ddbb8840_0 .net "valE", 31 0, L_000001f6ddbb6620;  alias, 1 drivers
v000001f6ddbb8c00_0 .var "valM", 31 0;
v000001f6ddbb7800_0 .net "wdata", 31 0, v000001f6ddbb9c70_0;  1 drivers
v000001f6ddbb7ee0_0 .net "working", 0 0, v000001f6ddbba170_0;  1 drivers
v000001f6ddbb8f20_0 .net "wr", 0 0, v000001f6ddbba210_0;  1 drivers
L_000001f6ddbba710 .part v000001f6ddb136f0_0, 28, 4;
L_000001f6ddbb9f90 .part v000001f6ddb136f0_0, 24, 4;
L_000001f6ddbba030 .part v000001f6ddb136f0_0, 20, 4;
L_000001f6ddbbab70 .part v000001f6ddb136f0_0, 16, 4;
L_000001f6ddbb9b30 .functor MUXZ 9, v000001f6ddbb8020_0, v000001f6ddbb79e0_0, v000001f6ddbba170_0, C4<>;
S_000001f6ddc5de00 .scope module, "alu" "alu" 2 94, 3 2 0, S_000001f6ddb34d70;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "aluA";
    .port_info 1 /INPUT 32 "aluB";
    .port_info 2 /INPUT 4 "alufun";
    .port_info 3 /OUTPUT 32 "valE";
v000001f6ddb142d0_0 .net "aluA", 31 0, L_000001f6ddbb67e0;  alias, 1 drivers
v000001f6ddb13bf0_0 .net "aluB", 31 0, L_000001f6ddbb69a0;  alias, 1 drivers
v000001f6ddb13fb0_0 .net "alufun", 3 0, v000001f6ddbb8b60_0;  1 drivers
v000001f6ddb13510_0 .var "valE", 31 0;
E_000001f6ddb10fa0 .event anyedge, v000001f6ddb13fb0_0;
S_000001f6ddc5df90 .scope module, "ram" "ram" 2 66, 4 3 0, S_000001f6ddb34d70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 9 "addr";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /OUTPUT 32 "rdata";
v000001f6ddb14190_0 .net "addr", 8 0, L_000001f6ddbb9b30;  alias, 1 drivers
v000001f6ddb135b0_0 .net "clock", 0 0, v000001f6ddbb74e0_0;  alias, 1 drivers
v000001f6ddb14370 .array "ram", 0 255, 31 0;
v000001f6ddb140f0_0 .net "rd", 0 0, v000001f6ddbb78a0_0;  1 drivers
v000001f6ddb136f0_0 .var "rdata", 31 0;
v000001f6ddb14230_0 .net "wdata", 31 0, v000001f6ddbb9c70_0;  alias, 1 drivers
v000001f6ddb14050_0 .net "wr", 0 0, v000001f6ddbba210_0;  alias, 1 drivers
E_000001f6ddb10960 .event posedge, v000001f6ddb135b0_0;
S_000001f6ddc5e120 .scope module, "regfile" "regfile" 2 74, 5 3 0, S_000001f6ddb34d70;
 .timescale -9 -11;
    .port_info 0 /INPUT 4 "dstE";
    .port_info 1 /INPUT 32 "valE";
    .port_info 2 /INPUT 4 "dstM";
    .port_info 3 /INPUT 32 "valM";
    .port_info 4 /INPUT 4 "rA";
    .port_info 5 /INPUT 4 "rB";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /INPUT 1 "clock";
    .port_info 8 /OUTPUT 32 "valA";
    .port_info 9 /OUTPUT 32 "valB";
    .port_info 10 /OUTPUT 32 "r0";
    .port_info 11 /OUTPUT 32 "r1";
    .port_info 12 /OUTPUT 32 "r2";
    .port_info 13 /OUTPUT 32 "r3";
    .port_info 14 /OUTPUT 32 "r4";
    .port_info 15 /OUTPUT 32 "r5";
    .port_info 16 /OUTPUT 32 "r6";
    .port_info 17 /OUTPUT 32 "r7";
v000001f6ddb138d0_0 .net "clock", 0 0, v000001f6ddbb74e0_0;  alias, 1 drivers
v000001f6ddb13a10_0 .net "dstE", 3 0, v000001f6ddbb7bc0_0;  1 drivers
v000001f6ddb13790_0 .net "dstM", 3 0, v000001f6ddbb7b20_0;  1 drivers
v000001f6ddb13970_0 .var "r0", 31 0;
v000001f6ddb13c90_0 .var "r1", 31 0;
v000001f6ddb13830_0 .var "r2", 31 0;
v000001f6ddb13ab0_0 .var "r3", 31 0;
v000001f6ddb13b50_0 .var "r4", 31 0;
v000001f6ddb13dd0_0 .var "r5", 31 0;
v000001f6ddbb8ca0_0 .var "r6", 31 0;
v000001f6ddbb7080_0 .var "r7", 31 0;
v000001f6ddbb8160_0 .net "rA", 3 0, L_000001f6ddbba030;  alias, 1 drivers
v000001f6ddbb8de0_0 .net "rB", 3 0, L_000001f6ddbbab70;  alias, 1 drivers
v000001f6ddbb8e80_0 .net "reset", 0 0, v000001f6ddbb7c60_0;  1 drivers
v000001f6ddbb80c0_0 .var "valA", 31 0;
v000001f6ddbb7940_0 .var "valB", 31 0;
v000001f6ddbb71c0_0 .net "valE", 31 0, v000001f6ddb13510_0;  alias, 1 drivers
v000001f6ddbb8520_0 .net "valM", 31 0, v000001f6ddbb8c00_0;  1 drivers
E_000001f6ddb10c60/0 .event negedge, v000001f6ddbb8e80_0;
E_000001f6ddb10c60/1 .event posedge, v000001f6ddb135b0_0;
E_000001f6ddb10c60 .event/or E_000001f6ddb10c60/0, E_000001f6ddb10c60/1;
    .scope S_000001f6ddc5df90;
T_0 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v000001f6ddb136f0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000001f6ddc5df90;
T_1 ;
    %wait E_000001f6ddb10960;
    %load/vec4 v000001f6ddb14050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001f6ddb14230_0;
    %load/vec4 v000001f6ddb14190_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ddb14370, 0, 4;
T_1.0 ;
    %load/vec4 v000001f6ddb140f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001f6ddb14190_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001f6ddb14370, 4;
    %assign/vec4 v000001f6ddb136f0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v000001f6ddb136f0_0, 0;
T_1.3 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f6ddc5e120;
T_2 ;
    %wait E_000001f6ddb10c60;
    %load/vec4 v000001f6ddbb8e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f6ddbb80c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f6ddbb7940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f6ddb13970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f6ddb13c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f6ddb13830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f6ddb13ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f6ddb13b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f6ddb13dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f6ddbb8ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f6ddbb7080_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001f6ddb13a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.2 ;
    %load/vec4 v000001f6ddbb71c0_0;
    %assign/vec4 v000001f6ddb13970_0, 0;
    %jmp T_2.10;
T_2.3 ;
    %load/vec4 v000001f6ddbb71c0_0;
    %assign/vec4 v000001f6ddb13c90_0, 0;
    %jmp T_2.10;
T_2.4 ;
    %load/vec4 v000001f6ddbb71c0_0;
    %assign/vec4 v000001f6ddb13830_0, 0;
    %jmp T_2.10;
T_2.5 ;
    %load/vec4 v000001f6ddbb71c0_0;
    %assign/vec4 v000001f6ddb13ab0_0, 0;
    %jmp T_2.10;
T_2.6 ;
    %load/vec4 v000001f6ddbb71c0_0;
    %assign/vec4 v000001f6ddb13b50_0, 0;
    %jmp T_2.10;
T_2.7 ;
    %load/vec4 v000001f6ddbb71c0_0;
    %assign/vec4 v000001f6ddb13dd0_0, 0;
    %jmp T_2.10;
T_2.8 ;
    %load/vec4 v000001f6ddbb71c0_0;
    %assign/vec4 v000001f6ddbb8ca0_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v000001f6ddbb71c0_0;
    %assign/vec4 v000001f6ddbb7080_0, 0;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %load/vec4 v000001f6ddb13790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %jmp T_2.19;
T_2.11 ;
    %load/vec4 v000001f6ddbb8520_0;
    %assign/vec4 v000001f6ddb13970_0, 0;
    %jmp T_2.19;
T_2.12 ;
    %load/vec4 v000001f6ddbb8520_0;
    %assign/vec4 v000001f6ddb13c90_0, 0;
    %jmp T_2.19;
T_2.13 ;
    %load/vec4 v000001f6ddbb8520_0;
    %assign/vec4 v000001f6ddb13830_0, 0;
    %jmp T_2.19;
T_2.14 ;
    %load/vec4 v000001f6ddbb8520_0;
    %assign/vec4 v000001f6ddb13ab0_0, 0;
    %jmp T_2.19;
T_2.15 ;
    %load/vec4 v000001f6ddbb8520_0;
    %assign/vec4 v000001f6ddb13b50_0, 0;
    %jmp T_2.19;
T_2.16 ;
    %load/vec4 v000001f6ddbb8520_0;
    %assign/vec4 v000001f6ddb13dd0_0, 0;
    %jmp T_2.19;
T_2.17 ;
    %load/vec4 v000001f6ddbb8520_0;
    %assign/vec4 v000001f6ddbb8ca0_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v000001f6ddbb8520_0;
    %assign/vec4 v000001f6ddbb7080_0, 0;
    %jmp T_2.19;
T_2.19 ;
    %pop/vec4 1;
    %load/vec4 v000001f6ddbb8160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v000001f6ddbb80c0_0, 0;
    %jmp T_2.29;
T_2.20 ;
    %load/vec4 v000001f6ddb13970_0;
    %assign/vec4 v000001f6ddbb80c0_0, 0;
    %jmp T_2.29;
T_2.21 ;
    %load/vec4 v000001f6ddb13c90_0;
    %assign/vec4 v000001f6ddbb80c0_0, 0;
    %jmp T_2.29;
T_2.22 ;
    %load/vec4 v000001f6ddb13830_0;
    %assign/vec4 v000001f6ddbb80c0_0, 0;
    %jmp T_2.29;
T_2.23 ;
    %load/vec4 v000001f6ddb13ab0_0;
    %assign/vec4 v000001f6ddbb80c0_0, 0;
    %jmp T_2.29;
T_2.24 ;
    %load/vec4 v000001f6ddb13b50_0;
    %assign/vec4 v000001f6ddbb80c0_0, 0;
    %jmp T_2.29;
T_2.25 ;
    %load/vec4 v000001f6ddb13dd0_0;
    %assign/vec4 v000001f6ddbb80c0_0, 0;
    %jmp T_2.29;
T_2.26 ;
    %load/vec4 v000001f6ddbb8ca0_0;
    %assign/vec4 v000001f6ddbb80c0_0, 0;
    %jmp T_2.29;
T_2.27 ;
    %load/vec4 v000001f6ddbb7080_0;
    %assign/vec4 v000001f6ddbb80c0_0, 0;
    %jmp T_2.29;
T_2.29 ;
    %pop/vec4 1;
    %load/vec4 v000001f6ddbb8de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v000001f6ddbb7940_0, 0;
    %jmp T_2.39;
T_2.30 ;
    %load/vec4 v000001f6ddb13970_0;
    %assign/vec4 v000001f6ddbb7940_0, 0;
    %jmp T_2.39;
T_2.31 ;
    %load/vec4 v000001f6ddb13c90_0;
    %assign/vec4 v000001f6ddbb7940_0, 0;
    %jmp T_2.39;
T_2.32 ;
    %load/vec4 v000001f6ddb13830_0;
    %assign/vec4 v000001f6ddbb7940_0, 0;
    %jmp T_2.39;
T_2.33 ;
    %load/vec4 v000001f6ddb13ab0_0;
    %assign/vec4 v000001f6ddbb7940_0, 0;
    %jmp T_2.39;
T_2.34 ;
    %load/vec4 v000001f6ddb13b50_0;
    %assign/vec4 v000001f6ddbb7940_0, 0;
    %jmp T_2.39;
T_2.35 ;
    %load/vec4 v000001f6ddb13dd0_0;
    %assign/vec4 v000001f6ddbb7940_0, 0;
    %jmp T_2.39;
T_2.36 ;
    %load/vec4 v000001f6ddbb8ca0_0;
    %assign/vec4 v000001f6ddbb7940_0, 0;
    %jmp T_2.39;
T_2.37 ;
    %load/vec4 v000001f6ddbb7080_0;
    %assign/vec4 v000001f6ddbb7940_0, 0;
    %jmp T_2.39;
T_2.39 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f6ddc5de00;
T_3 ;
    %wait E_000001f6ddb10fa0;
    %load/vec4 v000001f6ddb13fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v000001f6ddb13510_0, 0;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v000001f6ddb142d0_0;
    %load/vec4 v000001f6ddb13bf0_0;
    %add;
    %assign/vec4 v000001f6ddb13510_0, 0;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v000001f6ddb142d0_0;
    %load/vec4 v000001f6ddb13bf0_0;
    %sub;
    %assign/vec4 v000001f6ddb13510_0, 0;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v000001f6ddb142d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001f6ddb13bf0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %pad/u 32;
    %assign/vec4 v000001f6ddb13510_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v000001f6ddb142d0_0;
    %nor/r;
    %load/vec4 v000001f6ddb13bf0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001f6ddb142d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001f6ddb13bf0_0;
    %nor/r;
    %and;
    %or;
    %pad/u 32;
    %assign/vec4 v000001f6ddb13510_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f6ddb34d70;
T_4 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f6ddbb79e0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ddbb78a0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001f6ddbb7bc0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f6ddbb7b20_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f6ddbb8c00_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_000001f6ddb34d70;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6ddbb7c60_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6ddbb7c60_0, 0;
    %end;
    .thread T_5;
    .scope S_000001f6ddb34d70;
T_6 ;
    %wait E_000001f6ddb10960;
    %load/vec4 v000001f6ddbb7ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6ddbb78a0_0, 0, 1;
    %load/vec4 v000001f6ddbb79e0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001f6ddbb79e0_0, 0;
    %load/vec4 v000001f6ddbb7620_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000001f6ddbb83e0_0, 0;
    %load/vec4 v000001f6ddbb7620_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 8;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v000001f6ddbb7620_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v000001f6ddbb7b20_0, 0;
    %load/vec4 v000001f6ddbb7620_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %assign/vec4 v000001f6ddbb8c00_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f6ddbb8b60_0, 0;
    %load/vec4 v000001f6ddbb82a0_0;
    %assign/vec4 v000001f6ddbb7bc0_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f6ddbb8b60_0, 0;
    %load/vec4 v000001f6ddbb82a0_0;
    %assign/vec4 v000001f6ddbb7bc0_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f6ddbb8b60_0, 0;
    %load/vec4 v000001f6ddbb82a0_0;
    %assign/vec4 v000001f6ddbb7bc0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f6ddbb8b60_0, 0;
    %load/vec4 v000001f6ddbb82a0_0;
    %assign/vec4 v000001f6ddbb7bc0_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f6ddbb8f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ddbb78a0_0, 0, 1;
T_6.8 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f6ddb34be0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6ddbb74e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001f6ddbb8020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6ddbba210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f6ddbb9c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6ddbba170_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001f6ddbb8020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6ddbba210_0, 0;
    %pushi/vec4 284164224, 0, 32;
    %assign/vec4 v000001f6ddbb9c70_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v000001f6ddbb8020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6ddbba210_0, 0;
    %pushi/vec4 284229761, 0, 32;
    %assign/vec4 v000001f6ddbb9c70_0, 0;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 9;
    %assign/vec4 v000001f6ddbb8020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6ddbba210_0, 0;
    %pushi/vec4 284295298, 0, 32;
    %assign/vec4 v000001f6ddbb9c70_0, 0;
    %delay 2000, 0;
    %pushi/vec4 3, 0, 9;
    %assign/vec4 v000001f6ddbb8020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6ddbba210_0, 0;
    %pushi/vec4 284360835, 0, 32;
    %assign/vec4 v000001f6ddbb9c70_0, 0;
    %delay 2000, 0;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v000001f6ddbb8020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6ddbba210_0, 0;
    %pushi/vec4 284426372, 0, 32;
    %assign/vec4 v000001f6ddbb9c70_0, 0;
    %delay 2000, 0;
    %pushi/vec4 5, 0, 9;
    %assign/vec4 v000001f6ddbb8020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6ddbba210_0, 0;
    %pushi/vec4 284491909, 0, 32;
    %assign/vec4 v000001f6ddbb9c70_0, 0;
    %delay 2000, 0;
    %pushi/vec4 6, 0, 9;
    %assign/vec4 v000001f6ddbb8020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6ddbba210_0, 0;
    %pushi/vec4 284557446, 0, 32;
    %assign/vec4 v000001f6ddbb9c70_0, 0;
    %delay 2000, 0;
    %pushi/vec4 7, 0, 9;
    %assign/vec4 v000001f6ddbb8020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6ddbba210_0, 0;
    %pushi/vec4 284622983, 0, 32;
    %assign/vec4 v000001f6ddbb9c70_0, 0;
    %delay 2000, 0;
    %pushi/vec4 8, 0, 9;
    %assign/vec4 v000001f6ddbb8020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6ddbba210_0, 0;
    %pushi/vec4 536936448, 0, 32;
    %assign/vec4 v000001f6ddbb9c70_0, 0;
    %delay 2000, 0;
    %pushi/vec4 9, 0, 9;
    %assign/vec4 v000001f6ddbb8020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6ddbba210_0, 0;
    %pushi/vec4 555941888, 0, 32;
    %assign/vec4 v000001f6ddbb9c70_0, 0;
    %delay 2000, 0;
    %pushi/vec4 10, 0, 9;
    %assign/vec4 v000001f6ddbb8020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6ddbba210_0, 0;
    %pushi/vec4 574947328, 0, 32;
    %assign/vec4 v000001f6ddbb9c70_0, 0;
    %delay 2000, 0;
    %pushi/vec4 11, 0, 9;
    %assign/vec4 v000001f6ddbb8020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6ddbba210_0, 0;
    %pushi/vec4 593952768, 0, 32;
    %assign/vec4 v000001f6ddbb9c70_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001f6ddbb8020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6ddbba210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f6ddbb9c70_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6ddbba170_0, 0;
    %delay 50000, 0;
    %vpi_call 2 202 "$stop" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001f6ddb34be0;
T_8 ;
    %delay 1000, 0;
    %load/vec4 v000001f6ddbb74e0_0;
    %inv;
    %store/vec4 v000001f6ddbb74e0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000001f6ddb34be0;
T_9 ;
    %vpi_call 2 206 "$dumpfile", "pro_tb3.vcd" {0 0 0};
    %vpi_call 2 207 "$dumpvars" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\processor.v";
    ".\alu.v";
    ".\ram.v";
    ".\regfile.v";
