

================================================================
== Vitis HLS Report for 'ClefiaDoubleSwap_1'
================================================================
* Date:           Tue Dec  6 21:01:01 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.102 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   16|   16|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 16, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.10>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lk_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %lk_offset"   --->   Operation 17 'read' 'lk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lk_offset_cast = zext i5 %lk_offset_read"   --->   Operation 18 'zext' 'lk_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lk_addr = getelementptr i8 %lk, i64 0, i64 %lk_offset_cast" [clefia.c:114]   --->   Operation 19 'getelementptr' 'lk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%lk_load = load i5 %lk_addr" [clefia.c:246]   --->   Operation 20 'load' 'lk_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 21 [1/1] (1.78ns)   --->   "%add_ln246 = add i5 %lk_offset_read, i5 1" [clefia.c:246]   --->   Operation 21 'add' 'add_ln246' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i5 %add_ln246" [clefia.c:246]   --->   Operation 22 'zext' 'zext_ln246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lk_addr_63 = getelementptr i8 %lk, i64 0, i64 %zext_ln246" [clefia.c:246]   --->   Operation 23 'getelementptr' 'lk_addr_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%lk_load_1 = load i5 %lk_addr_63" [clefia.c:246]   --->   Operation 24 'load' 'lk_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 4.10>
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%lk_load = load i5 %lk_addr" [clefia.c:246]   --->   Operation 25 'load' 'lk_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln246 = trunc i8 %lk_load" [clefia.c:246]   --->   Operation 26 'trunc' 'trunc_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (2.32ns)   --->   "%lk_load_1 = load i5 %lk_addr_63" [clefia.c:246]   --->   Operation 27 'load' 'lk_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_1, i32 1, i32 7" [clefia.c:246]   --->   Operation 28 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln247 = trunc i8 %lk_load_1" [clefia.c:247]   --->   Operation 29 'trunc' 'trunc_ln247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.78ns)   --->   "%add_ln247 = add i5 %lk_offset_read, i5 2" [clefia.c:247]   --->   Operation 30 'add' 'add_ln247' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i5 %add_ln247" [clefia.c:247]   --->   Operation 31 'zext' 'zext_ln247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%lk_addr_64 = getelementptr i8 %lk, i64 0, i64 %zext_ln247" [clefia.c:247]   --->   Operation 32 'getelementptr' 'lk_addr_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.32ns)   --->   "%lk_load_2 = load i5 %lk_addr_64" [clefia.c:247]   --->   Operation 33 'load' 'lk_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 34 [1/1] (1.78ns)   --->   "%add_ln248 = add i5 %lk_offset_read, i5 3" [clefia.c:248]   --->   Operation 34 'add' 'add_ln248' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i5 %add_ln248" [clefia.c:248]   --->   Operation 35 'zext' 'zext_ln248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%lk_addr_65 = getelementptr i8 %lk, i64 0, i64 %zext_ln248" [clefia.c:248]   --->   Operation 36 'getelementptr' 'lk_addr_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.32ns)   --->   "%lk_load_3 = load i5 %lk_addr_65" [clefia.c:248]   --->   Operation 37 'load' 'lk_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load, i32 1, i32 7" [clefia.c:255]   --->   Operation 38 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 39 [1/2] (2.32ns)   --->   "%lk_load_2 = load i5 %lk_addr_64" [clefia.c:247]   --->   Operation 39 'load' 'lk_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_2, i32 1, i32 7" [clefia.c:247]   --->   Operation 40 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i8 %lk_load_2" [clefia.c:248]   --->   Operation 41 'trunc' 'trunc_ln248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (2.32ns)   --->   "%lk_load_3 = load i5 %lk_addr_65" [clefia.c:248]   --->   Operation 42 'load' 'lk_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_3, i32 1, i32 7" [clefia.c:248]   --->   Operation 43 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln249 = trunc i8 %lk_load_3" [clefia.c:249]   --->   Operation 44 'trunc' 'trunc_ln249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.78ns)   --->   "%add_ln249 = add i5 %lk_offset_read, i5 4" [clefia.c:249]   --->   Operation 45 'add' 'add_ln249' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i5 %add_ln249" [clefia.c:249]   --->   Operation 46 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%lk_addr_66 = getelementptr i8 %lk, i64 0, i64 %zext_ln249" [clefia.c:249]   --->   Operation 47 'getelementptr' 'lk_addr_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (2.32ns)   --->   "%lk_load_4 = load i5 %lk_addr_66" [clefia.c:249]   --->   Operation 48 'load' 'lk_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 49 [1/1] (1.78ns)   --->   "%add_ln250 = add i5 %lk_offset_read, i5 5" [clefia.c:250]   --->   Operation 49 'add' 'add_ln250' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i5 %add_ln250" [clefia.c:250]   --->   Operation 50 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%lk_addr_67 = getelementptr i8 %lk, i64 0, i64 %zext_ln250" [clefia.c:250]   --->   Operation 51 'getelementptr' 'lk_addr_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.32ns)   --->   "%lk_load_5 = load i5 %lk_addr_67" [clefia.c:250]   --->   Operation 52 'load' 'lk_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 4.10>
ST_4 : Operation 53 [1/2] (2.32ns)   --->   "%lk_load_4 = load i5 %lk_addr_66" [clefia.c:249]   --->   Operation 53 'load' 'lk_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_4, i32 1, i32 7" [clefia.c:249]   --->   Operation 54 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i8 %lk_load_4" [clefia.c:250]   --->   Operation 55 'trunc' 'trunc_ln250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/2] (2.32ns)   --->   "%lk_load_5 = load i5 %lk_addr_67" [clefia.c:250]   --->   Operation 56 'load' 'lk_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_5, i32 1, i32 7" [clefia.c:250]   --->   Operation 57 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i8 %lk_load_5" [clefia.c:251]   --->   Operation 58 'trunc' 'trunc_ln251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.78ns)   --->   "%add_ln251 = add i5 %lk_offset_read, i5 6" [clefia.c:251]   --->   Operation 59 'add' 'add_ln251' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i5 %add_ln251" [clefia.c:251]   --->   Operation 60 'zext' 'zext_ln251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%lk_addr_68 = getelementptr i8 %lk, i64 0, i64 %zext_ln251" [clefia.c:251]   --->   Operation 61 'getelementptr' 'lk_addr_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (2.32ns)   --->   "%lk_load_6 = load i5 %lk_addr_68" [clefia.c:251]   --->   Operation 62 'load' 'lk_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 63 [1/1] (1.78ns)   --->   "%add_ln252 = add i5 %lk_offset_read, i5 7" [clefia.c:252]   --->   Operation 63 'add' 'add_ln252' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i5 %add_ln252" [clefia.c:252]   --->   Operation 64 'zext' 'zext_ln252' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%lk_addr_69 = getelementptr i8 %lk, i64 0, i64 %zext_ln252" [clefia.c:252]   --->   Operation 65 'getelementptr' 'lk_addr_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (2.32ns)   --->   "%lk_load_7 = load i5 %lk_addr_69" [clefia.c:252]   --->   Operation 66 'load' 'lk_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 4.10>
ST_5 : Operation 67 [1/2] (2.32ns)   --->   "%lk_load_6 = load i5 %lk_addr_68" [clefia.c:251]   --->   Operation 67 'load' 'lk_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_6, i32 1, i32 7" [clefia.c:251]   --->   Operation 68 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln252 = trunc i8 %lk_load_6" [clefia.c:252]   --->   Operation 69 'trunc' 'trunc_ln252' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/2] (2.32ns)   --->   "%lk_load_7 = load i5 %lk_addr_69" [clefia.c:252]   --->   Operation 70 'load' 'lk_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_7, i32 1, i32 7" [clefia.c:252]   --->   Operation 71 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.78ns)   --->   "%add_ln253 = add i5 %lk_offset_read, i5 15" [clefia.c:253]   --->   Operation 72 'add' 'add_ln253' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i5 %add_ln253" [clefia.c:253]   --->   Operation 73 'zext' 'zext_ln253' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%lk_addr_70 = getelementptr i8 %lk, i64 0, i64 %zext_ln253" [clefia.c:253]   --->   Operation 74 'getelementptr' 'lk_addr_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (2.32ns)   --->   "%lk_load_8 = load i5 %lk_addr_70" [clefia.c:253]   --->   Operation 75 'load' 'lk_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln253_1 = trunc i8 %lk_load_7" [clefia.c:253]   --->   Operation 76 'trunc' 'trunc_ln253_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.78ns)   --->   "%add_ln255 = add i5 %lk_offset_read, i5 8" [clefia.c:255]   --->   Operation 77 'add' 'add_ln255' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i5 %add_ln255" [clefia.c:255]   --->   Operation 78 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%lk_addr_71 = getelementptr i8 %lk, i64 0, i64 %zext_ln255" [clefia.c:255]   --->   Operation 79 'getelementptr' 'lk_addr_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (2.32ns)   --->   "%lk_load_9 = load i5 %lk_addr_71" [clefia.c:255]   --->   Operation 80 'load' 'lk_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 4.10>
ST_6 : Operation 81 [1/2] (2.32ns)   --->   "%lk_load_8 = load i5 %lk_addr_70" [clefia.c:253]   --->   Operation 81 'load' 'lk_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i8 %lk_load_8" [clefia.c:253]   --->   Operation 82 'trunc' 'trunc_ln253' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/2] (2.32ns)   --->   "%lk_load_9 = load i5 %lk_addr_71" [clefia.c:255]   --->   Operation 83 'load' 'lk_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_9, i32 7" [clefia.c:255]   --->   Operation 84 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.78ns)   --->   "%add_ln256 = add i5 %lk_offset_read, i5 9" [clefia.c:256]   --->   Operation 85 'add' 'add_ln256' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i5 %add_ln256" [clefia.c:256]   --->   Operation 86 'zext' 'zext_ln256' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%lk_addr_72 = getelementptr i8 %lk, i64 0, i64 %zext_ln256" [clefia.c:256]   --->   Operation 87 'getelementptr' 'lk_addr_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [2/2] (2.32ns)   --->   "%lk_load_10 = load i5 %lk_addr_72" [clefia.c:256]   --->   Operation 88 'load' 'lk_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i8 %lk_load_9" [clefia.c:256]   --->   Operation 89 'trunc' 'trunc_ln256' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.78ns)   --->   "%add_ln257 = add i5 %lk_offset_read, i5 10" [clefia.c:257]   --->   Operation 90 'add' 'add_ln257' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i5 %add_ln257" [clefia.c:257]   --->   Operation 91 'zext' 'zext_ln257' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%lk_addr_73 = getelementptr i8 %lk, i64 0, i64 %zext_ln257" [clefia.c:257]   --->   Operation 92 'getelementptr' 'lk_addr_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [2/2] (2.32ns)   --->   "%lk_load_11 = load i5 %lk_addr_73" [clefia.c:257]   --->   Operation 93 'load' 'lk_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_8, i32 7" [clefia.c:262]   --->   Operation 94 'bitselect' 'tmp_166' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.10>
ST_7 : Operation 95 [1/2] (2.32ns)   --->   "%lk_load_10 = load i5 %lk_addr_72" [clefia.c:256]   --->   Operation 95 'load' 'lk_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_10, i32 7" [clefia.c:256]   --->   Operation 96 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/2] (2.32ns)   --->   "%lk_load_11 = load i5 %lk_addr_73" [clefia.c:257]   --->   Operation 97 'load' 'lk_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_11, i32 7" [clefia.c:257]   --->   Operation 98 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i8 %lk_load_10" [clefia.c:257]   --->   Operation 99 'trunc' 'trunc_ln257' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.78ns)   --->   "%add_ln258 = add i5 %lk_offset_read, i5 11" [clefia.c:258]   --->   Operation 100 'add' 'add_ln258' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i5 %add_ln258" [clefia.c:258]   --->   Operation 101 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%lk_addr_74 = getelementptr i8 %lk, i64 0, i64 %zext_ln258" [clefia.c:258]   --->   Operation 102 'getelementptr' 'lk_addr_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [2/2] (2.32ns)   --->   "%lk_load_12 = load i5 %lk_addr_74" [clefia.c:258]   --->   Operation 103 'load' 'lk_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln258 = trunc i8 %lk_load_11" [clefia.c:258]   --->   Operation 104 'trunc' 'trunc_ln258' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.78ns)   --->   "%add_ln259 = add i5 %lk_offset_read, i5 12" [clefia.c:259]   --->   Operation 105 'add' 'add_ln259' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i5 %add_ln259" [clefia.c:259]   --->   Operation 106 'zext' 'zext_ln259' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%lk_addr_75 = getelementptr i8 %lk, i64 0, i64 %zext_ln259" [clefia.c:259]   --->   Operation 107 'getelementptr' 'lk_addr_75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [2/2] (2.32ns)   --->   "%lk_load_13 = load i5 %lk_addr_75" [clefia.c:259]   --->   Operation 108 'load' 'lk_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 4.10>
ST_8 : Operation 109 [1/2] (2.32ns)   --->   "%lk_load_12 = load i5 %lk_addr_74" [clefia.c:258]   --->   Operation 109 'load' 'lk_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_12, i32 7" [clefia.c:258]   --->   Operation 110 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/2] (2.32ns)   --->   "%lk_load_13 = load i5 %lk_addr_75" [clefia.c:259]   --->   Operation 111 'load' 'lk_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_13, i32 7" [clefia.c:259]   --->   Operation 112 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln259 = trunc i8 %lk_load_12" [clefia.c:259]   --->   Operation 113 'trunc' 'trunc_ln259' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (1.78ns)   --->   "%add_ln260 = add i5 %lk_offset_read, i5 13" [clefia.c:260]   --->   Operation 114 'add' 'add_ln260' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i5 %add_ln260" [clefia.c:260]   --->   Operation 115 'zext' 'zext_ln260' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%lk_addr_76 = getelementptr i8 %lk, i64 0, i64 %zext_ln260" [clefia.c:260]   --->   Operation 116 'getelementptr' 'lk_addr_76' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [2/2] (2.32ns)   --->   "%lk_load_14 = load i5 %lk_addr_76" [clefia.c:260]   --->   Operation 117 'load' 'lk_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i8 %lk_load_13" [clefia.c:260]   --->   Operation 118 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (1.78ns)   --->   "%add_ln261 = add i5 %lk_offset_read, i5 14" [clefia.c:261]   --->   Operation 119 'add' 'add_ln261' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i5 %add_ln261" [clefia.c:261]   --->   Operation 120 'zext' 'zext_ln261' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%lk_addr_77 = getelementptr i8 %lk, i64 0, i64 %zext_ln261" [clefia.c:261]   --->   Operation 121 'getelementptr' 'lk_addr_77' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [2/2] (2.32ns)   --->   "%lk_load_15 = load i5 %lk_addr_77" [clefia.c:261]   --->   Operation 122 'load' 'lk_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%t = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246, i7 %lshr_ln" [clefia.c:246]   --->   Operation 123 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%t_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247, i7 %lshr_ln1" [clefia.c:247]   --->   Operation 124 'bitconcatenate' 't_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/2] (2.32ns)   --->   "%lk_load_14 = load i5 %lk_addr_76" [clefia.c:260]   --->   Operation 125 'load' 'lk_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_14, i32 7" [clefia.c:260]   --->   Operation 126 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/2] (2.32ns)   --->   "%lk_load_15 = load i5 %lk_addr_77" [clefia.c:261]   --->   Operation 127 'load' 'lk_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_15, i32 7" [clefia.c:261]   --->   Operation 128 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln261 = trunc i8 %lk_load_14" [clefia.c:261]   --->   Operation 129 'trunc' 'trunc_ln261' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i8 %lk_load_15" [clefia.c:262]   --->   Operation 130 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t, i5 %lk_addr" [clefia.c:117]   --->   Operation 131 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 132 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_31, i5 %lk_addr_63" [clefia.c:117]   --->   Operation 132 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%t_32 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248, i7 %lshr_ln2" [clefia.c:248]   --->   Operation 133 'bitconcatenate' 't_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%t_33 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249, i7 %lshr_ln3" [clefia.c:249]   --->   Operation 134 'bitconcatenate' 't_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_32, i5 %lk_addr_64" [clefia.c:117]   --->   Operation 135 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 136 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_33, i5 %lk_addr_65" [clefia.c:117]   --->   Operation 136 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%t_34 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250, i7 %lshr_ln4" [clefia.c:250]   --->   Operation 137 'bitconcatenate' 't_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%t_35 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251, i7 %lshr_ln5" [clefia.c:251]   --->   Operation 138 'bitconcatenate' 't_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_34, i5 %lk_addr_66" [clefia.c:117]   --->   Operation 139 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 140 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_35, i5 %lk_addr_67" [clefia.c:117]   --->   Operation 140 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%t_36 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252, i7 %lshr_ln6" [clefia.c:252]   --->   Operation 141 'bitconcatenate' 't_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%t_37 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_1, i7 %trunc_ln253" [clefia.c:253]   --->   Operation 142 'bitconcatenate' 't_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_36, i5 %lk_addr_68" [clefia.c:117]   --->   Operation 143 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 144 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_37, i5 %lk_addr_69" [clefia.c:117]   --->   Operation 144 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%t_38 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_s, i1 %tmp" [clefia.c:255]   --->   Operation 145 'bitconcatenate' 't_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%t_39 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256, i1 %tmp_160" [clefia.c:256]   --->   Operation 146 'bitconcatenate' 't_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_38, i5 %lk_addr_71" [clefia.c:117]   --->   Operation 147 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 148 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_39, i5 %lk_addr_72" [clefia.c:117]   --->   Operation 148 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%t_40 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257, i1 %tmp_161" [clefia.c:257]   --->   Operation 149 'bitconcatenate' 't_40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%t_41 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258, i1 %tmp_162" [clefia.c:258]   --->   Operation 150 'bitconcatenate' 't_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_40, i5 %lk_addr_73" [clefia.c:117]   --->   Operation 151 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 152 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_41, i5 %lk_addr_74" [clefia.c:117]   --->   Operation 152 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%t_42 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259, i1 %tmp_163" [clefia.c:259]   --->   Operation 153 'bitconcatenate' 't_42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%t_43 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260, i1 %tmp_164" [clefia.c:260]   --->   Operation 154 'bitconcatenate' 't_43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_42, i5 %lk_addr_75" [clefia.c:117]   --->   Operation 155 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 156 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_43, i5 %lk_addr_76" [clefia.c:117]   --->   Operation 156 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%t_44 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261, i1 %tmp_165" [clefia.c:261]   --->   Operation 157 'bitconcatenate' 't_44' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%t_45 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262, i1 %tmp_166" [clefia.c:262]   --->   Operation 158 'bitconcatenate' 't_45' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_44, i5 %lk_addr_77" [clefia.c:117]   --->   Operation 159 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 160 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_45, i5 %lk_addr_70" [clefia.c:117]   --->   Operation 160 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%ret_ln265 = ret" [clefia.c:265]   --->   Operation 161 'ret' 'ret_ln265' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.1ns
The critical path consists of the following:
	wire read operation ('lk_offset_read') on port 'lk_offset' [3]  (0 ns)
	'add' operation ('add_ln246', clefia.c:246) [8]  (1.78 ns)
	'getelementptr' operation ('dst', clefia.c:246) [10]  (0 ns)
	'load' operation ('lk_load_1', clefia.c:246) on array 'lk' [11]  (2.32 ns)

 <State 2>: 4.1ns
The critical path consists of the following:
	'add' operation ('add_ln247', clefia.c:247) [15]  (1.78 ns)
	'getelementptr' operation ('dst', clefia.c:247) [17]  (0 ns)
	'load' operation ('lk_load_2', clefia.c:247) on array 'lk' [18]  (2.32 ns)

 <State 3>: 4.1ns
The critical path consists of the following:
	'add' operation ('add_ln249', clefia.c:249) [29]  (1.78 ns)
	'getelementptr' operation ('dst', clefia.c:249) [31]  (0 ns)
	'load' operation ('lk_load_4', clefia.c:249) on array 'lk' [32]  (2.32 ns)

 <State 4>: 4.1ns
The critical path consists of the following:
	'add' operation ('add_ln251', clefia.c:251) [43]  (1.78 ns)
	'getelementptr' operation ('dst', clefia.c:251) [45]  (0 ns)
	'load' operation ('lk_load_6', clefia.c:251) on array 'lk' [46]  (2.32 ns)

 <State 5>: 4.1ns
The critical path consists of the following:
	'add' operation ('add_ln253', clefia.c:253) [56]  (1.78 ns)
	'getelementptr' operation ('dst', clefia.c:253) [58]  (0 ns)
	'load' operation ('lk_load_8', clefia.c:253) on array 'lk' [59]  (2.32 ns)

 <State 6>: 4.1ns
The critical path consists of the following:
	'add' operation ('add_ln256', clefia.c:256) [70]  (1.78 ns)
	'getelementptr' operation ('dst', clefia.c:256) [72]  (0 ns)
	'load' operation ('lk_load_10', clefia.c:256) on array 'lk' [73]  (2.32 ns)

 <State 7>: 4.1ns
The critical path consists of the following:
	'add' operation ('add_ln258', clefia.c:258) [84]  (1.78 ns)
	'getelementptr' operation ('dst', clefia.c:258) [86]  (0 ns)
	'load' operation ('lk_load_12', clefia.c:258) on array 'lk' [87]  (2.32 ns)

 <State 8>: 4.1ns
The critical path consists of the following:
	'add' operation ('add_ln260', clefia.c:260) [98]  (1.78 ns)
	'getelementptr' operation ('dst', clefia.c:260) [100]  (0 ns)
	'load' operation ('lk_load_14', clefia.c:260) on array 'lk' [101]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('lk_load_14', clefia.c:260) on array 'lk' [101]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln117', clefia.c:117) of variable 't', clefia.c:248 on array 'lk' [117]  (2.32 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln117', clefia.c:117) of variable 't', clefia.c:250 on array 'lk' [119]  (2.32 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln117', clefia.c:117) of variable 't', clefia.c:252 on array 'lk' [121]  (2.32 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln117', clefia.c:117) of variable 't', clefia.c:255 on array 'lk' [123]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln117', clefia.c:117) of variable 't', clefia.c:257 on array 'lk' [125]  (2.32 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln117', clefia.c:117) of variable 't', clefia.c:259 on array 'lk' [127]  (2.32 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln117', clefia.c:117) of variable 't', clefia.c:261 on array 'lk' [129]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
