[02/27 20:07:07      0s] 
[02/27 20:07:07      0s] Cadence Innovus(TM) Implementation System.
[02/27 20:07:07      0s] Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/27 20:07:07      0s] 
[02/27 20:07:07      0s] Version:	v18.13-s088_1, built Tue Mar 5 11:30:57 PST 2019
[02/27 20:07:07      0s] Options:	-files ../../../../common/scripts/innovus_pnr.tcl 
[02/27 20:07:07      0s] Date:		Sat Feb 27 20:07:07 2021
[02/27 20:07:07      0s] Host:		hansolo.poly.edu (x86_64 w/Linux 3.10.0-1127.18.2.el7.x86_64) (32cores*128cpus*AMD EPYC 7551 32-Core Processor 512KB)
[02/27 20:07:07      0s] OS:		Red Hat Enterprise Linux Server release 7.8 (Maipo)
[02/27 20:07:07      0s] 
[02/27 20:07:07      0s] License:
[02/27 20:07:07      0s] 		invs	Innovus Implementation System	18.1	checkout succeeded
[02/27 20:07:07      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/27 20:07:07      0s] **WARN: (IMPSYT-1507):	The display is invalid and will start in no window mode
[02/27 20:07:29     21s] @(#)CDS: Innovus v18.13-s088_1 (64bit) 03/05/2019 11:30 (Linux 2.6.18-194.el5)
[02/27 20:07:29     21s] @(#)CDS: NanoRoute 18.13-s088_1 NR190213-1431/18_13-UB (database version 2.30, 455.7.1) {superthreading v1.47}
[02/27 20:07:29     21s] @(#)CDS: AAE 18.13-s016 (64bit) 03/05/2019 (Linux 2.6.18-194.el5)
[02/27 20:07:29     21s] @(#)CDS: CTE 18.13-s028_1 () Mar  4 2019 20:06:40 ( )
[02/27 20:07:29     21s] @(#)CDS: SYNTECH 18.13-s009_1 () Feb  2 2019 00:13:26 ( )
[02/27 20:07:29     21s] @(#)CDS: CPE v18.13-s071
[02/27 20:07:29     21s] @(#)CDS: IQuantus/TQuantus 18.1.2-s775 (64bit) Wed Dec 5 20:23:23 PST 2018 (Linux 2.6.18-194.el5)
[02/27 20:07:29     21s] @(#)CDS: OA 22.50-p096 Fri Jan  4 13:05:31 2019
[02/27 20:07:29     21s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[02/27 20:07:29     21s] @(#)CDS: RCDB 11.14
[02/27 20:07:29     21s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_55245_hansolo.poly.edu_abc586_lUT765.

[02/27 20:07:29     21s] Change the soft stacksize limit to 0.2%RAM (1031 mbytes). Set global soft_stack_size_limit to change the value.
[02/27 20:07:29     21s] 
[02/27 20:07:29     21s] **INFO:  MMMC transition support version v31-84 
[02/27 20:07:29     21s] 
[02/27 20:07:29     21s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/27 20:07:29     21s] <CMD> suppressMessage ENCEXT-2799
[02/27 20:07:29     21s] Sourcing file "../../../../common/scripts/innovus_pnr.tcl" ...
[02/27 20:07:29     21s] <CMD> set init_verilog ../GENUS/out/results/gcd_synthesized.v
[02/27 20:07:29     21s] <CMD> set init_top_cell gcd
[02/27 20:07:29     21s] <CMD> set init_lef_file {/home/abc586/freepdk-45nm/rtk-tech.lef /home/abc586/freepdk-45nm/stdcells.lef}
[02/27 20:07:29     21s] <CMD> set init_gnd_net VSS
[02/27 20:07:29     21s] <CMD> set init_pwr_net VDD
[02/27 20:07:29     21s] <CMD> set init_mmmc_file setup-timing.tcl
[02/27 20:07:29     21s] <CMD> init_design
[02/27 20:07:29     21s] #% Begin Load MMMC data ... (date=02/27 20:07:29, mem=435.1M)
[02/27 20:07:29     22s] #% End Load MMMC data ... (date=02/27 20:07:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=435.2M, current mem=435.2M)
[02/27 20:07:29     22s] 
[02/27 20:07:29     22s] Loading LEF file /home/abc586/freepdk-45nm/rtk-tech.lef ...
[02/27 20:07:29     22s] 
[02/27 20:07:29     22s] Loading LEF file /home/abc586/freepdk-45nm/stdcells.lef ...
[02/27 20:07:29     22s] Set DBUPerIGU to M2 pitch 380.
[02/27 20:07:29     22s] 
##  Check design process and node:  ##
##  Both design process and tech node are not set.

[02/27 20:07:29     22s] 
[02/27 20:07:29     22s] viaInitial starts at Sat Feb 27 20:07:29 2021
viaInitial ends at Sat Feb 27 20:07:29 2021
Loading view definition file from setup-timing.tcl
[02/27 20:07:29     22s] Reading libs_typical timing library '/home/abc586/freepdk-45nm/stdcells.lib' ...
[02/27 20:07:29     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[02/27 20:07:29     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[02/27 20:07:29     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[02/27 20:07:29     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[02/27 20:07:29     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[02/27 20:07:29     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[02/27 20:07:29     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[02/27 20:07:29     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[02/27 20:07:29     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[02/27 20:07:29     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[02/27 20:07:29     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[02/27 20:07:29     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[02/27 20:07:29     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[02/27 20:07:29     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[02/27 20:07:29     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[02/27 20:07:29     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[02/27 20:07:29     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[02/27 20:07:29     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[02/27 20:07:29     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[02/27 20:07:29     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[02/27 20:07:29     22s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[02/27 20:07:30     22s] Read 135 cells in library 'NangateOpenCellLibrary' 
[02/27 20:07:30     22s] *** End library_loading (cpu=0.01min, real=0.02min, mem=21.9M, fe_cpu=0.38min, fe_real=0.38min, fe_mem=543.2M) ***
[02/27 20:07:30     22s] #% Begin Load netlist data ... (date=02/27 20:07:30, mem=449.4M)
[02/27 20:07:30     22s] *** Begin netlist parsing (mem=543.2M) ***
[02/27 20:07:30     22s] Created 135 new cells from 1 timing libraries.
[02/27 20:07:30     22s] Reading netlist ...
[02/27 20:07:30     22s] Backslashed names will retain backslash and a trailing blank character.
[02/27 20:07:30     22s] Reading verilog netlist '../GENUS/out/results/gcd_synthesized.v'
[02/27 20:07:30     22s] 
[02/27 20:07:30     22s] *** Memory Usage v#1 (Current mem = 543.215M, initial mem = 251.555M) ***
[02/27 20:07:30     22s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=543.2M) ***
[02/27 20:07:30     22s] #% End Load netlist data ... (date=02/27 20:07:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=453.7M, current mem=453.7M)
[02/27 20:07:30     22s] Set top cell to gcd.
[02/27 20:07:30     23s] Hooked 135 DB cells to tlib cells.
[02/27 20:07:30     23s] Starting recursive module instantiation check.
[02/27 20:07:30     23s] No recursion found.
[02/27 20:07:30     23s] Building hierarchical netlist for Cell gcd ...
[02/27 20:07:30     23s] *** Netlist is unique.
[02/27 20:07:30     23s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[02/27 20:07:30     23s] ** info: there are 136 modules.
[02/27 20:07:30     23s] ** info: there are 169 stdCell insts.
[02/27 20:07:30     23s] 
[02/27 20:07:30     23s] *** Memory Usage v#1 (Current mem = 580.727M, initial mem = 251.555M) ***
[02/27 20:07:30     23s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[02/27 20:07:30     23s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[02/27 20:07:30     23s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[02/27 20:07:30     23s] Set Default Net Delay as 1000 ps.
[02/27 20:07:30     23s] Set Default Net Load as 0.5 pF. 
[02/27 20:07:30     23s] Set Default Input Pin Transition as 0.1 ps.
[02/27 20:07:30     23s] Extraction setup Started 
[02/27 20:07:30     23s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/27 20:07:30     23s] Reading Capacitance Table File /home/abc586/freepdk-45nm/rtk-typical.captable ...
[02/27 20:07:30     23s] Cap table was created using Encounter 08.10-p004_1.
[02/27 20:07:30     23s] Process name: master_techFreePDK45.
[02/27 20:07:30     23s] Importing multi-corner RC tables ... 
[02/27 20:07:30     23s] Summary of Active RC-Corners : 
[02/27 20:07:30     23s]  
[02/27 20:07:30     23s]  Analysis View: analysis_default
[02/27 20:07:30     23s]     RC-Corner Name        : typical
[02/27 20:07:30     23s]     RC-Corner Index       : 0
[02/27 20:07:30     23s]     RC-Corner Temperature : 25 Celsius
[02/27 20:07:30     23s]     RC-Corner Cap Table   : '/home/abc586/freepdk-45nm/rtk-typical.captable'
[02/27 20:07:30     23s]     RC-Corner PreRoute Res Factor         : 1
[02/27 20:07:30     23s]     RC-Corner PreRoute Cap Factor         : 1
[02/27 20:07:30     23s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/27 20:07:30     23s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/27 20:07:30     23s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/27 20:07:30     23s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/27 20:07:30     23s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/27 20:07:30     23s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/27 20:07:30     23s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/27 20:07:30     23s] Updating RC grid for preRoute extraction ...
[02/27 20:07:30     23s] Initializing multi-corner capacitance tables ... 
[02/27 20:07:30     23s] Initializing multi-corner resistance tables ...
[02/27 20:07:30     23s] *Info: initialize multi-corner CTS.
[02/27 20:07:31     23s] Reading timing constraints file '../GENUS/out/results/gcd.final.sdc' ...
[02/27 20:07:31     23s] Current (total cpu=0:00:23.5, real=0:00:24.0, peak res=594.1M, current mem=593.0M)
[02/27 20:07:31     23s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../GENUS/out/results/gcd.final.sdc, Line 9).
[02/27 20:07:31     23s] 
[02/27 20:07:31     23s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../GENUS/out/results/gcd.final.sdc, Line 10).
[02/27 20:07:31     23s] 
[02/27 20:07:31     23s] INFO (CTE): Reading of timing constraints file ../GENUS/out/results/gcd.final.sdc completed, with 2 WARNING
[02/27 20:07:31     23s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=610.1M, current mem=610.1M)
[02/27 20:07:31     23s] Current (total cpu=0:00:23.6, real=0:00:24.0, peak res=610.1M, current mem=610.1M)
[02/27 20:07:31     23s] Creating Cell Server ...(0, 1, 1, 1)
[02/27 20:07:31     23s] Summary for sequential cells identification: 
[02/27 20:07:31     23s]   Identified SBFF number: 16
[02/27 20:07:31     23s]   Identified MBFF number: 0
[02/27 20:07:31     23s]   Identified SB Latch number: 0
[02/27 20:07:31     23s]   Identified MB Latch number: 0
[02/27 20:07:31     23s]   Not identified SBFF number: 0
[02/27 20:07:31     23s]   Not identified MBFF number: 0
[02/27 20:07:31     23s]   Not identified SB Latch number: 0
[02/27 20:07:31     23s]   Not identified MB Latch number: 0
[02/27 20:07:31     23s]   Number of sequential cells which are not FFs: 13
[02/27 20:07:31     23s] Total number of combinational cells: 100
[02/27 20:07:31     23s] Total number of sequential cells: 29
[02/27 20:07:31     23s] Total number of tristate cells: 6
[02/27 20:07:31     23s] Total number of level shifter cells: 0
[02/27 20:07:31     23s] Total number of power gating cells: 0
[02/27 20:07:31     23s] Total number of isolation cells: 0
[02/27 20:07:31     23s] Total number of power switch cells: 0
[02/27 20:07:31     23s] Total number of pulse generator cells: 0
[02/27 20:07:31     23s] Total number of always on buffers: 0
[02/27 20:07:31     23s] Total number of retention cells: 0
[02/27 20:07:31     23s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[02/27 20:07:31     23s] Total number of usable buffers: 9
[02/27 20:07:31     23s] List of unusable buffers:
[02/27 20:07:31     23s] Total number of unusable buffers: 0
[02/27 20:07:31     23s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[02/27 20:07:31     23s] Total number of usable inverters: 6
[02/27 20:07:31     23s] List of unusable inverters:
[02/27 20:07:31     23s] Total number of unusable inverters: 0
[02/27 20:07:31     23s] List of identified usable delay cells:
[02/27 20:07:31     23s] Total number of identified usable delay cells: 0
[02/27 20:07:31     23s] List of identified unusable delay cells:
[02/27 20:07:31     23s] Total number of identified unusable delay cells: 0
[02/27 20:07:31     23s] Creating Cell Server, finished. 
[02/27 20:07:31     23s] 
[02/27 20:07:31     23s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[02/27 20:07:31     23s] Deleting Cell Server ...
[02/27 20:07:31     23s] 
[02/27 20:07:31     23s] *** Summary of all messages that are not suppressed in this session:
[02/27 20:07:31     23s] Severity  ID               Count  Summary                                  
[02/27 20:07:31     23s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[02/27 20:07:31     23s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[02/27 20:07:31     23s] *** Message Summary: 22 warning(s), 0 error(s)
[02/27 20:07:31     23s] 
[02/27 20:07:31     23s] <CMD> set_message -no_limit
[02/27 20:07:31     23s] <CMD> set_interactive_constraint_modes constraints_default
[02/27 20:07:31     23s] <CMD> set_max_fanout 10 [get_ports *]
[02/27 20:07:31     23s] **ERROR: (TCLCMD-1117):	The constraint 'set_max_fanout' is not allowed on output ports. Constraint is ignored on output port 'req_rdy'.
**ERROR: (TCLCMD-1117):	The constraint 'set_max_fanout' is not allowed on output ports. Constraint is ignored on output port 'resp_msg[15]'.
**ERROR: (TCLCMD-1117):	The constraint 'set_max_fanout' is not allowed on output ports. Constraint is ignored on output port 'resp_msg[14]'.
**ERROR: (TCLCMD-1117):	The constraint 'set_max_fanout' is not allowed on output ports. Constraint is ignored on output port 'resp_msg[13]'.
**ERROR: (TCLCMD-1117):	The constraint 'set_max_fanout' is not allowed on output ports. Constraint is ignored on output port 'resp_msg[12]'.
**ERROR: (TCLCMD-1117):	The constraint 'set_max_fanout' is not allowed on output ports. Constraint is ignored on output port 'resp_msg[11]'.
**ERROR: (TCLCMD-1117):	The constraint 'set_max_fanout' is not allowed on output ports. Constraint is ignored on output port 'resp_msg[10]'.
**ERROR: (TCLCMD-1117):	The constraint 'set_max_fanout' is not allowed on output ports. Constraint is ignored on output port 'resp_msg[9]'.
**ERROR: (TCLCMD-1117):	The constraint 'set_max_fanout' is not allowed on output ports. Constraint is ignored on output port 'resp_msg[8]'.
**ERROR: (TCLCMD-1117):	The constraint 'set_max_fanout' is not allowed on output ports. Constraint is ignored on output port 'resp_msg[7]'.
**ERROR: (TCLCMD-1117):	The constraint 'set_max_fanout' is not allowed on output ports. Constraint is ignored on output port 'resp_msg[6]'.
**ERROR: (TCLCMD-1117):	The constraint 'set_max_fanout' is not allowed on output ports. Constraint is ignored on output port 'resp_msg[5]'.
**ERROR: (TCLCMD-1117):	The constraint 'set_max_fanout' is not allowed on output ports. Constraint is ignored on output port 'resp_msg[4]'.
**ERROR: (TCLCMD-1117):	The constraint 'set_max_fanout' is not allowed on output ports. Constraint is ignored on output port 'resp_msg[3]'.
**ERROR: (TCLCMD-1117):	The constraint 'set_max_fanout' is not allowed on output ports. Constraint is ignored on output port 'resp_msg[2]'.
**ERROR: (TCLCMD-1117):	The constraint 'set_max_fanout' is not allowed on output ports. Constraint is ignored on output port 'resp_msg[1]'.
**ERROR: (TCLCMD-1117):	The constraint 'set_max_fanout' is not allowed on output ports. Constraint is ignored on output port 'resp_msg[0]'.
**ERROR: (TCLCMD-1117):	The constraint 'set_max_fanout' is not allowed on output ports. Constraint is ignored on output port 'resp_val'.
<CMD> floorPlan -r 1.0 0.7 4.0 4.0 4.0 4.0
[02/27 20:07:31     23s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[02/27 20:07:31     23s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[02/27 20:07:31     23s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[02/27 20:07:31     23s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[02/27 20:07:31     23s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[02/27 20:07:31     23s] <CMD> sroute -nets {VDD VSS}
[02/27 20:07:31     23s] #% Begin sroute (date=02/27 20:07:31, mem=640.7M)
[02/27 20:07:31     23s] *** Begin SPECIAL ROUTE on Sat Feb 27 20:07:31 2021 ***
[02/27 20:07:31     23s] SPECIAL ROUTE ran on directory: /home/abc586/currentResearch/robust-pnr-time/benchmarks/aspdac/gcd/run1/CDS
[02/27 20:07:31     23s] SPECIAL ROUTE ran on machine: hansolo.poly.edu (Linux 3.10.0-1127.18.2.el7.x86_64 x86_64 1.20Ghz)
[02/27 20:07:31     23s] 
[02/27 20:07:31     23s] Begin option processing ...
[02/27 20:07:31     23s] srouteConnectPowerBump set to false
[02/27 20:07:31     23s] routeSelectNet set to "VDD VSS"
[02/27 20:07:31     23s] routeSpecial set to true
[02/27 20:07:31     23s] srouteConnectConverterPin set to false
[02/27 20:07:31     23s] srouteFollowCorePinEnd set to 3
[02/27 20:07:31     23s] srouteJogControl set to "preferWithChanges differentLayer"
[02/27 20:07:31     23s] sroutePadPinAllPorts set to true
[02/27 20:07:31     23s] sroutePreserveExistingRoutes set to true
[02/27 20:07:31     23s] srouteRoutePowerBarPortOnBothDir set to true
[02/27 20:07:31     23s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1605.00 megs.
[02/27 20:07:31     23s] 
[02/27 20:07:31     23s] Reading DB technology information...
[02/27 20:07:31     23s] Finished reading DB technology information.
[02/27 20:07:31     23s] Reading floorplan and netlist information...
[02/27 20:07:31     23s] Finished reading floorplan and netlist information.
[02/27 20:07:31     23s] Read in 20 layers, 10 routing layers, 1 overlap layer
[02/27 20:07:31     23s] Read in 135 macros, 22 used
[02/27 20:07:31     23s] Read in 22 components
[02/27 20:07:31     23s]   22 core components: 22 unplaced, 0 placed, 0 fixed
[02/27 20:07:31     23s] Read in 54 logical pins
[02/27 20:07:31     23s] Read in 54 nets
[02/27 20:07:31     23s] Read in 2 special nets
[02/27 20:07:31     23s] Read in 44 terminals
[02/27 20:07:31     23s] 2 nets selected.
[02/27 20:07:31     23s] 
[02/27 20:07:31     23s] Begin power routing ...
[02/27 20:07:31     23s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[02/27 20:07:31     23s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/27 20:07:31     23s] Type 'man IMPSR-1256' for more detail.
[02/27 20:07:31     23s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/27 20:07:31     23s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[02/27 20:07:31     23s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/27 20:07:31     23s] Type 'man IMPSR-1256' for more detail.
[02/27 20:07:31     23s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/27 20:07:31     23s] CPU time for FollowPin 0 seconds
[02/27 20:07:31     23s] CPU time for FollowPin 0 seconds
[02/27 20:07:31     23s]   Number of IO ports routed: 0
[02/27 20:07:31     23s]   Number of Block ports routed: 0
[02/27 20:07:31     23s]   Number of Stripe ports routed: 0
[02/27 20:07:31     23s]   Number of Core ports routed: 0  open: 34
[02/27 20:07:31     23s]   Number of Pad ports routed: 0
[02/27 20:07:31     23s]   Number of Power Bump ports routed: 0
[02/27 20:07:31     23s]   Number of Followpin connections: 17
[02/27 20:07:31     23s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1614.00 megs.
[02/27 20:07:31     23s] 
[02/27 20:07:31     23s] 
[02/27 20:07:31     23s] 
[02/27 20:07:31     23s]  Begin updating DB with routing results ...
[02/27 20:07:31     23s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[02/27 20:07:31     23s] Pin and blockage extraction finished
[02/27 20:07:31     23s] 
[02/27 20:07:31     23s] sroute created 17 wires.
[02/27 20:07:31     23s] ViaGen created 0 via, deleted 0 via to avoid violation.
[02/27 20:07:31     23s] +--------+----------------+----------------+
[02/27 20:07:31     23s] |  Layer |     Created    |     Deleted    |
[02/27 20:07:31     23s] +--------+----------------+----------------+
[02/27 20:07:31     23s] | metal1 |       17       |       NA       |
[02/27 20:07:31     23s] +--------+----------------+----------------+
[02/27 20:07:31     23s] #% End sroute (date=02/27 20:07:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=650.5M, current mem=650.5M)
[02/27 20:07:31     23s] <CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 7 bottom 7 left 6 right 6}
[02/27 20:07:31     23s] #% Begin addRing (date=02/27 20:07:31, mem=650.5M)
[02/27 20:07:31     23s] 
[02/27 20:07:31     23s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 764.7M)
[02/27 20:07:31     23s] Ring generation is complete.
[02/27 20:07:31     23s] vias are now being generated.
[02/27 20:07:31     23s] addRing created 8 wires.
[02/27 20:07:31     23s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[02/27 20:07:31     23s] +--------+----------------+----------------+
[02/27 20:07:31     23s] |  Layer |     Created    |     Deleted    |
[02/27 20:07:31     23s] +--------+----------------+----------------+
[02/27 20:07:31     23s] | metal6 |        4       |       NA       |
[02/27 20:07:31     23s] |  via6  |        8       |        0       |
[02/27 20:07:31     23s] | metal7 |        4       |       NA       |
[02/27 20:07:31     23s] +--------+----------------+----------------+
[02/27 20:07:31     23s] #% End addRing (date=02/27 20:07:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=651.8M, current mem=651.8M)
[02/27 20:07:31     23s] <CMD> addStripe -nets {VSS VDD} -layer 6 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
[02/27 20:07:31     23s] #% Begin addStripe (date=02/27 20:07:31, mem=651.8M)
[02/27 20:07:31     23s] 
[02/27 20:07:31     23s] Initialize fgc environment(mem: 764.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 764.7M)
[02/27 20:07:31     23s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 764.7M)
[02/27 20:07:31     23s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 764.7M)
[02/27 20:07:31     23s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 764.7M)
[02/27 20:07:31     23s] Starting stripe generation ...
[02/27 20:07:31     23s] Non-Default Mode Option Settings :
[02/27 20:07:31     23s]   NONE
[02/27 20:07:31     23s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 0.700000 1.360000 0.700000 28.559999 with width 0.400000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[02/27 20:07:31     23s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 1.600000 2.460000 1.600000 27.459999 with width 0.400000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[02/27 20:07:31     23s] Stripe generation is complete.
[02/27 20:07:31     23s] vias are now being generated.
[02/27 20:07:31     24s] addStripe created 10 wires.
[02/27 20:07:31     24s] ViaGen created 445 vias, deleted 0 via to avoid violation.
[02/27 20:07:31     24s] +--------+----------------+----------------+
[02/27 20:07:31     24s] |  Layer |     Created    |     Deleted    |
[02/27 20:07:31     24s] +--------+----------------+----------------+
[02/27 20:07:31     24s] |  via1  |       85       |        0       |
[02/27 20:07:31     24s] |  via2  |       85       |        0       |
[02/27 20:07:31     24s] |  via3  |       85       |        0       |
[02/27 20:07:31     24s] |  via4  |       85       |        0       |
[02/27 20:07:31     24s] |  via5  |       85       |        0       |
[02/27 20:07:31     24s] | metal6 |       10       |       NA       |
[02/27 20:07:31     24s] |  via6  |       20       |        0       |
[02/27 20:07:31     24s] +--------+----------------+----------------+
[02/27 20:07:31     24s] #% End addStripe (date=02/27 20:07:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=652.7M, current mem=652.7M)
[02/27 20:07:31     24s] <CMD> addStripe -nets {VSS VDD} -layer 7 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
[02/27 20:07:31     24s] #% Begin addStripe (date=02/27 20:07:31, mem=652.7M)
[02/27 20:07:31     24s] 
[02/27 20:07:31     24s] Initialize fgc environment(mem: 764.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 764.7M)
[02/27 20:07:31     24s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 764.7M)
[02/27 20:07:31     24s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 764.7M)
[02/27 20:07:31     24s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 764.7M)
[02/27 20:07:31     24s] Starting stripe generation ...
[02/27 20:07:31     24s] Non-Default Mode Option Settings :
[02/27 20:07:31     24s]   -trim_antenna_max_distance  0.00
[02/27 20:07:31     24s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 1.480000 0.700000 30.219999 0.700000 with width 0.400000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[02/27 20:07:31     24s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 2.580000 1.600000 29.120001 1.600000 with width 0.400000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[02/27 20:07:31     24s] Stripe generation is complete.
[02/27 20:07:31     24s] vias are now being generated.
[02/27 20:07:31     24s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 5.50) (28.12, 5.55)
[02/27 20:07:31     24s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 5.50) (28.12, 5.55)
[02/27 20:07:31     24s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 6.78) (28.12, 6.80)
[02/27 20:07:31     24s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 6.78) (28.12, 6.80)
[02/27 20:07:31     24s] addStripe created 9 wires.
[02/27 20:07:31     24s] ViaGen created 63 vias, deleted 0 via to avoid violation.
[02/27 20:07:31     24s] +--------+----------------+----------------+
[02/27 20:07:31     24s] |  Layer |     Created    |     Deleted    |
[02/27 20:07:31     24s] +--------+----------------+----------------+
[02/27 20:07:31     24s] |  via6  |       63       |        0       |
[02/27 20:07:31     24s] | metal7 |        9       |       NA       |
[02/27 20:07:31     24s] +--------+----------------+----------------+
[02/27 20:07:31     24s] #% End addStripe (date=02/27 20:07:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=652.7M, current mem=652.7M)
[02/27 20:07:31     24s] <CMD> place_design
[02/27 20:07:31     24s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 34, percentage of missing scan cell = 0.00% (0 / 34)
[02/27 20:07:31     24s] *** Starting placeDesign default flow ***
[02/27 20:07:31     24s] ### Creating LA Mngr. totSessionCpu=0:00:24.2 mem=764.7M
[02/27 20:07:31     24s] ### Creating LA Mngr, finished. totSessionCpu=0:00:24.2 mem=764.7M
[02/27 20:07:31     24s] *** Start deleteBufferTree ***
[02/27 20:07:31     24s] Info: Detect buffers to remove automatically.
[02/27 20:07:31     24s] Analyzing netlist ...
[02/27 20:07:31     24s] Updating netlist
[02/27 20:07:31     24s] 
[02/27 20:07:31     24s] *summary: 0 instances (buffers/inverters) removed
[02/27 20:07:31     24s] *** Finish deleteBufferTree (0:00:00.1) ***
[02/27 20:07:31     24s] **INFO: Enable pre-place timing setting for timing analysis
[02/27 20:07:31     24s] Set Using Default Delay Limit as 101.
[02/27 20:07:31     24s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/27 20:07:31     24s] Set Default Net Delay as 0 ps.
[02/27 20:07:31     24s] Set Default Net Load as 0 pF. 
[02/27 20:07:31     24s] **INFO: Analyzing IO path groups for slack adjustment
[02/27 20:07:31     24s] Effort level <high> specified for reg2reg_tmp.55245 path_group
[02/27 20:07:32     24s] AAE DB initialization (MEM=802.648 CPU=0:00:00.3 REAL=0:00:00.0) 
[02/27 20:07:32     24s] #################################################################################
[02/27 20:07:32     24s] # Design Stage: PreRoute
[02/27 20:07:32     24s] # Design Name: gcd
[02/27 20:07:32     24s] # Design Mode: 90nm
[02/27 20:07:32     24s] # Analysis Mode: MMMC Non-OCV 
[02/27 20:07:32     24s] # Parasitics Mode: No SPEF/RCDB
[02/27 20:07:32     24s] # Signoff Settings: SI Off 
[02/27 20:07:32     24s] #################################################################################
[02/27 20:07:32     24s] Calculate delays in Single mode...
[02/27 20:07:32     24s] Topological Sorting (REAL = 0:00:00.0, MEM = 802.6M, InitMEM = 802.6M)
[02/27 20:07:32     24s] Start delay calculation (fullDC) (1 T). (MEM=802.648)
[02/27 20:07:32     25s] siFlow : Timing analysis mode is single, using late cdB files
[02/27 20:07:32     25s] Start AAE Lib Loading. (MEM=818.852)
[02/27 20:07:32     25s] End AAE Lib Loading. (MEM=837.93 CPU=0:00:00.0 Real=0:00:00.0)
[02/27 20:07:32     25s] End AAE Lib Interpolated Model. (MEM=837.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:32     25s] First Iteration Infinite Tw... 
[02/27 20:07:32     25s] Total number of fetched objects 253
[02/27 20:07:32     25s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:32     25s] End delay calculation. (MEM=897.152 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 20:07:32     25s] End delay calculation (fullDC). (MEM=885.613 CPU=0:00:00.4 REAL=0:00:00.0)
[02/27 20:07:32     25s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 885.6M) ***
[02/27 20:07:32     25s] **INFO: Disable pre-place timing setting for timing analysis
[02/27 20:07:32     25s] Set Using Default Delay Limit as 1000.
[02/27 20:07:32     25s] Set Default Net Delay as 1000 ps.
[02/27 20:07:32     25s] Set Default Net Load as 0.5 pF. 
[02/27 20:07:32     25s] **INFO: Pre-place timing setting for timing analysis already disabled
[02/27 20:07:32     25s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:871.4M
[02/27 20:07:32     25s] Deleted 0 physical inst  (cell - / prefix -).
[02/27 20:07:32     25s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:871.4M
[02/27 20:07:32     25s] INFO: #ExclusiveGroups=0
[02/27 20:07:32     25s] INFO: There are no Exclusive Groups.
[02/27 20:07:32     25s] *** Starting "NanoPlace(TM) placement v#7 (mem=871.4M)" ...
[02/27 20:07:32     25s] Wait...
[02/27 20:07:33     25s] *** Build Buffered Sizing Timing Model
[02/27 20:07:33     25s] (cpu=0:00:00.7 mem=871.4M) ***
[02/27 20:07:33     26s] *** Build Virtual Sizing Timing Model
[02/27 20:07:33     26s] (cpu=0:00:00.8 mem=871.4M) ***
[02/27 20:07:33     26s] No user-set net weight.
[02/27 20:07:33     26s] Net fanout histogram:
[02/27 20:07:33     26s] 2		: 157 (62.1%) nets
[02/27 20:07:33     26s] 3		: 46 (18.2%) nets
[02/27 20:07:33     26s] 4     -	14	: 40 (15.8%) nets
[02/27 20:07:33     26s] 15    -	39	: 10 (4.0%) nets
[02/27 20:07:33     26s] 40    -	79	: 0 (0.0%) nets
[02/27 20:07:33     26s] 80    -	159	: 0 (0.0%) nets
[02/27 20:07:33     26s] 160   -	319	: 0 (0.0%) nets
[02/27 20:07:33     26s] 320   -	639	: 0 (0.0%) nets
[02/27 20:07:33     26s] 640   -	1279	: 0 (0.0%) nets
[02/27 20:07:33     26s] 1280  -	2559	: 0 (0.0%) nets
[02/27 20:07:33     26s] 2560  -	5119	: 0 (0.0%) nets
[02/27 20:07:33     26s] 5120+		: 0 (0.0%) nets
[02/27 20:07:33     26s] no activity file in design. spp won't run.
[02/27 20:07:33     26s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[02/27 20:07:33     26s] Scan chains were not defined.
[02/27 20:07:33     26s] #std cell=169 (0 fixed + 169 movable) #buf cell=0 #inv cell=7 #block=0 (0 floating + 0 preplaced)
[02/27 20:07:33     26s] #ioInst=0 #net=253 #term=830 #term/net=3.28, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=54
[02/27 20:07:33     26s] stdCell: 169 single + 0 double + 0 multi
[02/27 20:07:33     26s] Total standard cell length = 0.2677 (mm), area = 0.0004 (mm^2)
[02/27 20:07:33     26s] OPERPROF: Starting spInitSiteArr at level 1, MEM:871.4M
[02/27 20:07:33     26s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:871.4M
[02/27 20:07:33     26s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/27 20:07:33     26s] Use One level site array because memory saving is not enough.
[02/27 20:07:33     26s] SiteArray: one-level site array dimensions = 16 x 126
[02/27 20:07:33     26s] SiteArray: use 8,064 bytes
[02/27 20:07:33     26s] SiteArray: current memory after site array memory allocation 871.4M
[02/27 20:07:33     26s] SiteArray: FP blocked sites are writable
[02/27 20:07:33     26s] Estimated cell power/ground rail width = 0.197 um
[02/27 20:07:33     26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/27 20:07:33     26s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:871.4M
[02/27 20:07:33     26s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:871.4M
[02/27 20:07:33     26s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:871.4M
[02/27 20:07:33     26s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.028, MEM:871.4M
[02/27 20:07:33     26s] OPERPROF: Starting pre-place ADS at level 1, MEM:871.4M
[02/27 20:07:33     26s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:871.4M
[02/27 20:07:33     26s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:871.4M
[02/27 20:07:33     26s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.010, REAL:0.000, MEM:871.4M
[02/27 20:07:33     26s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:871.4M
[02/27 20:07:33     26s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:871.4M
[02/27 20:07:33     26s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:871.4M
[02/27 20:07:33     26s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:871.4M
[02/27 20:07:33     26s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:871.4M
[02/27 20:07:33     26s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:871.4M
[02/27 20:07:33     26s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.001, MEM:871.4M
[02/27 20:07:33     26s] ADSU 0.699 -> 0.716
[02/27 20:07:33     26s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.002, MEM:871.4M
[02/27 20:07:33     26s] Average module density = 0.716.
[02/27 20:07:33     26s] Density for the design = 0.716.
[02/27 20:07:33     26s]        = stdcell_area 1409 sites (375 um^2) / alloc_area 1968 sites (523 um^2).
[02/27 20:07:33     26s] Pin Density = 0.4117.
[02/27 20:07:33     26s]             = total # of pins 830 / total area 2016.
[02/27 20:07:33     26s] OPERPROF: Starting spMPad at level 1, MEM:871.4M
[02/27 20:07:33     26s] OPERPROF:   Starting spContextMPad at level 2, MEM:871.4M
[02/27 20:07:33     26s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:871.4M
[02/27 20:07:33     26s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:871.4M
[02/27 20:07:33     26s] Initial padding reaches pin density 0.700 for top
[02/27 20:07:33     26s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.300
[02/27 20:07:33     26s] InitPadU 0.716 -> 0.833 for top
[02/27 20:07:33     26s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:871.4M
[02/27 20:07:33     26s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:871.4M
[02/27 20:07:33     26s] === lastAutoLevel = 5 
[02/27 20:07:33     26s] OPERPROF: Starting spInitNetWt at level 1, MEM:871.4M
[02/27 20:07:33     26s] 0 delay mode for cte enabled initNetWt.
[02/27 20:07:33     26s] no activity file in design. spp won't run.
[02/27 20:07:33     26s] [spp] 0
[02/27 20:07:33     26s] [adp] 0:1:1:3
[02/27 20:07:33     26s] 0 delay mode for cte disabled initNetWt.
[02/27 20:07:33     26s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.090, REAL:0.090, MEM:869.4M
[02/27 20:07:33     26s] Clock gating cells determined by native netlist tracing.
[02/27 20:07:33     26s] no activity file in design. spp won't run.
[02/27 20:07:33     26s] no activity file in design. spp won't run.
[02/27 20:07:33     26s] Effort level <high> specified for reg2reg path_group
[02/27 20:07:33     26s] OPERPROF: Starting npMain at level 1, MEM:869.4M
[02/27 20:07:34     26s] OPERPROF:   Starting npPlace at level 2, MEM:877.4M
[02/27 20:07:34     26s] Iteration  1: Total net bbox = 1.382e-13 (1.38e-13 0.00e+00)
[02/27 20:07:34     26s]               Est.  stn bbox = 1.492e-13 (1.49e-13 0.00e+00)
[02/27 20:07:34     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 846.6M
[02/27 20:07:34     26s] Iteration  2: Total net bbox = 1.382e-13 (1.38e-13 0.00e+00)
[02/27 20:07:34     26s]               Est.  stn bbox = 1.492e-13 (1.49e-13 0.00e+00)
[02/27 20:07:34     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 847.6M
[02/27 20:07:34     26s] exp_mt_sequential is set from setPlaceMode option to 1
[02/27 20:07:34     26s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[02/27 20:07:34     26s] place_exp_mt_interval set to default 32
[02/27 20:07:34     26s] place_exp_mt_interval_bias (first half) set to default 0.750000
[02/27 20:07:34     26s] Iteration  3: Total net bbox = 4.185e+00 (1.34e+00 2.84e+00)
[02/27 20:07:34     26s]               Est.  stn bbox = 5.296e+00 (1.57e+00 3.72e+00)
[02/27 20:07:34     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 863.6M
[02/27 20:07:34     26s] Total number of setup views is 1.
[02/27 20:07:34     26s] Total number of active setup views is 1.
[02/27 20:07:34     26s] Active setup views:
[02/27 20:07:34     26s]     analysis_default
[02/27 20:07:35     26s] Iteration  4: Total net bbox = 7.714e+02 (3.14e+02 4.58e+02)
[02/27 20:07:35     26s]               Est.  stn bbox = 9.892e+02 (4.21e+02 5.68e+02)
[02/27 20:07:35     26s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 863.6M
[02/27 20:07:35     26s] Iteration  5: Total net bbox = 9.439e+02 (3.84e+02 5.60e+02)
[02/27 20:07:35     26s]               Est.  stn bbox = 1.234e+03 (5.24e+02 7.10e+02)
[02/27 20:07:35     26s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 863.6M
[02/27 20:07:35     26s] OPERPROF:   Finished npPlace at level 2, CPU:0.370, REAL:0.396, MEM:863.6M
[02/27 20:07:35     26s] OPERPROF: Finished npMain at level 1, CPU:0.380, REAL:1.403, MEM:863.6M
[02/27 20:07:35     26s] [adp] clock
[02/27 20:07:35     26s] [adp] weight, nr nets, wire length
[02/27 20:07:35     26s] [adp]      0        1  51.236500
[02/27 20:07:35     26s] [adp] data
[02/27 20:07:35     26s] [adp] weight, nr nets, wire length
[02/27 20:07:35     26s] [adp]      0      252  2661.539000
[02/27 20:07:35     26s] [adp] 0.000000|0.000000|0.000000
[02/27 20:07:35     26s] Iteration  6: Total net bbox = 2.713e+03 (1.35e+03 1.37e+03)
[02/27 20:07:35     26s]               Est.  stn bbox = 3.028e+03 (1.50e+03 1.53e+03)
[02/27 20:07:35     26s]               cpu = 0:00:00.4 real = 0:00:02.0 mem = 863.6M
[02/27 20:07:35     26s] *** cost = 2.713e+03 (1.35e+03 1.37e+03) (cpu for global=0:00:00.4) real=0:00:02.0***
[02/27 20:07:35     26s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[02/27 20:07:35     26s] net ignore based on current view = 0
[02/27 20:07:35     26s] Solver runtime cpu: 0:00:00.4 real: 0:00:00.4
[02/27 20:07:35     26s] Core Placement runtime cpu: 0:00:00.4 real: 0:00:02.0
[02/27 20:07:35     26s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/27 20:07:35     26s] Type 'man IMPSP-9025' for more detail.
[02/27 20:07:35     26s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:863.6M
[02/27 20:07:35     26s] OPERPROF:   Starting DPlace-Init at level 2, MEM:863.6M
[02/27 20:07:35     26s] #spOpts: mergeVia=F 
[02/27 20:07:35     26s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:863.6M
[02/27 20:07:35     26s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:863.6M
[02/27 20:07:35     26s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/27 20:07:35     26s] SiteArray: one-level site array dimensions = 16 x 126
[02/27 20:07:35     26s] SiteArray: use 8,064 bytes
[02/27 20:07:35     26s] SiteArray: current memory after site array memory allocation 863.6M
[02/27 20:07:35     26s] SiteArray: FP blocked sites are writable
[02/27 20:07:35     26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/27 20:07:35     26s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:863.6M
[02/27 20:07:35     26s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.001, MEM:863.6M
[02/27 20:07:35     26s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.026, MEM:863.6M
[02/27 20:07:35     26s] OPERPROF:       Starting CMU at level 4, MEM:863.6M
[02/27 20:07:35     26s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:863.6M
[02/27 20:07:35     26s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:863.6M
[02/27 20:07:35     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=863.6MB).
[02/27 20:07:35     26s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.032, MEM:863.6M
[02/27 20:07:35     26s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.033, MEM:863.6M
[02/27 20:07:35     26s] OPERPROF: Starting RefinePlace at level 1, MEM:863.6M
[02/27 20:07:35     26s] *** Starting refinePlace (0:00:26.7 mem=863.6M) ***
[02/27 20:07:35     26s] Total net bbox length = 2.713e+03 (1.347e+03 1.366e+03) (ext = 1.639e+03)
[02/27 20:07:35     26s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 20:07:35     26s] OPERPROF:   Starting CellHaloInit at level 2, MEM:863.6M
[02/27 20:07:35     26s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:863.6M
[02/27 20:07:35     26s] OPERPROF:   Starting CellHaloInit at level 2, MEM:863.6M
[02/27 20:07:35     26s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:863.6M
[02/27 20:07:35     26s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:863.6M
[02/27 20:07:35     26s] Starting refinePlace ...
[02/27 20:07:35     26s] ** Cut row section cpu time 0:00:00.0.
[02/27 20:07:35     26s]    Spread Effort: high, standalone mode, useDDP on.
[02/27 20:07:35     26s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=864.6MB) @(0:00:26.7 - 0:00:26.7).
[02/27 20:07:35     26s] Move report: preRPlace moves 169 insts, mean move: 1.54 um, max move: 3.32 um
[02/27 20:07:35     26s] 	Max move on inst (dpath_sub_sub_752_15_g444__2683): (18.32, 23.35) --> (17.48, 20.86)
[02/27 20:07:35     26s] 	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
[02/27 20:07:35     26s] wireLenOptFixPriorityInst 0 inst fixed
[02/27 20:07:35     26s] Placement tweakage begins.
[02/27 20:07:35     26s] wire length = 1.981e+03
[02/27 20:07:35     26s] wire length = 1.834e+03
[02/27 20:07:35     26s] Placement tweakage ends.
[02/27 20:07:35     26s] Move report: tweak moves 67 insts, mean move: 1.84 um, max move: 4.56 um
[02/27 20:07:35     26s] 	Max move on inst (g3641__1786): (26.22, 18.06) --> (21.66, 18.06)
[02/27 20:07:35     26s] 
[02/27 20:07:35     26s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/27 20:07:35     26s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 20:07:35     26s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=864.6MB) @(0:00:26.8 - 0:00:26.8).
[02/27 20:07:35     26s] Move report: Detail placement moves 169 insts, mean move: 1.64 um, max move: 4.14 um
[02/27 20:07:35     26s] 	Max move on inst (g3642__5953): (19.42, 11.21) --> (16.53, 12.46)
[02/27 20:07:35     26s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 864.6MB
[02/27 20:07:35     26s] Statistics of distance of Instance movement in refine placement:
[02/27 20:07:35     26s]   maximum (X+Y) =         4.14 um
[02/27 20:07:35     26s]   inst (g3642__5953) with max move: (19.418, 11.208) -> (16.53, 12.46)
[02/27 20:07:35     26s]   mean    (X+Y) =         1.64 um
[02/27 20:07:35     26s] Summary Report:
[02/27 20:07:35     26s] Instances move: 169 (out of 169 movable)
[02/27 20:07:35     26s] Instances flipped: 0
[02/27 20:07:35     26s] Mean displacement: 1.64 um
[02/27 20:07:35     26s] Max displacement: 4.14 um (Instance: g3642__5953) (19.418, 11.208) -> (16.53, 12.46)
[02/27 20:07:35     26s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
[02/27 20:07:35     26s] Total instances moved : 169
[02/27 20:07:35     26s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.050, REAL:0.052, MEM:864.6M
[02/27 20:07:35     26s] Total net bbox length = 2.850e+03 (1.323e+03 1.527e+03) (ext = 1.600e+03)
[02/27 20:07:35     26s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 864.6MB
[02/27 20:07:35     26s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=864.6MB) @(0:00:26.7 - 0:00:26.8).
[02/27 20:07:35     26s] *** Finished refinePlace (0:00:26.8 mem=864.6M) ***
[02/27 20:07:35     26s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.060, MEM:864.6M
[02/27 20:07:35     26s] *** End of Placement (cpu=0:00:01.5, real=0:00:03.0, mem=864.6M) ***
[02/27 20:07:35     26s] #spOpts: mergeVia=F 
[02/27 20:07:35     26s] OPERPROF: Starting spInitSiteArr at level 1, MEM:864.6M
[02/27 20:07:35     26s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:864.6M
[02/27 20:07:35     26s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/27 20:07:35     26s] SiteArray: one-level site array dimensions = 16 x 126
[02/27 20:07:35     26s] SiteArray: use 8,064 bytes
[02/27 20:07:35     26s] SiteArray: current memory after site array memory allocation 864.6M
[02/27 20:07:35     26s] SiteArray: FP blocked sites are writable
[02/27 20:07:35     26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/27 20:07:35     26s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:864.6M
[02/27 20:07:35     26s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:864.6M
[02/27 20:07:35     26s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:864.6M
[02/27 20:07:35     26s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.026, MEM:864.6M
[02/27 20:07:35     26s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:864.6M
[02/27 20:07:35     26s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:864.6M
[02/27 20:07:35     26s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[02/27 20:07:35     26s] Density distribution unevenness ratio = 0.515%
[02/27 20:07:35     26s] *** Free Virtual Timing Model ...(mem=864.6M)
[02/27 20:07:35     26s] **INFO: Enable pre-place timing setting for timing analysis
[02/27 20:07:35     26s] Set Using Default Delay Limit as 101.
[02/27 20:07:35     26s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/27 20:07:35     26s] Set Default Net Delay as 0 ps.
[02/27 20:07:35     26s] Set Default Net Load as 0 pF. 
[02/27 20:07:35     26s] **INFO: Analyzing IO path groups for slack adjustment
[02/27 20:07:35     26s] Effort level <high> specified for reg2reg_tmp.55245 path_group
[02/27 20:07:35     26s] #################################################################################
[02/27 20:07:35     26s] # Design Stage: PreRoute
[02/27 20:07:35     26s] # Design Name: gcd
[02/27 20:07:35     26s] # Design Mode: 90nm
[02/27 20:07:35     26s] # Analysis Mode: MMMC Non-OCV 
[02/27 20:07:35     26s] # Parasitics Mode: No SPEF/RCDB
[02/27 20:07:35     26s] # Signoff Settings: SI Off 
[02/27 20:07:35     26s] #################################################################################
[02/27 20:07:35     26s] AAE_INFO: 1 threads acquired from CTE.
[02/27 20:07:35     26s] Calculate delays in Single mode...
[02/27 20:07:35     26s] Topological Sorting (REAL = 0:00:00.0, MEM = 864.6M, InitMEM = 864.6M)
[02/27 20:07:35     26s] Start delay calculation (fullDC) (1 T). (MEM=864.637)
[02/27 20:07:35     27s] End AAE Lib Interpolated Model. (MEM=880.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:36     27s] Total number of fetched objects 253
[02/27 20:07:36     27s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:36     27s] End delay calculation. (MEM=944.535 CPU=0:00:00.1 REAL=0:00:01.0)
[02/27 20:07:36     27s] End delay calculation (fullDC). (MEM=944.535 CPU=0:00:00.4 REAL=0:00:01.0)
[02/27 20:07:36     27s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 944.5M) ***
[02/27 20:07:36     27s] **INFO: Disable pre-place timing setting for timing analysis
[02/27 20:07:36     27s] Set Using Default Delay Limit as 1000.
[02/27 20:07:36     27s] Set Default Net Delay as 1000 ps.
[02/27 20:07:36     27s] Set Default Net Load as 0.5 pF. 
[02/27 20:07:36     27s] 
[02/27 20:07:36     27s] Starting congestion repair ...
[02/27 20:07:36     27s] User Input Parameters:
[02/27 20:07:36     27s] - Congestion Driven    : On
[02/27 20:07:36     27s] - Timing Driven        : Off
[02/27 20:07:36     27s] - Area-Violation Based : On
[02/27 20:07:36     27s] - Start Rollback Level : -5
[02/27 20:07:36     27s] - Legalized            : On
[02/27 20:07:36     27s] - Window Based         : Off
[02/27 20:07:36     27s] - eDen incr mode       : Off
[02/27 20:07:36     27s] 
[02/27 20:07:36     27s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:930.3M
[02/27 20:07:36     27s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.011, MEM:930.3M
[02/27 20:07:36     27s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:930.3M
[02/27 20:07:36     27s] Starting Early Global Route congestion estimation: mem = 930.3M
[02/27 20:07:36     27s] (I)       Reading DB...
[02/27 20:07:36     27s] (I)       Read data from FE... (mem=930.3M)
[02/27 20:07:36     27s] (I)       Read nodes and places... (mem=930.3M)
[02/27 20:07:36     27s] (I)       Done Read nodes and places (cpu=0.000s, mem=930.3M)
[02/27 20:07:36     27s] (I)       Read nets... (mem=930.3M)
[02/27 20:07:36     27s] (I)       Done Read nets (cpu=0.000s, mem=930.3M)
[02/27 20:07:36     27s] (I)       Done Read data from FE (cpu=0.000s, mem=930.3M)
[02/27 20:07:36     27s] (I)       before initializing RouteDB syMemory usage = 930.3 MB
[02/27 20:07:36     27s] (I)       congestionReportName   : 
[02/27 20:07:36     27s] (I)       layerRangeFor2DCongestion : 
[02/27 20:07:36     27s] (I)       buildTerm2TermWires    : 1
[02/27 20:07:36     27s] (I)       doTrackAssignment      : 1
[02/27 20:07:36     27s] (I)       dumpBookshelfFiles     : 0
[02/27 20:07:36     27s] (I)       numThreads             : 1
[02/27 20:07:36     27s] (I)       bufferingAwareRouting  : false
[02/27 20:07:36     27s] [NR-eGR] honorMsvRouteConstraint: false
[02/27 20:07:36     27s] (I)       honorPin               : false
[02/27 20:07:36     27s] (I)       honorPinGuide          : true
[02/27 20:07:36     27s] (I)       honorPartition         : false
[02/27 20:07:36     27s] (I)       honorPartitionAllowFeedthru: false
[02/27 20:07:36     27s] (I)       allowPartitionCrossover: false
[02/27 20:07:36     27s] (I)       honorSingleEntry       : true
[02/27 20:07:36     27s] (I)       honorSingleEntryStrong : true
[02/27 20:07:36     27s] (I)       handleViaSpacingRule   : false
[02/27 20:07:36     27s] (I)       handleEolSpacingRule   : false
[02/27 20:07:36     27s] (I)       PDConstraint           : none
[02/27 20:07:36     27s] (I)       expBetterNDRHandling   : false
[02/27 20:07:36     27s] [NR-eGR] honorClockSpecNDR      : 0
[02/27 20:07:36     27s] (I)       routingEffortLevel     : 3
[02/27 20:07:36     27s] (I)       effortLevel            : standard
[02/27 20:07:36     27s] [NR-eGR] minRouteLayer          : 2
[02/27 20:07:36     27s] [NR-eGR] maxRouteLayer          : 127
[02/27 20:07:36     27s] (I)       relaxedTopLayerCeiling : 127
[02/27 20:07:36     27s] (I)       relaxedBottomLayerFloor: 2
[02/27 20:07:36     27s] (I)       numRowsPerGCell        : 1
[02/27 20:07:36     27s] (I)       speedUpLargeDesign     : 0
[02/27 20:07:36     27s] (I)       multiThreadingTA       : 1
[02/27 20:07:36     27s] (I)       optimizationMode       : false
[02/27 20:07:36     27s] (I)       routeSecondPG          : false
[02/27 20:07:36     27s] (I)       scenicRatioForLayerRelax: 0.00
[02/27 20:07:36     27s] (I)       detourLimitForLayerRelax: 0.00
[02/27 20:07:36     27s] (I)       punchThroughDistance   : 500.00
[02/27 20:07:36     27s] (I)       scenicBound            : 1.15
[02/27 20:07:36     27s] (I)       maxScenicToAvoidBlk    : 100.00
[02/27 20:07:36     27s] (I)       source-to-sink ratio   : 0.00
[02/27 20:07:36     27s] (I)       targetCongestionRatioH : 1.00
[02/27 20:07:36     27s] (I)       targetCongestionRatioV : 1.00
[02/27 20:07:36     27s] (I)       layerCongestionRatio   : 0.70
[02/27 20:07:36     27s] (I)       m1CongestionRatio      : 0.10
[02/27 20:07:36     27s] (I)       m2m3CongestionRatio    : 0.70
[02/27 20:07:36     27s] (I)       localRouteEffort       : 1.00
[02/27 20:07:36     27s] (I)       numSitesBlockedByOneVia: 8.00
[02/27 20:07:36     27s] (I)       supplyScaleFactorH     : 1.00
[02/27 20:07:36     27s] (I)       supplyScaleFactorV     : 1.00
[02/27 20:07:36     27s] (I)       highlight3DOverflowFactor: 0.00
[02/27 20:07:36     27s] (I)       routeVias              : 
[02/27 20:07:36     27s] (I)       readTROption           : true
[02/27 20:07:36     27s] (I)       extraSpacingFactor     : 1.00
[02/27 20:07:36     27s] [NR-eGR] numTracksPerClockWire  : 0
[02/27 20:07:36     27s] (I)       routeSelectedNetsOnly  : false
[02/27 20:07:36     27s] (I)       clkNetUseMaxDemand     : false
[02/27 20:07:36     27s] (I)       extraDemandForClocks   : 0
[02/27 20:07:36     27s] (I)       steinerRemoveLayers    : false
[02/27 20:07:36     27s] (I)       demoteLayerScenicScale : 1.00
[02/27 20:07:36     27s] (I)       nonpreferLayerCostScale : 100.00
[02/27 20:07:36     27s] (I)       similarTopologyRoutingFast : false
[02/27 20:07:36     27s] (I)       spanningTreeRefinement : false
[02/27 20:07:36     27s] (I)       spanningTreeRefinementAlpha : -1.00
[02/27 20:07:36     27s] (I)       starting read tracks
[02/27 20:07:36     27s] (I)       build grid graph
[02/27 20:07:36     27s] (I)       build grid graph start
[02/27 20:07:36     27s] [NR-eGR] metal1 has no routable track
[02/27 20:07:36     27s] [NR-eGR] metal2 has single uniform track structure
[02/27 20:07:36     27s] [NR-eGR] metal3 has single uniform track structure
[02/27 20:07:36     27s] [NR-eGR] metal4 has single uniform track structure
[02/27 20:07:36     27s] [NR-eGR] metal5 has single uniform track structure
[02/27 20:07:36     27s] [NR-eGR] metal6 has single uniform track structure
[02/27 20:07:36     27s] [NR-eGR] metal7 has single uniform track structure
[02/27 20:07:36     27s] [NR-eGR] metal8 has single uniform track structure
[02/27 20:07:36     27s] [NR-eGR] metal9 has single uniform track structure
[02/27 20:07:36     27s] [NR-eGR] metal10 has single uniform track structure
[02/27 20:07:36     27s] (I)       build grid graph end
[02/27 20:07:36     27s] (I)       ===========================================================================
[02/27 20:07:36     27s] (I)       == Report All Rule Vias ==
[02/27 20:07:36     27s] (I)       ===========================================================================
[02/27 20:07:36     27s] (I)        Via Rule : (Default)
[02/27 20:07:36     27s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/27 20:07:36     27s] (I)       ---------------------------------------------------------------------------
[02/27 20:07:36     27s] (I)        1    9 : via1_8                      1 : via1_4                   
[02/27 20:07:36     27s] (I)        2   10 : via2_8                     10 : via2_8                   
[02/27 20:07:36     27s] (I)        3   19 : via3_2                     19 : via3_2                   
[02/27 20:07:36     27s] (I)        4   22 : via4_0                     22 : via4_0                   
[02/27 20:07:36     27s] (I)        5   23 : via5_0                     23 : via5_0                   
[02/27 20:07:36     27s] (I)        6   24 : via6_0                     24 : via6_0                   
[02/27 20:07:36     27s] (I)        7   25 : via7_0                     25 : via7_0                   
[02/27 20:07:36     27s] (I)        8   26 : via8_0                     26 : via8_0                   
[02/27 20:07:36     27s] (I)        9   27 : via9_0                     27 : via9_0                   
[02/27 20:07:36     27s] (I)       10    0 : ---                         0 : ---                      
[02/27 20:07:36     27s] (I)       ===========================================================================
[02/27 20:07:36     27s] [NR-eGR] Read 974 PG shapes in 0.000 seconds
[02/27 20:07:36     27s] 
[02/27 20:07:36     27s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=974 numBumpBlks=0 numBoundaryFakeBlks=0
[02/27 20:07:36     27s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/27 20:07:36     27s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/27 20:07:36     27s] (I)       readDataFromPlaceDB
[02/27 20:07:36     27s] (I)       Read net information..
[02/27 20:07:36     27s] [NR-eGR] Read numTotalNets=218  numIgnoredNets=0
[02/27 20:07:36     27s] (I)       Read testcase time = 0.000 seconds
[02/27 20:07:36     27s] 
[02/27 20:07:36     27s] (I)       early_global_route_priority property id does not exist.
[02/27 20:07:36     27s] (I)       Start initializing grid graph
[02/27 20:07:36     27s] (I)       End initializing grid graph
[02/27 20:07:36     27s] (I)       Model blockages into capacity
[02/27 20:07:36     27s] (I)       Read Num Blocks=974  Num Prerouted Wires=0  Num CS=0
[02/27 20:07:36     27s] (I)       Num blockages on layer 1: 170
[02/27 20:07:36     27s] (I)       Num blockages on layer 2: 170
[02/27 20:07:36     27s] (I)       Num blockages on layer 3: 170
[02/27 20:07:36     27s] (I)       Num blockages on layer 4: 170
[02/27 20:07:36     27s] (I)       Num blockages on layer 5: 190
[02/27 20:07:36     27s] (I)       Num blockages on layer 6: 104
[02/27 20:07:36     27s] (I)       Num blockages on layer 7: 0
[02/27 20:07:36     27s] (I)       Num blockages on layer 8: 0
[02/27 20:07:36     27s] (I)       Num blockages on layer 9: 0
[02/27 20:07:36     27s] (I)       Modeling time = 0.000 seconds
[02/27 20:07:36     27s] 
[02/27 20:07:36     27s] (I)       Number of ignored nets = 0
[02/27 20:07:36     27s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/27 20:07:36     27s] (I)       Number of clock nets = 1.  Ignored: No
[02/27 20:07:36     27s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/27 20:07:36     27s] (I)       Number of special nets = 0.  Ignored: Yes
[02/27 20:07:36     27s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/27 20:07:36     27s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/27 20:07:36     27s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/27 20:07:36     27s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/27 20:07:36     27s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/27 20:07:36     27s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/27 20:07:36     27s] (I)       Before initializing earlyGlobalRoute syMemory usage = 930.3 MB
[02/27 20:07:36     27s] (I)       Ndr track 0 does not exist
[02/27 20:07:36     27s] (I)       Layer1  viaCost=200.00
[02/27 20:07:36     27s] (I)       Layer2  viaCost=200.00
[02/27 20:07:36     27s] (I)       Layer3  viaCost=100.00
[02/27 20:07:36     27s] (I)       Layer4  viaCost=100.00
[02/27 20:07:36     27s] (I)       Layer5  viaCost=100.00
[02/27 20:07:36     27s] (I)       Layer6  viaCost=100.00
[02/27 20:07:36     27s] (I)       Layer7  viaCost=100.00
[02/27 20:07:36     27s] (I)       Layer8  viaCost=100.00
[02/27 20:07:36     27s] (I)       Layer9  viaCost=100.00
[02/27 20:07:36     27s] (I)       ---------------------Grid Graph Info--------------------
[02/27 20:07:36     27s] (I)       Routing area        : (2760, 2520) - (64600, 61040)
[02/27 20:07:36     27s] (I)       Core area           : (8360, 8120) - (56240, 52920)
[02/27 20:07:36     27s] (I)       Site width          :   380  (dbu)
[02/27 20:07:36     27s] (I)       Row height          :  2800  (dbu)
[02/27 20:07:36     27s] (I)       GCell width         :  2800  (dbu)
[02/27 20:07:36     27s] (I)       GCell height        :  2800  (dbu)
[02/27 20:07:36     27s] (I)       Grid                :    23    21    10
[02/27 20:07:36     27s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/27 20:07:36     27s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/27 20:07:36     27s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/27 20:07:36     27s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/27 20:07:36     27s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/27 20:07:36     27s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/27 20:07:36     27s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[02/27 20:07:36     27s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[02/27 20:07:36     27s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/27 20:07:36     27s] (I)       Total num of tracks :     0   170   218   114   109   114    36    38    19    19
[02/27 20:07:36     27s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/27 20:07:36     27s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/27 20:07:36     27s] (I)       --------------------------------------------------------
[02/27 20:07:36     27s] 
[02/27 20:07:36     27s] [NR-eGR] ============ Routing rule table ============
[02/27 20:07:36     27s] [NR-eGR] Rule id: 0  Nets: 218 
[02/27 20:07:36     27s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/27 20:07:36     27s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[02/27 20:07:36     27s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/27 20:07:36     27s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/27 20:07:36     27s] [NR-eGR] ========================================
[02/27 20:07:36     27s] [NR-eGR] 
[02/27 20:07:36     27s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/27 20:07:36     27s] (I)       blocked tracks on layer2 : = 578 / 3570 (16.19%)
[02/27 20:07:36     27s] (I)       blocked tracks on layer3 : = 222 / 5014 (4.43%)
[02/27 20:07:36     27s] (I)       blocked tracks on layer4 : = 494 / 2394 (20.63%)
[02/27 20:07:36     27s] (I)       blocked tracks on layer5 : = 254 / 2507 (10.13%)
[02/27 20:07:36     27s] (I)       blocked tracks on layer6 : = 1089 / 2394 (45.49%)
[02/27 20:07:36     27s] (I)       blocked tracks on layer7 : = 456 / 828 (55.07%)
[02/27 20:07:36     27s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[02/27 20:07:36     27s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[02/27 20:07:36     27s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[02/27 20:07:36     27s] (I)       After initializing earlyGlobalRoute syMemory usage = 930.3 MB
[02/27 20:07:36     27s] (I)       Loading and dumping file time : 0.01 seconds
[02/27 20:07:36     27s] (I)       ============= Initialization =============
[02/27 20:07:36     27s] (I)       totalPins=741  totalGlobalPin=692 (93.39%)
[02/27 20:07:36     27s] (I)       total 2D Cap : 16015 = (7941 H, 8074 V)
[02/27 20:07:36     27s] [NR-eGR] Layer group 1: route 218 net(s) in layer range [2, 10]
[02/27 20:07:36     27s] (I)       ============  Phase 1a Route ============
[02/27 20:07:36     27s] (I)       Phase 1a runs 0.00 seconds
[02/27 20:07:36     27s] (I)       Usage: 1231 = (537 H, 694 V) = (6.76% H, 8.60% V) = (7.518e+02um H, 9.716e+02um V)
[02/27 20:07:36     27s] (I)       
[02/27 20:07:36     27s] (I)       ============  Phase 1b Route ============
[02/27 20:07:36     27s] (I)       Usage: 1231 = (537 H, 694 V) = (6.76% H, 8.60% V) = (7.518e+02um H, 9.716e+02um V)
[02/27 20:07:36     27s] (I)       
[02/27 20:07:36     27s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.723400e+03um
[02/27 20:07:36     27s] (I)       ============  Phase 1c Route ============
[02/27 20:07:36     27s] (I)       Usage: 1231 = (537 H, 694 V) = (6.76% H, 8.60% V) = (7.518e+02um H, 9.716e+02um V)
[02/27 20:07:36     27s] (I)       
[02/27 20:07:36     27s] (I)       ============  Phase 1d Route ============
[02/27 20:07:36     27s] (I)       Usage: 1231 = (537 H, 694 V) = (6.76% H, 8.60% V) = (7.518e+02um H, 9.716e+02um V)
[02/27 20:07:36     27s] (I)       
[02/27 20:07:36     27s] (I)       ============  Phase 1e Route ============
[02/27 20:07:36     27s] (I)       Phase 1e runs 0.00 seconds
[02/27 20:07:36     27s] (I)       Usage: 1231 = (537 H, 694 V) = (6.76% H, 8.60% V) = (7.518e+02um H, 9.716e+02um V)
[02/27 20:07:36     27s] (I)       
[02/27 20:07:36     27s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.723400e+03um
[02/27 20:07:36     27s] [NR-eGR] 
[02/27 20:07:36     27s] (I)       ============  Phase 1l Route ============
[02/27 20:07:36     27s] (I)       Phase 1l runs 0.00 seconds
[02/27 20:07:36     27s] (I)       
[02/27 20:07:36     27s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/27 20:07:36     27s] [NR-eGR]                        OverCon            
[02/27 20:07:36     27s] [NR-eGR]                         #Gcell     %Gcell
[02/27 20:07:36     27s] [NR-eGR]       Layer                (1)    OverCon 
[02/27 20:07:36     27s] [NR-eGR] ----------------------------------------------
[02/27 20:07:36     27s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:36     27s] [NR-eGR]  metal2  (2)         5( 1.08%)   ( 1.08%) 
[02/27 20:07:36     27s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:36     27s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:36     27s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:36     27s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:36     27s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:36     27s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:36     27s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:36     27s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:36     27s] [NR-eGR] ----------------------------------------------
[02/27 20:07:36     27s] [NR-eGR] Total                5( 0.14%)   ( 0.14%) 
[02/27 20:07:36     27s] [NR-eGR] 
[02/27 20:07:36     27s] (I)       Total Global Routing Runtime: 0.00 seconds
[02/27 20:07:36     27s] (I)       total 2D Cap : 16170 = (7993 H, 8177 V)
[02/27 20:07:36     27s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/27 20:07:36     27s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/27 20:07:36     27s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 930.3M
[02/27 20:07:36     27s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.015, MEM:930.3M
[02/27 20:07:36     27s] OPERPROF: Starting HotSpotCal at level 1, MEM:930.3M
[02/27 20:07:36     27s] [hotspot] +------------+---------------+---------------+
[02/27 20:07:36     27s] [hotspot] |            |   max hotspot | total hotspot |
[02/27 20:07:36     27s] [hotspot] +------------+---------------+---------------+
[02/27 20:07:36     27s] [hotspot] | normalized |          0.00 |          0.00 |
[02/27 20:07:36     27s] [hotspot] +------------+---------------+---------------+
[02/27 20:07:36     27s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/27 20:07:36     27s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/27 20:07:36     27s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:930.3M
[02/27 20:07:36     27s] 
[02/27 20:07:36     27s] === incrementalPlace Internal Loop 1 ===
[02/27 20:07:36     27s] Skipped repairing congestion.
[02/27 20:07:36     27s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:930.3M
[02/27 20:07:36     27s] Starting Early Global Route wiring: mem = 930.3M
[02/27 20:07:36     27s] (I)       ============= track Assignment ============
[02/27 20:07:36     27s] (I)       extract Global 3D Wires
[02/27 20:07:36     27s] (I)       Extract Global WL : time=0.00
[02/27 20:07:36     27s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[02/27 20:07:36     27s] (I)       Initialization real time=0.00 seconds
[02/27 20:07:36     27s] (I)       Run Multi-thread track assignment
[02/27 20:07:36     27s] (I)       Kernel real time=0.01 seconds
[02/27 20:07:36     27s] (I)       End Greedy Track Assignment
[02/27 20:07:36     27s] [NR-eGR] --------------------------------------------------------------------------
[02/27 20:07:36     27s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 741
[02/27 20:07:36     27s] [NR-eGR] metal2  (2V) length: 6.346000e+02um, number of vias: 1028
[02/27 20:07:36     27s] [NR-eGR] metal3  (3H) length: 7.995300e+02um, number of vias: 315
[02/27 20:07:36     27s] [NR-eGR] metal4  (4V) length: 4.175350e+02um, number of vias: 20
[02/27 20:07:36     27s] [NR-eGR] metal5  (5H) length: 2.900000e+01um, number of vias: 9
[02/27 20:07:36     27s] [NR-eGR] metal6  (6V) length: 2.919000e+01um, number of vias: 0
[02/27 20:07:36     27s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:36     27s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:36     27s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:36     27s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:36     27s] [NR-eGR] Total length: 1.909855e+03um, number of vias: 2113
[02/27 20:07:36     27s] [NR-eGR] --------------------------------------------------------------------------
[02/27 20:07:36     27s] [NR-eGR] Total eGR-routed clock nets wire length: 1.246800e+02um 
[02/27 20:07:36     27s] [NR-eGR] --------------------------------------------------------------------------
[02/27 20:07:36     27s] Early Global Route wiring runtime: 0.01 seconds, mem = 882.4M
[02/27 20:07:36     27s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.017, MEM:882.4M
[02/27 20:07:36     27s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[02/27 20:07:36     27s] *** Finishing placeDesign default flow ***
[02/27 20:07:36     27s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 5, mem = 882.4M **
[02/27 20:07:36     27s] 
[02/27 20:07:36     27s] *** Summary of all messages that are not suppressed in this session:
[02/27 20:07:36     27s] Severity  ID               Count  Summary                                  
[02/27 20:07:36     27s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/27 20:07:36     27s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/27 20:07:36     27s] *** Message Summary: 3 warning(s), 0 error(s)
[02/27 20:07:36     27s] 
[02/27 20:07:36     27s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[02/27 20:07:36     27s] <CMD> setDesignMode -process 45
[02/27 20:07:36     27s] #########################################################################
[02/27 20:07:36     27s] ##  Process: 45            (User Set)               
[02/27 20:07:36     27s] ##     Node: (Unset)                            
[02/27 20:07:36     27s] #########################################################################
[02/27 20:07:36     27s] 
##  Check design process and node:  ##
##  Design tech node is not set.

[02/27 20:07:36     27s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[02/27 20:07:36     27s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/27 20:07:36     27s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[02/27 20:07:36     27s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[02/27 20:07:36     27s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[02/27 20:07:36     27s] Updating process node dependent CCOpt properties for the 45nm process node.
[02/27 20:07:36     27s] <CMD> set_ccopt_property target_max_trans 0.08
[02/27 20:07:36     27s] <CMD> set_ccopt_property target_skew 0.5
[02/27 20:07:36     27s] <CMD> create_ccopt_clock_tree -name MY_CLK -source clk
[02/27 20:07:36     27s] Creating Cell Server ...(0, 0, 0, 0)
[02/27 20:07:36     27s] Summary for sequential cells identification: 
[02/27 20:07:36     27s]   Identified SBFF number: 16
[02/27 20:07:36     27s]   Identified MBFF number: 0
[02/27 20:07:36     27s]   Identified SB Latch number: 0
[02/27 20:07:36     27s]   Identified MB Latch number: 0
[02/27 20:07:36     27s]   Not identified SBFF number: 0
[02/27 20:07:36     27s]   Not identified MBFF number: 0
[02/27 20:07:36     27s]   Not identified SB Latch number: 0
[02/27 20:07:36     27s]   Not identified MB Latch number: 0
[02/27 20:07:36     27s]   Number of sequential cells which are not FFs: 13
[02/27 20:07:36     27s]  Visiting view : analysis_default
[02/27 20:07:36     27s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/27 20:07:36     27s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[02/27 20:07:36     27s]  Visiting view : analysis_default
[02/27 20:07:36     27s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/27 20:07:36     27s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[02/27 20:07:36     27s]  Setting StdDelay to 10.10
[02/27 20:07:36     27s] Creating Cell Server, finished. 
[02/27 20:07:36     27s] 
[02/27 20:07:36     27s] Extracting original clock gating for MY_CLK...
[02/27 20:07:36     27s]   clock_tree MY_CLK contains 34 sinks and 0 clock gates.
[02/27 20:07:36     27s]   Extraction for MY_CLK complete.
[02/27 20:07:36     27s] Extracting original clock gating for MY_CLK done.
[02/27 20:07:36     27s] <CMD> ccopt_design
[02/27 20:07:36     27s] #% Begin ccopt_design (date=02/27 20:07:36, mem=690.6M)
[02/27 20:07:36     27s] Runtime...
[02/27 20:07:36     27s] (ccopt_design): CTS Engine: ccopt. Used Spec: pre-existing CCOPT spec.
[02/27 20:07:36     27s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[02/27 20:07:36     27s] Set place::cacheFPlanSiteMark to 1
[02/27 20:07:36     27s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[02/27 20:07:36     27s] Using CCOpt effort standard.
[02/27 20:07:36     27s] CCOpt::Phase::Initialization...
[02/27 20:07:36     27s] Check Prerequisites...
[02/27 20:07:36     27s] Leaving CCOpt scope - CheckPlace...
[02/27 20:07:36     27s] OPERPROF: Starting checkPlace at level 1, MEM:882.4M
[02/27 20:07:36     27s] #spOpts: N=45 
[02/27 20:07:36     27s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:882.4M
[02/27 20:07:36     27s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:882.4M
[02/27 20:07:36     27s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/27 20:07:36     27s] SiteArray: one-level site array dimensions = 16 x 126
[02/27 20:07:36     27s] SiteArray: use 8,064 bytes
[02/27 20:07:36     27s] SiteArray: current memory after site array memory allocation 882.4M
[02/27 20:07:36     27s] SiteArray: FP blocked sites are writable
[02/27 20:07:36     27s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.000, MEM:882.4M
[02/27 20:07:36     27s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.001, MEM:882.4M
[02/27 20:07:36     27s] Begin checking placement ... (start mem=882.4M, init mem=882.4M)
[02/27 20:07:36     27s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:882.4M
[02/27 20:07:36     27s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:882.4M
[02/27 20:07:36     27s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:882.4M
[02/27 20:07:36     27s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:882.4M
[02/27 20:07:36     27s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:882.4M
[02/27 20:07:36     27s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:882.4M
[02/27 20:07:36     27s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:882.4M
[02/27 20:07:36     27s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.000, MEM:882.4M
[02/27 20:07:36     27s] *info: Placed = 169           
[02/27 20:07:36     27s] *info: Unplaced = 0           
[02/27 20:07:36     27s] Placement Density:69.89%(375/536)
[02/27 20:07:36     27s] Placement Density (including fixed std cells):69.89%(375/536)
[02/27 20:07:36     27s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=882.4M)
[02/27 20:07:36     27s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.012, MEM:882.4M
[02/27 20:07:36     27s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:36     27s] Validating CTS configuration...
[02/27 20:07:36     27s] Checking module port directions...
[02/27 20:07:36     27s] Leaving CCOpt scope...
[02/27 20:07:36     27s] Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:36     27s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:36     27s] Non-default CCOpt properties:
[02/27 20:07:36     27s] route_type is set for at least one key
[02/27 20:07:36     27s] target_max_trans is set for at least one key
[02/27 20:07:36     27s] target_skew is set for at least one key
[02/27 20:07:36     27s] Using cell based legalization.
[02/27 20:07:36     27s] OPERPROF: Starting DPlace-Init at level 1, MEM:882.4M
[02/27 20:07:36     27s] #spOpts: N=45 
[02/27 20:07:36     27s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:882.4M
[02/27 20:07:36     27s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:882.4M
[02/27 20:07:36     27s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/27 20:07:36     27s] SiteArray: one-level site array dimensions = 16 x 126
[02/27 20:07:36     27s] SiteArray: use 8,064 bytes
[02/27 20:07:36     27s] SiteArray: current memory after site array memory allocation 882.4M
[02/27 20:07:36     27s] SiteArray: FP blocked sites are writable
[02/27 20:07:36     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/27 20:07:36     27s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:882.4M
[02/27 20:07:36     27s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:882.4M
[02/27 20:07:36     27s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:882.4M
[02/27 20:07:36     27s] OPERPROF:     Starting CMU at level 3, MEM:882.4M
[02/27 20:07:36     27s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:882.4M
[02/27 20:07:36     27s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:882.4M
[02/27 20:07:36     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=882.4MB).
[02/27 20:07:36     27s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.034, MEM:882.4M
[02/27 20:07:36     27s] (I)       Load db... (mem=882.4M)
[02/27 20:07:36     27s] (I)       Read data from FE... (mem=882.4M)
[02/27 20:07:36     27s] (I)       Read nodes and places... (mem=882.4M)
[02/27 20:07:36     27s] (I)       Number of ignored instance 0
[02/27 20:07:36     27s] (I)       numMoveCells=169, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[02/27 20:07:36     27s] (I)       Done Read nodes and places (cpu=0.000s, mem=882.4M)
[02/27 20:07:36     27s] (I)       Read rows... (mem=882.4M)
[02/27 20:07:36     27s] (I)       Done Read rows (cpu=0.000s, mem=882.4M)
[02/27 20:07:36     27s] (I)       Done Read data from FE (cpu=0.000s, mem=882.4M)
[02/27 20:07:36     27s] (I)       Done Load db (cpu=0.000s, mem=882.4M)
[02/27 20:07:36     27s] (I)       Constructing placeable region... (mem=882.4M)
[02/27 20:07:36     27s] (I)       Constructing bin map
[02/27 20:07:36     27s] (I)       Initialize bin information with width=28000 height=28000
[02/27 20:07:36     27s] (I)       Done constructing bin map
[02/27 20:07:36     27s] (I)       Removing 0 blocked bin with high fixed inst density
[02/27 20:07:36     27s] (I)       Compute region effective width... (mem=882.4M)
[02/27 20:07:36     27s] (I)       Done Compute region effective width (cpu=0.000s, mem=882.4M)
[02/27 20:07:36     27s] (I)       Done Constructing placeable region (cpu=0.000s, mem=882.4M)
[02/27 20:07:36     27s] Route type trimming info:
[02/27 20:07:36     27s]   No route type modifications were made.
[02/27 20:07:36     27s] Accumulated time to calculate placeable region: 0
[02/27 20:07:36     27s] (I)       Initializing Steiner engine. 
[02/27 20:07:36     27s] Updating RC grid for preRoute extraction ...
[02/27 20:07:36     27s] Initializing multi-corner capacitance tables ... 
[02/27 20:07:36     28s] Initializing multi-corner resistance tables ...
[02/27 20:07:36     28s] Rebuilding timing graph...
[02/27 20:07:36     28s] Rebuilding timing graph done.
[02/27 20:07:37     28s] End AAE Lib Interpolated Model. (MEM=885.395 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:37     28s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree MY_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[02/27 20:07:37     28s] Library trimming buffers in power domain auto-default and half-corner delay_default:setup.late removed 0 of 3 cells
[02/27 20:07:37     28s] Original list had 3 cells:
[02/27 20:07:37     28s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[02/27 20:07:37     28s] Library trimming was not able to trim any cells:
[02/27 20:07:37     28s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[02/27 20:07:37     28s] Accumulated time to calculate placeable region: 0
[02/27 20:07:37     29s] Clock tree balancer configuration for clock_tree MY_CLK:
[02/27 20:07:37     29s] Non-default CCOpt properties:
[02/27 20:07:37     29s]   route_type (leaf): default_route_type_leaf (default: default)
[02/27 20:07:37     29s]   route_type (trunk): default_route_type_nonleaf (default: default)
[02/27 20:07:37     29s]   route_type (top): default_route_type_nonleaf (default: default)
[02/27 20:07:37     29s] For power domain auto-default:
[02/27 20:07:37     29s]   Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[02/27 20:07:37     29s]   Inverters:   
[02/27 20:07:37     29s]   Clock gates: CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[02/27 20:07:37     29s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 536.256um^2
[02/27 20:07:37     29s] Top Routing info:
[02/27 20:07:37     29s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/27 20:07:37     29s]   Unshielded; Mask Constraint: 0; Source: route_type.
[02/27 20:07:37     29s] Trunk Routing info:
[02/27 20:07:37     29s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/27 20:07:37     29s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/27 20:07:37     29s] Leaf Routing info:
[02/27 20:07:37     29s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[02/27 20:07:37     29s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/27 20:07:37     29s] For timing_corner delay_default:setup, late and power domain auto-default:
[02/27 20:07:37     29s]   Slew time target (leaf):    0.080ns
[02/27 20:07:37     29s]   Slew time target (trunk):   0.080ns
[02/27 20:07:37     29s]   Slew time target (top):     0.080ns (Note: no nets are considered top nets in this clock tree)
[02/27 20:07:37     29s]   Buffer unit delay: 0.048ns
[02/27 20:07:37     29s]   Buffer max distance: 594.462um
[02/27 20:07:37     29s] Fastest wire driving cells and distances:
[02/27 20:07:37     29s]   Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=delay_default:setup.late, optimalDrivingDistance=594.462um, saturatedSlew=0.068ns, speed=4307.695um per ns, cellArea=2.237um^2 per 1000um}
[02/27 20:07:37     29s]   Clock gate: {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=delay_default:setup.late, optimalDrivingDistance=735.442um, saturatedSlew=0.066ns, speed=5484.280um per ns, cellArea=10.489um^2 per 1000um}
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] Logic Sizing Table:
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] ----------------------------------------------------------
[02/27 20:07:37     29s] Cell    Instance count    Source    Eligible library cells
[02/27 20:07:37     29s] ----------------------------------------------------------
[02/27 20:07:37     29s]   (empty table)
[02/27 20:07:37     29s] ----------------------------------------------------------
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] Clock tree balancer configuration for skew_group MY_CLK:
[02/27 20:07:37     29s]   Sources:                     pin clk
[02/27 20:07:37     29s]   Total number of sinks:       34
[02/27 20:07:37     29s]   Delay constrained sinks:     34
[02/27 20:07:37     29s]   Non-leaf sinks:              0
[02/27 20:07:37     29s]   Ignore pins:                 0
[02/27 20:07:37     29s]  Timing corner delay_default:setup.late:
[02/27 20:07:37     29s]   Skew target:                 0.500ns
[02/27 20:07:37     29s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/27 20:07:37     29s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/27 20:07:37     29s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/27 20:07:37     29s] Primary reporting skew groups are:
[02/27 20:07:37     29s] skew_group MY_CLK with 34 clock sinks
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] Via Selection for Estimated Routes (rule default):
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] ---------------------------------------------------------------------
[02/27 20:07:37     29s] Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[02/27 20:07:37     29s] Range                         (Ohm)    (fF)     (fs)     Only
[02/27 20:07:37     29s] ---------------------------------------------------------------------
[02/27 20:07:37     29s] metal1-metal2     via1_8      5.000    0.010    0.049    false
[02/27 20:07:37     29s] metal2-metal3     via2_8      5.000    0.010    0.048    false
[02/27 20:07:37     29s] metal3-metal4     via3_2      5.000    0.008    0.041    false
[02/27 20:07:37     29s] metal4-metal5     via4_0      3.000    0.008    0.024    false
[02/27 20:07:37     29s] metal5-metal6     via5_0      3.000    0.007    0.021    false
[02/27 20:07:37     29s] metal6-metal7     via6_0      3.000    0.017    0.051    false
[02/27 20:07:37     29s] metal7-metal8     via7_0      1.000    0.023    0.023    false
[02/27 20:07:37     29s] metal8-metal9     via8_0      1.000    0.035    0.035    false
[02/27 20:07:37     29s] metal9-metal10    via9_0      0.500    0.041    0.020    false
[02/27 20:07:37     29s] ---------------------------------------------------------------------
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] No ideal or dont_touch nets found in the clock tree
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] Filtering reasons for cell type: buffer
[02/27 20:07:37     29s] =======================================
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] -------------------------------------------------------------------------------------------------------------
[02/27 20:07:37     29s] Clock trees    Power domain    Reason                         Library cells
[02/27 20:07:37     29s] -------------------------------------------------------------------------------------------------------------
[02/27 20:07:37     29s] all            auto-default    Unbalanced rise/fall delays    { BUF_X1 BUF_X16 BUF_X2 BUF_X32 BUF_X4 BUF_X8 }
[02/27 20:07:37     29s] -------------------------------------------------------------------------------------------------------------
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] Filtering reasons for cell type: inverter
[02/27 20:07:37     29s] =========================================
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] -------------------------------------------------------------------------------------------------------------
[02/27 20:07:37     29s] Clock trees    Power domain    Reason                         Library cells
[02/27 20:07:37     29s] -------------------------------------------------------------------------------------------------------------
[02/27 20:07:37     29s] all            auto-default    Unbalanced rise/fall delays    { INV_X1 INV_X16 INV_X2 INV_X32 INV_X4 INV_X8 }
[02/27 20:07:37     29s] -------------------------------------------------------------------------------------------------------------
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
[02/27 20:07:37     29s] CCOpt configuration status: all checks passed.
[02/27 20:07:37     29s] External - Set all clocks to propagated mode...
[02/27 20:07:37     29s] Innovus will update I/O latencies
[02/27 20:07:37     29s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:37     29s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] Check Prerequisites done. (took cpu=0:00:01.4 real=0:00:01.4)
[02/27 20:07:37     29s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.4 real=0:00:01.4)
[02/27 20:07:37     29s] Executing ccopt post-processing.
[02/27 20:07:37     29s] Synthesizing clock trees with CCOpt...
[02/27 20:07:37     29s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/27 20:07:37     29s] CCOpt::Phase::PreparingToBalance...
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] Positive (advancing) pin insertion delays
[02/27 20:07:37     29s] =========================================
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] Found 0 advances (0.000% of 34 clock tree sinks)
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] Negative (delaying) pin insertion delays
[02/27 20:07:37     29s] ========================================
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] Found 0 delays (0.000% of 34 clock tree sinks)
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[02/27 20:07:37     29s] ### Creating LA Mngr. totSessionCpu=0:00:29.2 mem=923.6M
[02/27 20:07:37     29s] ### Creating LA Mngr, finished. totSessionCpu=0:00:29.2 mem=923.6M
[02/27 20:07:37     29s] (I)       Reading DB...
[02/27 20:07:37     29s] (I)       Read data from FE... (mem=923.6M)
[02/27 20:07:37     29s] (I)       Read nodes and places... (mem=923.6M)
[02/27 20:07:37     29s] (I)       Done Read nodes and places (cpu=0.000s, mem=923.6M)
[02/27 20:07:37     29s] (I)       Read nets... (mem=923.6M)
[02/27 20:07:37     29s] (I)       Done Read nets (cpu=0.000s, mem=923.6M)
[02/27 20:07:37     29s] (I)       Done Read data from FE (cpu=0.010s, mem=923.6M)
[02/27 20:07:37     29s] (I)       before initializing RouteDB syMemory usage = 923.6 MB
[02/27 20:07:37     29s] (I)       congestionReportName   : 
[02/27 20:07:37     29s] (I)       layerRangeFor2DCongestion : 
[02/27 20:07:37     29s] (I)       buildTerm2TermWires    : 1
[02/27 20:07:37     29s] (I)       doTrackAssignment      : 1
[02/27 20:07:37     29s] (I)       dumpBookshelfFiles     : 0
[02/27 20:07:37     29s] (I)       numThreads             : 1
[02/27 20:07:37     29s] (I)       bufferingAwareRouting  : false
[02/27 20:07:37     29s] [NR-eGR] honorMsvRouteConstraint: false
[02/27 20:07:37     29s] (I)       honorPin               : false
[02/27 20:07:37     29s] (I)       honorPinGuide          : true
[02/27 20:07:37     29s] (I)       honorPartition         : false
[02/27 20:07:37     29s] (I)       honorPartitionAllowFeedthru: false
[02/27 20:07:37     29s] (I)       allowPartitionCrossover: false
[02/27 20:07:37     29s] (I)       honorSingleEntry       : true
[02/27 20:07:37     29s] (I)       honorSingleEntryStrong : true
[02/27 20:07:37     29s] (I)       handleViaSpacingRule   : false
[02/27 20:07:37     29s] (I)       handleEolSpacingRule   : false
[02/27 20:07:37     29s] (I)       PDConstraint           : none
[02/27 20:07:37     29s] (I)       expBetterNDRHandling   : false
[02/27 20:07:37     29s] [NR-eGR] honorClockSpecNDR      : 0
[02/27 20:07:37     29s] (I)       routingEffortLevel     : 3
[02/27 20:07:37     29s] (I)       effortLevel            : standard
[02/27 20:07:37     29s] [NR-eGR] minRouteLayer          : 2
[02/27 20:07:37     29s] [NR-eGR] maxRouteLayer          : 127
[02/27 20:07:37     29s] (I)       relaxedTopLayerCeiling : 127
[02/27 20:07:37     29s] (I)       relaxedBottomLayerFloor: 2
[02/27 20:07:37     29s] (I)       numRowsPerGCell        : 1
[02/27 20:07:37     29s] (I)       speedUpLargeDesign     : 0
[02/27 20:07:37     29s] (I)       multiThreadingTA       : 1
[02/27 20:07:37     29s] (I)       optimizationMode       : false
[02/27 20:07:37     29s] (I)       routeSecondPG          : false
[02/27 20:07:37     29s] (I)       scenicRatioForLayerRelax: 0.00
[02/27 20:07:37     29s] (I)       detourLimitForLayerRelax: 0.00
[02/27 20:07:37     29s] (I)       punchThroughDistance   : 500.00
[02/27 20:07:37     29s] (I)       scenicBound            : 1.15
[02/27 20:07:37     29s] (I)       maxScenicToAvoidBlk    : 100.00
[02/27 20:07:37     29s] (I)       source-to-sink ratio   : 0.00
[02/27 20:07:37     29s] (I)       targetCongestionRatioH : 1.00
[02/27 20:07:37     29s] (I)       targetCongestionRatioV : 1.00
[02/27 20:07:37     29s] (I)       layerCongestionRatio   : 0.70
[02/27 20:07:37     29s] (I)       m1CongestionRatio      : 0.10
[02/27 20:07:37     29s] (I)       m2m3CongestionRatio    : 0.70
[02/27 20:07:37     29s] (I)       localRouteEffort       : 1.00
[02/27 20:07:37     29s] (I)       numSitesBlockedByOneVia: 8.00
[02/27 20:07:37     29s] (I)       supplyScaleFactorH     : 1.00
[02/27 20:07:37     29s] (I)       supplyScaleFactorV     : 1.00
[02/27 20:07:37     29s] (I)       highlight3DOverflowFactor: 0.00
[02/27 20:07:37     29s] (I)       routeVias              : 
[02/27 20:07:37     29s] (I)       readTROption           : true
[02/27 20:07:37     29s] (I)       extraSpacingFactor     : 1.00
[02/27 20:07:37     29s] [NR-eGR] numTracksPerClockWire  : 0
[02/27 20:07:37     29s] (I)       routeSelectedNetsOnly  : false
[02/27 20:07:37     29s] (I)       clkNetUseMaxDemand     : false
[02/27 20:07:37     29s] (I)       extraDemandForClocks   : 0
[02/27 20:07:37     29s] (I)       steinerRemoveLayers    : false
[02/27 20:07:37     29s] (I)       demoteLayerScenicScale : 1.00
[02/27 20:07:37     29s] (I)       nonpreferLayerCostScale : 100.00
[02/27 20:07:37     29s] (I)       similarTopologyRoutingFast : false
[02/27 20:07:37     29s] (I)       spanningTreeRefinement : false
[02/27 20:07:37     29s] (I)       spanningTreeRefinementAlpha : -1.00
[02/27 20:07:37     29s] (I)       starting read tracks
[02/27 20:07:37     29s] (I)       build grid graph
[02/27 20:07:37     29s] (I)       build grid graph start
[02/27 20:07:37     29s] [NR-eGR] metal1 has no routable track
[02/27 20:07:37     29s] [NR-eGR] metal2 has single uniform track structure
[02/27 20:07:37     29s] [NR-eGR] metal3 has single uniform track structure
[02/27 20:07:37     29s] [NR-eGR] metal4 has single uniform track structure
[02/27 20:07:37     29s] [NR-eGR] metal5 has single uniform track structure
[02/27 20:07:37     29s] [NR-eGR] metal6 has single uniform track structure
[02/27 20:07:37     29s] [NR-eGR] metal7 has single uniform track structure
[02/27 20:07:37     29s] [NR-eGR] metal8 has single uniform track structure
[02/27 20:07:37     29s] [NR-eGR] metal9 has single uniform track structure
[02/27 20:07:37     29s] [NR-eGR] metal10 has single uniform track structure
[02/27 20:07:37     29s] (I)       build grid graph end
[02/27 20:07:37     29s] (I)       ===========================================================================
[02/27 20:07:37     29s] (I)       == Report All Rule Vias ==
[02/27 20:07:37     29s] (I)       ===========================================================================
[02/27 20:07:37     29s] (I)        Via Rule : (Default)
[02/27 20:07:37     29s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/27 20:07:37     29s] (I)       ---------------------------------------------------------------------------
[02/27 20:07:37     29s] (I)        1    9 : via1_8                      9 : via1_8                   
[02/27 20:07:37     29s] (I)        2   10 : via2_8                     10 : via2_8                   
[02/27 20:07:37     29s] (I)        3   19 : via3_2                     19 : via3_2                   
[02/27 20:07:37     29s] (I)        4   22 : via4_0                     22 : via4_0                   
[02/27 20:07:37     29s] (I)        5   23 : via5_0                     23 : via5_0                   
[02/27 20:07:37     29s] (I)        6   24 : via6_0                     24 : via6_0                   
[02/27 20:07:37     29s] (I)        7   25 : via7_0                     25 : via7_0                   
[02/27 20:07:37     29s] (I)        8   26 : via8_0                     26 : via8_0                   
[02/27 20:07:37     29s] (I)        9   27 : via9_0                     27 : via9_0                   
[02/27 20:07:37     29s] (I)       10    0 : ---                         0 : ---                      
[02/27 20:07:37     29s] (I)       ===========================================================================
[02/27 20:07:37     29s] [NR-eGR] Read 974 PG shapes in 0.010 seconds
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=974 numBumpBlks=0 numBoundaryFakeBlks=0
[02/27 20:07:37     29s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/27 20:07:37     29s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/27 20:07:37     29s] (I)       readDataFromPlaceDB
[02/27 20:07:37     29s] (I)       Read net information..
[02/27 20:07:37     29s] [NR-eGR] Read numTotalNets=218  numIgnoredNets=0
[02/27 20:07:37     29s] (I)       Read testcase time = 0.000 seconds
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] (I)       early_global_route_priority property id does not exist.
[02/27 20:07:37     29s] (I)       Start initializing grid graph
[02/27 20:07:37     29s] (I)       End initializing grid graph
[02/27 20:07:37     29s] (I)       Model blockages into capacity
[02/27 20:07:37     29s] (I)       Read Num Blocks=974  Num Prerouted Wires=0  Num CS=0
[02/27 20:07:37     29s] (I)       Num blockages on layer 1: 170
[02/27 20:07:37     29s] (I)       Num blockages on layer 2: 170
[02/27 20:07:37     29s] (I)       Num blockages on layer 3: 170
[02/27 20:07:37     29s] (I)       Num blockages on layer 4: 170
[02/27 20:07:37     29s] (I)       Num blockages on layer 5: 190
[02/27 20:07:37     29s] (I)       Num blockages on layer 6: 104
[02/27 20:07:37     29s] (I)       Num blockages on layer 7: 0
[02/27 20:07:37     29s] (I)       Num blockages on layer 8: 0
[02/27 20:07:37     29s] (I)       Num blockages on layer 9: 0
[02/27 20:07:37     29s] (I)       Modeling time = 0.000 seconds
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] (I)       Number of ignored nets = 0
[02/27 20:07:37     29s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/27 20:07:37     29s] (I)       Number of clock nets = 1.  Ignored: No
[02/27 20:07:37     29s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/27 20:07:37     29s] (I)       Number of special nets = 0.  Ignored: Yes
[02/27 20:07:37     29s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/27 20:07:37     29s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/27 20:07:37     29s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/27 20:07:37     29s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/27 20:07:37     29s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/27 20:07:37     29s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/27 20:07:37     29s] (I)       Before initializing earlyGlobalRoute syMemory usage = 923.6 MB
[02/27 20:07:37     29s] (I)       Ndr track 0 does not exist
[02/27 20:07:37     29s] (I)       Layer1  viaCost=200.00
[02/27 20:07:37     29s] (I)       Layer2  viaCost=200.00
[02/27 20:07:37     29s] (I)       Layer3  viaCost=100.00
[02/27 20:07:37     29s] (I)       Layer4  viaCost=100.00
[02/27 20:07:37     29s] (I)       Layer5  viaCost=100.00
[02/27 20:07:37     29s] (I)       Layer6  viaCost=100.00
[02/27 20:07:37     29s] (I)       Layer7  viaCost=100.00
[02/27 20:07:37     29s] (I)       Layer8  viaCost=100.00
[02/27 20:07:37     29s] (I)       Layer9  viaCost=100.00
[02/27 20:07:37     29s] (I)       ---------------------Grid Graph Info--------------------
[02/27 20:07:37     29s] (I)       Routing area        : (2760, 2520) - (64600, 61040)
[02/27 20:07:37     29s] (I)       Core area           : (8360, 8120) - (56240, 52920)
[02/27 20:07:37     29s] (I)       Site width          :   380  (dbu)
[02/27 20:07:37     29s] (I)       Row height          :  2800  (dbu)
[02/27 20:07:37     29s] (I)       GCell width         :  2800  (dbu)
[02/27 20:07:37     29s] (I)       GCell height        :  2800  (dbu)
[02/27 20:07:37     29s] (I)       Grid                :    23    21    10
[02/27 20:07:37     29s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/27 20:07:37     29s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/27 20:07:37     29s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/27 20:07:37     29s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/27 20:07:37     29s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/27 20:07:37     29s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/27 20:07:37     29s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[02/27 20:07:37     29s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[02/27 20:07:37     29s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/27 20:07:37     29s] (I)       Total num of tracks :     0   170   218   114   109   114    36    38    19    19
[02/27 20:07:37     29s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/27 20:07:37     29s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/27 20:07:37     29s] (I)       --------------------------------------------------------
[02/27 20:07:37     29s] 
[02/27 20:07:37     29s] [NR-eGR] ============ Routing rule table ============
[02/27 20:07:37     29s] [NR-eGR] Rule id: 0  Nets: 218 
[02/27 20:07:37     29s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/27 20:07:37     29s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[02/27 20:07:37     29s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/27 20:07:37     29s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/27 20:07:37     29s] [NR-eGR] ========================================
[02/27 20:07:37     29s] [NR-eGR] 
[02/27 20:07:37     29s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/27 20:07:37     29s] (I)       blocked tracks on layer2 : = 578 / 3570 (16.19%)
[02/27 20:07:37     29s] (I)       blocked tracks on layer3 : = 222 / 5014 (4.43%)
[02/27 20:07:37     29s] (I)       blocked tracks on layer4 : = 494 / 2394 (20.63%)
[02/27 20:07:37     29s] (I)       blocked tracks on layer5 : = 254 / 2507 (10.13%)
[02/27 20:07:37     29s] (I)       blocked tracks on layer6 : = 1089 / 2394 (45.49%)
[02/27 20:07:37     29s] (I)       blocked tracks on layer7 : = 456 / 828 (55.07%)
[02/27 20:07:37     29s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[02/27 20:07:37     29s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[02/27 20:07:37     29s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[02/27 20:07:37     29s] (I)       After initializing earlyGlobalRoute syMemory usage = 923.6 MB
[02/27 20:07:37     29s] (I)       Loading and dumping file time : 0.02 seconds
[02/27 20:07:37     29s] (I)       ============= Initialization =============
[02/27 20:07:37     29s] (I)       totalPins=741  totalGlobalPin=692 (93.39%)
[02/27 20:07:37     29s] (I)       total 2D Cap : 16015 = (7941 H, 8074 V)
[02/27 20:07:37     29s] [NR-eGR] Layer group 1: route 218 net(s) in layer range [2, 10]
[02/27 20:07:37     29s] (I)       ============  Phase 1a Route ============
[02/27 20:07:37     29s] (I)       Phase 1a runs 0.00 seconds
[02/27 20:07:37     29s] (I)       Usage: 1231 = (537 H, 694 V) = (6.76% H, 8.60% V) = (7.518e+02um H, 9.716e+02um V)
[02/27 20:07:37     29s] (I)       
[02/27 20:07:37     29s] (I)       ============  Phase 1b Route ============
[02/27 20:07:37     29s] (I)       Usage: 1231 = (537 H, 694 V) = (6.76% H, 8.60% V) = (7.518e+02um H, 9.716e+02um V)
[02/27 20:07:37     29s] (I)       
[02/27 20:07:37     29s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.723400e+03um
[02/27 20:07:37     29s] (I)       ============  Phase 1c Route ============
[02/27 20:07:37     29s] (I)       Usage: 1231 = (537 H, 694 V) = (6.76% H, 8.60% V) = (7.518e+02um H, 9.716e+02um V)
[02/27 20:07:37     29s] (I)       
[02/27 20:07:37     29s] (I)       ============  Phase 1d Route ============
[02/27 20:07:37     29s] (I)       Usage: 1231 = (537 H, 694 V) = (6.76% H, 8.60% V) = (7.518e+02um H, 9.716e+02um V)
[02/27 20:07:37     29s] (I)       
[02/27 20:07:37     29s] (I)       ============  Phase 1e Route ============
[02/27 20:07:37     29s] (I)       Phase 1e runs 0.00 seconds
[02/27 20:07:37     29s] (I)       Usage: 1231 = (537 H, 694 V) = (6.76% H, 8.60% V) = (7.518e+02um H, 9.716e+02um V)
[02/27 20:07:37     29s] (I)       
[02/27 20:07:37     29s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.723400e+03um
[02/27 20:07:37     29s] [NR-eGR] 
[02/27 20:07:37     29s] (I)       ============  Phase 1l Route ============
[02/27 20:07:37     29s] (I)       Phase 1l runs 0.00 seconds
[02/27 20:07:37     29s] (I)       
[02/27 20:07:37     29s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/27 20:07:37     29s] [NR-eGR]                        OverCon            
[02/27 20:07:37     29s] [NR-eGR]                         #Gcell     %Gcell
[02/27 20:07:37     29s] [NR-eGR]       Layer                (1)    OverCon 
[02/27 20:07:37     29s] [NR-eGR] ----------------------------------------------
[02/27 20:07:37     29s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:37     29s] [NR-eGR]  metal2  (2)         5( 1.08%)   ( 1.08%) 
[02/27 20:07:37     29s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:37     29s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:37     29s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:37     29s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:37     29s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:37     29s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:37     29s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:37     29s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:37     29s] [NR-eGR] ----------------------------------------------
[02/27 20:07:37     29s] [NR-eGR] Total                5( 0.14%)   ( 0.14%) 
[02/27 20:07:37     29s] [NR-eGR] 
[02/27 20:07:37     29s] (I)       Total Global Routing Runtime: 0.00 seconds
[02/27 20:07:37     29s] (I)       total 2D Cap : 16170 = (7993 H, 8177 V)
[02/27 20:07:37     29s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/27 20:07:37     29s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/27 20:07:37     29s] (I)       ============= track Assignment ============
[02/27 20:07:37     29s] (I)       extract Global 3D Wires
[02/27 20:07:37     29s] (I)       Extract Global WL : time=0.00
[02/27 20:07:37     29s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[02/27 20:07:37     29s] (I)       Initialization real time=0.00 seconds
[02/27 20:07:37     29s] (I)       Run Multi-thread track assignment
[02/27 20:07:37     29s] (I)       Kernel real time=0.01 seconds
[02/27 20:07:37     29s] (I)       End Greedy Track Assignment
[02/27 20:07:37     29s] [NR-eGR] --------------------------------------------------------------------------
[02/27 20:07:37     29s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 741
[02/27 20:07:37     29s] [NR-eGR] metal2  (2V) length: 6.346000e+02um, number of vias: 1028
[02/27 20:07:37     29s] [NR-eGR] metal3  (3H) length: 7.995300e+02um, number of vias: 315
[02/27 20:07:37     29s] [NR-eGR] metal4  (4V) length: 4.175350e+02um, number of vias: 20
[02/27 20:07:37     29s] [NR-eGR] metal5  (5H) length: 2.900000e+01um, number of vias: 9
[02/27 20:07:37     29s] [NR-eGR] metal6  (6V) length: 2.919000e+01um, number of vias: 0
[02/27 20:07:37     29s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:37     29s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:37     29s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:37     29s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:37     29s] [NR-eGR] Total length: 1.909855e+03um, number of vias: 2113
[02/27 20:07:37     29s] [NR-eGR] --------------------------------------------------------------------------
[02/27 20:07:37     29s] [NR-eGR] Total eGR-routed clock nets wire length: 1.246800e+02um 
[02/27 20:07:37     29s] [NR-eGR] --------------------------------------------------------------------------
[02/27 20:07:37     29s] [NR-eGR] End Peak syMemory usage = 885.4 MB
[02/27 20:07:37     29s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[02/27 20:07:37     29s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:37     29s] Legalization setup...
[02/27 20:07:37     29s] Using cell based legalization.
[02/27 20:07:37     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:885.4M
[02/27 20:07:37     29s] #spOpts: N=45 mergeVia=F 
[02/27 20:07:37     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:885.4M
[02/27 20:07:37     29s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:885.4M
[02/27 20:07:37     29s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/27 20:07:37     29s] SiteArray: one-level site array dimensions = 16 x 126
[02/27 20:07:37     29s] SiteArray: use 8,064 bytes
[02/27 20:07:37     29s] SiteArray: current memory after site array memory allocation 885.4M
[02/27 20:07:37     29s] SiteArray: FP blocked sites are writable
[02/27 20:07:37     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/27 20:07:37     29s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:885.4M
[02/27 20:07:37     29s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:885.4M
[02/27 20:07:37     29s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.026, MEM:885.4M
[02/27 20:07:37     29s] OPERPROF:     Starting CMU at level 3, MEM:885.4M
[02/27 20:07:37     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:885.4M
[02/27 20:07:37     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.028, MEM:885.4M
[02/27 20:07:37     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=885.4MB).
[02/27 20:07:37     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.032, MEM:885.4M
[02/27 20:07:37     29s] (I)       Load db... (mem=885.4M)
[02/27 20:07:37     29s] (I)       Read data from FE... (mem=885.4M)
[02/27 20:07:37     29s] (I)       Read nodes and places... (mem=885.4M)
[02/27 20:07:37     29s] (I)       Number of ignored instance 0
[02/27 20:07:37     29s] (I)       numMoveCells=169, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[02/27 20:07:37     29s] (I)       Done Read nodes and places (cpu=0.000s, mem=885.4M)
[02/27 20:07:37     29s] (I)       Read rows... (mem=885.4M)
[02/27 20:07:37     29s] (I)       Done Read rows (cpu=0.000s, mem=885.4M)
[02/27 20:07:37     29s] (I)       Done Read data from FE (cpu=0.000s, mem=885.4M)
[02/27 20:07:37     29s] (I)       Done Load db (cpu=0.000s, mem=885.4M)
[02/27 20:07:37     29s] (I)       Constructing placeable region... (mem=885.4M)
[02/27 20:07:37     29s] (I)       Constructing bin map
[02/27 20:07:37     29s] (I)       Initialize bin information with width=28000 height=28000
[02/27 20:07:37     29s] (I)       Done constructing bin map
[02/27 20:07:37     29s] (I)       Removing 0 blocked bin with high fixed inst density
[02/27 20:07:37     29s] (I)       Compute region effective width... (mem=885.4M)
[02/27 20:07:37     29s] (I)       Done Compute region effective width (cpu=0.000s, mem=885.4M)
[02/27 20:07:37     29s] (I)       Done Constructing placeable region (cpu=0.000s, mem=885.4M)
[02/27 20:07:37     29s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:37     29s] Validating CTS configuration...
[02/27 20:07:37     29s] Checking module port directions...
[02/27 20:07:37     29s] Leaving CCOpt scope...
[02/27 20:07:37     29s] Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:37     29s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:37     29s] Non-default CCOpt properties:
[02/27 20:07:37     29s] cts_merge_clock_gates is set for at least one key
[02/27 20:07:37     29s] cts_merge_clock_logic is set for at least one key
[02/27 20:07:37     29s] route_type is set for at least one key
[02/27 20:07:37     29s] target_max_trans is set for at least one key
[02/27 20:07:37     29s] target_skew is set for at least one key
[02/27 20:07:37     29s] Route type trimming info:
[02/27 20:07:37     29s]   No route type modifications were made.
[02/27 20:07:37     29s] Accumulated time to calculate placeable region: 0
[02/27 20:07:37     29s] (I)       Initializing Steiner engine. 
[02/27 20:07:37     29s] Updating RC grid for preRoute extraction ...
[02/27 20:07:37     29s] Initializing multi-corner capacitance tables ... 
[02/27 20:07:38     29s] Initializing multi-corner resistance tables ...
[02/27 20:07:38     29s] Rebuilding timing graph...
[02/27 20:07:38     29s] Rebuilding timing graph done.
[02/27 20:07:38     29s] End AAE Lib Interpolated Model. (MEM=887.156 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:38     29s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree MY_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[02/27 20:07:38     29s] Library trimming buffers in power domain auto-default and half-corner delay_default:setup.late removed 0 of 3 cells
[02/27 20:07:38     29s] Original list had 3 cells:
[02/27 20:07:38     29s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[02/27 20:07:38     29s] Library trimming was not able to trim any cells:
[02/27 20:07:38     29s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[02/27 20:07:38     29s] Accumulated time to calculate placeable region: 0
[02/27 20:07:38     30s] Clock tree balancer configuration for clock_tree MY_CLK:
[02/27 20:07:38     30s] Non-default CCOpt properties:
[02/27 20:07:38     30s]   cts_merge_clock_gates: true (default: false)
[02/27 20:07:38     30s]   cts_merge_clock_logic: true (default: false)
[02/27 20:07:38     30s]   route_type (leaf): default_route_type_leaf (default: default)
[02/27 20:07:38     30s]   route_type (trunk): default_route_type_nonleaf (default: default)
[02/27 20:07:38     30s]   route_type (top): default_route_type_nonleaf (default: default)
[02/27 20:07:38     30s] For power domain auto-default:
[02/27 20:07:38     30s]   Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[02/27 20:07:38     30s]   Inverters:   
[02/27 20:07:38     30s]   Clock gates: CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[02/27 20:07:38     30s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 536.256um^2
[02/27 20:07:38     30s] Top Routing info:
[02/27 20:07:38     30s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/27 20:07:38     30s]   Unshielded; Mask Constraint: 0; Source: route_type.
[02/27 20:07:38     30s] Trunk Routing info:
[02/27 20:07:38     30s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/27 20:07:38     30s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/27 20:07:38     30s] Leaf Routing info:
[02/27 20:07:38     30s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[02/27 20:07:38     30s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/27 20:07:38     30s] For timing_corner delay_default:setup, late and power domain auto-default:
[02/27 20:07:38     30s]   Slew time target (leaf):    0.080ns
[02/27 20:07:38     30s]   Slew time target (trunk):   0.080ns
[02/27 20:07:38     30s]   Slew time target (top):     0.080ns (Note: no nets are considered top nets in this clock tree)
[02/27 20:07:38     30s]   Buffer unit delay: 0.048ns
[02/27 20:07:38     30s]   Buffer max distance: 594.462um
[02/27 20:07:38     30s] Fastest wire driving cells and distances:
[02/27 20:07:38     30s]   Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=delay_default:setup.late, optimalDrivingDistance=594.462um, saturatedSlew=0.068ns, speed=4307.695um per ns, cellArea=2.237um^2 per 1000um}
[02/27 20:07:38     30s]   Clock gate: {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=delay_default:setup.late, optimalDrivingDistance=735.442um, saturatedSlew=0.066ns, speed=5484.280um per ns, cellArea=10.489um^2 per 1000um}
[02/27 20:07:38     30s] 
[02/27 20:07:38     30s] 
[02/27 20:07:38     30s] Logic Sizing Table:
[02/27 20:07:38     30s] 
[02/27 20:07:38     30s] ----------------------------------------------------------
[02/27 20:07:38     30s] Cell    Instance count    Source    Eligible library cells
[02/27 20:07:38     30s] ----------------------------------------------------------
[02/27 20:07:38     30s]   (empty table)
[02/27 20:07:38     30s] ----------------------------------------------------------
[02/27 20:07:38     30s] 
[02/27 20:07:38     30s] 
[02/27 20:07:38     30s] Clock tree balancer configuration for skew_group MY_CLK:
[02/27 20:07:38     30s]   Sources:                     pin clk
[02/27 20:07:38     30s]   Total number of sinks:       34
[02/27 20:07:38     30s]   Delay constrained sinks:     34
[02/27 20:07:38     30s]   Non-leaf sinks:              0
[02/27 20:07:38     30s]   Ignore pins:                 0
[02/27 20:07:38     30s]  Timing corner delay_default:setup.late:
[02/27 20:07:38     30s]   Skew target:                 0.500ns
[02/27 20:07:38     30s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/27 20:07:38     30s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/27 20:07:38     30s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/27 20:07:38     30s] Primary reporting skew groups are:
[02/27 20:07:38     30s] skew_group MY_CLK with 34 clock sinks
[02/27 20:07:38     30s] 
[02/27 20:07:38     30s] Via Selection for Estimated Routes (rule default):
[02/27 20:07:38     30s] 
[02/27 20:07:38     30s] ---------------------------------------------------------------------
[02/27 20:07:38     30s] Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[02/27 20:07:38     30s] Range                         (Ohm)    (fF)     (fs)     Only
[02/27 20:07:38     30s] ---------------------------------------------------------------------
[02/27 20:07:38     30s] metal1-metal2     via1_8      5.000    0.010    0.049    false
[02/27 20:07:38     30s] metal2-metal3     via2_8      5.000    0.010    0.048    false
[02/27 20:07:38     30s] metal3-metal4     via3_2      5.000    0.008    0.041    false
[02/27 20:07:38     30s] metal4-metal5     via4_0      3.000    0.008    0.024    false
[02/27 20:07:38     30s] metal5-metal6     via5_0      3.000    0.007    0.021    false
[02/27 20:07:38     30s] metal6-metal7     via6_0      3.000    0.017    0.051    false
[02/27 20:07:38     30s] metal7-metal8     via7_0      1.000    0.023    0.023    false
[02/27 20:07:38     30s] metal8-metal9     via8_0      1.000    0.035    0.035    false
[02/27 20:07:38     30s] metal9-metal10    via9_0      0.500    0.041    0.020    false
[02/27 20:07:38     30s] ---------------------------------------------------------------------
[02/27 20:07:38     30s] 
[02/27 20:07:38     30s] No ideal or dont_touch nets found in the clock tree
[02/27 20:07:38     30s] 
[02/27 20:07:38     30s] Filtering reasons for cell type: buffer
[02/27 20:07:38     30s] =======================================
[02/27 20:07:38     30s] 
[02/27 20:07:38     30s] -------------------------------------------------------------------------------------------------------------
[02/27 20:07:38     30s] Clock trees    Power domain    Reason                         Library cells
[02/27 20:07:38     30s] -------------------------------------------------------------------------------------------------------------
[02/27 20:07:38     30s] all            auto-default    Unbalanced rise/fall delays    { BUF_X1 BUF_X16 BUF_X2 BUF_X32 BUF_X4 BUF_X8 }
[02/27 20:07:38     30s] -------------------------------------------------------------------------------------------------------------
[02/27 20:07:38     30s] 
[02/27 20:07:38     30s] Filtering reasons for cell type: inverter
[02/27 20:07:38     30s] =========================================
[02/27 20:07:38     30s] 
[02/27 20:07:38     30s] -------------------------------------------------------------------------------------------------------------
[02/27 20:07:38     30s] Clock trees    Power domain    Reason                         Library cells
[02/27 20:07:38     30s] -------------------------------------------------------------------------------------------------------------
[02/27 20:07:38     30s] all            auto-default    Unbalanced rise/fall delays    { INV_X1 INV_X16 INV_X2 INV_X32 INV_X4 INV_X8 }
[02/27 20:07:38     30s] -------------------------------------------------------------------------------------------------------------
[02/27 20:07:38     30s] 
[02/27 20:07:38     30s] 
[02/27 20:07:38     30s] Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.0)
[02/27 20:07:38     30s] CCOpt configuration status: all checks passed.
[02/27 20:07:38     30s] Adding exclusion drivers (these will be instances of the smallest area library cells).
[02/27 20:07:38     30s] No exclusion drivers are needed.
[02/27 20:07:38     30s] Antenna diode management...
[02/27 20:07:38     30s]   Found 0 antenna diodes in the clock trees.
[02/27 20:07:38     30s]   
[02/27 20:07:38     30s] Antenna diode management done.
[02/27 20:07:38     30s] Adding driver cells for primary IOs...
[02/27 20:07:38     30s]   
[02/27 20:07:38     30s]   ----------------------------------------------------------------------------------------------
[02/27 20:07:38     30s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[02/27 20:07:38     30s]   ----------------------------------------------------------------------------------------------
[02/27 20:07:38     30s]     (empty table)
[02/27 20:07:38     30s]   ----------------------------------------------------------------------------------------------
[02/27 20:07:38     30s]   
[02/27 20:07:38     30s]   
[02/27 20:07:38     30s] Adding driver cells for primary IOs done.
[02/27 20:07:38     30s] Adding driver cell for primary IO roots...
[02/27 20:07:38     30s] Adding driver cell for primary IO roots done.
[02/27 20:07:38     30s] Maximizing clock DAG abstraction...
[02/27 20:07:38     30s] Maximizing clock DAG abstraction done.
[02/27 20:07:38     30s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.1 real=0:00:01.1)
[02/27 20:07:38     30s] Synthesizing clock trees...
[02/27 20:07:38     30s]   Preparing To Balance...
[02/27 20:07:38     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:934.9M
[02/27 20:07:38     30s] #spOpts: N=45 mergeVia=F 
[02/27 20:07:38     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:934.9M
[02/27 20:07:38     30s] OPERPROF:     Starting CMU at level 3, MEM:934.9M
[02/27 20:07:38     30s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:934.9M
[02/27 20:07:38     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.027, MEM:934.9M
[02/27 20:07:38     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=934.9MB).
[02/27 20:07:38     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.031, MEM:934.9M
[02/27 20:07:38     30s]   Merging duplicate siblings in DAG...
[02/27 20:07:38     30s]     Clock DAG stats before merging:
[02/27 20:07:38     30s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:38     30s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:38     30s]     Resynthesising clock tree into netlist...
[02/27 20:07:38     30s]       Reset timing graph...
[02/27 20:07:38     30s] Ignoring AAE DB Resetting ...
[02/27 20:07:38     30s]       Reset timing graph done.
[02/27 20:07:38     30s]     Resynthesising clock tree into netlist done.
[02/27 20:07:38     30s]     
[02/27 20:07:38     30s]     Disconnecting clock tree from netlist...
[02/27 20:07:38     30s]     Disconnecting clock tree from netlist done.
[02/27 20:07:38     30s]   Merging duplicate siblings in DAG done.
[02/27 20:07:38     30s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:38     30s]   CCOpt::Phase::Construction...
[02/27 20:07:38     30s]   Stage::Clustering...
[02/27 20:07:38     30s]   Clustering...
[02/27 20:07:38     30s]     Initialize for clustering...
[02/27 20:07:38     30s]     Clock DAG stats before clustering:
[02/27 20:07:38     30s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:38     30s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:38     30s]     Computing max distances from locked parents...
[02/27 20:07:38     30s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[02/27 20:07:38     30s]     Computing max distances from locked parents done.
[02/27 20:07:38     30s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:38     30s]     Bottom-up phase...
[02/27 20:07:38     30s]     Clustering clock_tree MY_CLK...
[02/27 20:07:38     30s]       Rebuilding timing graph...
[02/27 20:07:38     30s]       Rebuilding timing graph done.
[02/27 20:07:39     30s] End AAE Lib Interpolated Model. (MEM=925.312 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:39     30s]     Clustering clock_tree MY_CLK done.
[02/27 20:07:39     30s]     Clock DAG stats after bottom-up phase:
[02/27 20:07:39     30s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:39     30s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:39     30s]     Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:39     30s]     Legalizing clock trees...
[02/27 20:07:39     30s]     Resynthesising clock tree into netlist...
[02/27 20:07:39     30s]       Reset timing graph...
[02/27 20:07:39     30s] Ignoring AAE DB Resetting ...
[02/27 20:07:39     30s]       Reset timing graph done.
[02/27 20:07:39     30s]     Resynthesising clock tree into netlist done.
[02/27 20:07:39     30s]     Commiting net attributes....
[02/27 20:07:39     30s]     Commiting net attributes. done.
[02/27 20:07:39     30s]     Leaving CCOpt scope - ClockRefiner...
[02/27 20:07:39     30s] Assigned high priority to 34 cells.
[02/27 20:07:39     30s]     Performing a single pass refine place with FGC disabled for datapath.
[02/27 20:07:39     30s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:925.3M
[02/27 20:07:39     30s] OPERPROF:   Starting DPlace-Init at level 2, MEM:925.3M
[02/27 20:07:39     30s] #spOpts: N=45 mergeVia=F 
[02/27 20:07:39     30s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:925.3M
[02/27 20:07:39     30s] OPERPROF:       Starting CMU at level 4, MEM:925.3M
[02/27 20:07:39     30s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:925.3M
[02/27 20:07:39     30s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.026, MEM:925.3M
[02/27 20:07:39     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=925.3MB).
[02/27 20:07:39     30s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.031, MEM:925.3M
[02/27 20:07:39     30s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.031, MEM:925.3M
[02/27 20:07:39     30s] OPERPROF: Starting RefinePlace at level 1, MEM:925.3M
[02/27 20:07:39     30s] *** Starting refinePlace (0:00:30.3 mem=925.3M) ***
[02/27 20:07:39     30s] Total net bbox length = 2.850e+03 (1.323e+03 1.527e+03) (ext = 1.600e+03)
[02/27 20:07:39     30s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 20:07:39     30s] OPERPROF:   Starting CellHaloInit at level 2, MEM:925.3M
[02/27 20:07:39     30s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:925.3M
[02/27 20:07:39     30s] OPERPROF:   Starting CellHaloInit at level 2, MEM:925.3M
[02/27 20:07:39     30s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:925.3M
[02/27 20:07:39     30s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:925.3M
[02/27 20:07:39     30s] Starting refinePlace ...
[02/27 20:07:39     30s] ** Cut row section cpu time 0:00:00.0.
[02/27 20:07:39     30s]    Spread Effort: high, standalone mode, useDDP on.
[02/27 20:07:39     30s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=925.3MB) @(0:00:30.4 - 0:00:30.4).
[02/27 20:07:39     30s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 20:07:39     30s] wireLenOptFixPriorityInst 34 inst fixed
[02/27 20:07:39     30s] 
[02/27 20:07:39     30s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/27 20:07:39     30s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 20:07:39     30s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=925.3MB) @(0:00:30.4 - 0:00:30.4).
[02/27 20:07:39     30s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 20:07:39     30s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 925.3MB
[02/27 20:07:39     30s] Statistics of distance of Instance movement in refine placement:
[02/27 20:07:39     30s]   maximum (X+Y) =         0.00 um
[02/27 20:07:39     30s]   mean    (X+Y) =         0.00 um
[02/27 20:07:39     30s] Summary Report:
[02/27 20:07:39     30s] Instances move: 0 (out of 169 movable)
[02/27 20:07:39     30s] Instances flipped: 0
[02/27 20:07:39     30s] Mean displacement: 0.00 um
[02/27 20:07:39     30s] Max displacement: 0.00 um 
[02/27 20:07:39     30s] Total instances moved : 0
[02/27 20:07:39     30s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.014, MEM:925.3M
[02/27 20:07:39     30s] Total net bbox length = 2.850e+03 (1.323e+03 1.527e+03) (ext = 1.600e+03)
[02/27 20:07:39     30s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 925.3MB
[02/27 20:07:39     30s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=925.3MB) @(0:00:30.3 - 0:00:30.4).
[02/27 20:07:39     30s] *** Finished refinePlace (0:00:30.4 mem=925.3M) ***
[02/27 20:07:39     30s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.022, MEM:925.3M
[02/27 20:07:39     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:925.3M
[02/27 20:07:39     30s] #spOpts: N=45 mergeVia=F 
[02/27 20:07:39     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:925.3M
[02/27 20:07:39     30s] OPERPROF:     Starting CMU at level 3, MEM:925.3M
[02/27 20:07:39     30s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:925.3M
[02/27 20:07:39     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:925.3M
[02/27 20:07:39     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=925.3MB).
[02/27 20:07:39     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:925.3M
[02/27 20:07:39     30s]     Moved 0, flipped 0 and cell swapped 0 of 34 clock instance(s) during refinement.
[02/27 20:07:39     30s]     The largest move was 0 microns for .
[02/27 20:07:39     30s] Moved 0 and flipped 0 of 0 clock instances (excluding sinks) during refinement
[02/27 20:07:39     30s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[02/27 20:07:39     30s] Moved 0 and flipped 0 of 34 clock sinks during refinement.
[02/27 20:07:39     30s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[02/27 20:07:39     30s] Revert refine place priority changes on 0 cells.
[02/27 20:07:39     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:925.3M
[02/27 20:07:39     30s] #spOpts: N=45 mergeVia=F 
[02/27 20:07:39     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:925.3M
[02/27 20:07:39     30s] OPERPROF:     Starting CMU at level 3, MEM:925.3M
[02/27 20:07:39     30s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:925.3M
[02/27 20:07:39     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:925.3M
[02/27 20:07:39     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=925.3MB).
[02/27 20:07:39     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:925.3M
[02/27 20:07:39     30s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 20:07:39     30s]     Disconnecting clock tree from netlist...
[02/27 20:07:39     30s]     Disconnecting clock tree from netlist done.
[02/27 20:07:39     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:925.3M
[02/27 20:07:39     30s] #spOpts: N=45 mergeVia=F 
[02/27 20:07:39     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:925.3M
[02/27 20:07:39     30s] OPERPROF:     Starting CMU at level 3, MEM:925.3M
[02/27 20:07:39     30s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:925.3M
[02/27 20:07:39     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:925.3M
[02/27 20:07:39     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=925.3MB).
[02/27 20:07:39     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:925.3M
[02/27 20:07:39     30s]     Clock tree timing engine global stage delay update for delay_default:setup.late...
[02/27 20:07:39     30s]     Rebuilding timing graph...
[02/27 20:07:39     30s]     Rebuilding timing graph done.
[02/27 20:07:39     30s] End AAE Lib Interpolated Model. (MEM=925.312 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:39     30s]     Clock tree timing engine global stage delay update for delay_default:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:39     30s]     
[02/27 20:07:39     30s]     Clock tree legalization - Histogram:
[02/27 20:07:39     30s]     ====================================
[02/27 20:07:39     30s]     
[02/27 20:07:39     30s]     --------------------------------
[02/27 20:07:39     30s]     Movement (um)    Number of cells
[02/27 20:07:39     30s]     --------------------------------
[02/27 20:07:39     30s]       (empty table)
[02/27 20:07:39     30s]     --------------------------------
[02/27 20:07:39     30s]     
[02/27 20:07:39     30s]     
[02/27 20:07:39     30s]     Clock tree legalization - There are no Movements:
[02/27 20:07:39     30s]     =================================================
[02/27 20:07:39     30s]     
[02/27 20:07:39     30s]     ---------------------------------------------
[02/27 20:07:39     30s]     Movement (um)    Desired     Achieved    Node
[02/27 20:07:39     30s]                      location    location    
[02/27 20:07:39     30s]     ---------------------------------------------
[02/27 20:07:39     30s]       (empty table)
[02/27 20:07:39     30s]     ---------------------------------------------
[02/27 20:07:39     30s]     
[02/27 20:07:39     30s]     Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/27 20:07:39     30s]     Clock DAG stats after 'Clustering':
[02/27 20:07:39     30s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:39     30s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:39     30s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:39     30s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:39     30s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.747fF, total=12.747fF
[02/27 20:07:39     30s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:39     30s]     Clock DAG net violations after 'Clustering': none
[02/27 20:07:39     30s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[02/27 20:07:39     30s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:39     30s]     Primary reporting skew groups after 'Clustering':
[02/27 20:07:39     30s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:39     30s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:39     30s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:39     30s]     Skew group summary after 'Clustering':
[02/27 20:07:39     30s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:39     30s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:39     30s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:39     30s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:39     30s]   Clustering done. (took cpu=0:00:00.2 real=0:00:00.3)
[02/27 20:07:39     30s] 
[02/27 20:07:39     30s] Post-Clustering Statistics Report
[02/27 20:07:39     30s] =================================
[02/27 20:07:39     30s] 
[02/27 20:07:39     30s] Fanout Statistics:
[02/27 20:07:39     30s] 
[02/27 20:07:39     30s] ----------------------------------------------------------------------------
[02/27 20:07:39     30s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[02/27 20:07:39     30s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[02/27 20:07:39     30s] ----------------------------------------------------------------------------
[02/27 20:07:39     30s] Trunk         1       1.000       1         1        0.000      {1 <= 2}
[02/27 20:07:39     30s] Leaf          1      34.000      34        34        0.000      {1 <= 34}
[02/27 20:07:39     30s] ----------------------------------------------------------------------------
[02/27 20:07:39     30s] 
[02/27 20:07:39     30s] Clustering Failure Statistics:
[02/27 20:07:39     30s] 
[02/27 20:07:39     30s] --------------------------------
[02/27 20:07:39     30s] Net Type    Clusters    Clusters
[02/27 20:07:39     30s]             Tried       Failed
[02/27 20:07:39     30s] --------------------------------
[02/27 20:07:39     30s]   (empty table)
[02/27 20:07:39     30s] --------------------------------
[02/27 20:07:39     30s] 
[02/27 20:07:39     30s] Clustering Partition Statistics:
[02/27 20:07:39     30s] 
[02/27 20:07:39     30s] ----------------------------------------------------------------------------------
[02/27 20:07:39     30s] Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[02/27 20:07:39     30s]             Fraction    Fraction    Count        Size    Size    Size    Size
[02/27 20:07:39     30s] ----------------------------------------------------------------------------------
[02/27 20:07:39     30s]   (empty table)
[02/27 20:07:39     30s] ----------------------------------------------------------------------------------
[02/27 20:07:39     30s] 
[02/27 20:07:39     30s] 
[02/27 20:07:39     30s]   Looking for fanout violations...
[02/27 20:07:39     30s]   Looking for fanout violations done.
[02/27 20:07:39     30s]   Update congestion based capacitance...
[02/27 20:07:39     30s]   Resynthesising clock tree into netlist...
[02/27 20:07:39     30s]     Reset timing graph...
[02/27 20:07:39     30s] Ignoring AAE DB Resetting ...
[02/27 20:07:39     30s]     Reset timing graph done.
[02/27 20:07:39     30s]   Resynthesising clock tree into netlist done.
[02/27 20:07:39     30s]   Updating congestion map to accurately time the clock tree...
[02/27 20:07:39     30s]     Routing unrouted datapath nets connected to clock instances...
[02/27 20:07:39     30s] 
[02/27 20:07:39     30s] Footprint cell information for calculating maxBufDist
[02/27 20:07:39     30s] *info: There are 9 candidate Buffer cells
[02/27 20:07:39     30s] *info: There are 6 candidate Inverter cells
[02/27 20:07:39     30s] 
[02/27 20:07:39     31s]       Routed 0 unrouted datapath nets connected to clock instances
[02/27 20:07:39     31s]     Routing unrouted datapath nets connected to clock instances done.
[02/27 20:07:39     31s]     Leaving CCOpt scope - extractRC...
[02/27 20:07:39     31s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/27 20:07:39     31s] Extraction called for design 'gcd' of instances=169 and nets=255 using extraction engine 'preRoute' .
[02/27 20:07:39     31s] PreRoute RC Extraction called for design gcd.
[02/27 20:07:39     31s] RC Extraction called in multi-corner(1) mode.
[02/27 20:07:39     31s] RCMode: PreRoute
[02/27 20:07:39     31s]       RC Corner Indexes            0   
[02/27 20:07:39     31s] Capacitance Scaling Factor   : 1.00000 
[02/27 20:07:39     31s] Resistance Scaling Factor    : 1.00000 
[02/27 20:07:39     31s] Clock Cap. Scaling Factor    : 1.00000 
[02/27 20:07:39     31s] Clock Res. Scaling Factor    : 1.00000 
[02/27 20:07:39     31s] Shrink Factor                : 1.00000
[02/27 20:07:39     31s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/27 20:07:39     31s] Using capacitance table file ...
[02/27 20:07:39     31s] Updating RC grid for preRoute extraction ...
[02/27 20:07:39     31s] Initializing multi-corner capacitance tables ... 
[02/27 20:07:40     31s] Initializing multi-corner resistance tables ...
[02/27 20:07:40     31s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 880.430M)
[02/27 20:07:40     31s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/27 20:07:40     31s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/27 20:07:40     31s]   Updating congestion map to accurately time the clock tree done.
[02/27 20:07:40     31s]   Disconnecting clock tree from netlist...
[02/27 20:07:40     31s]   Disconnecting clock tree from netlist done.
[02/27 20:07:40     31s]   Clock tree timing engine global stage delay update for delay_default:setup.late...
[02/27 20:07:40     31s]   Rebuilding timing graph...
[02/27 20:07:40     31s]   Rebuilding timing graph done.
[02/27 20:07:40     31s] End AAE Lib Interpolated Model. (MEM=885.453 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:40     31s]   Clock tree timing engine global stage delay update for delay_default:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Clock DAG stats After congestion update:
[02/27 20:07:40     31s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]     sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]   Clock DAG net violations After congestion update: none
[02/27 20:07:40     31s]   Clock DAG primary half-corner transition distribution After congestion update:
[02/27 20:07:40     31s]     Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]   Primary reporting skew groups After congestion update:
[02/27 20:07:40     31s]     skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]   Skew group summary After congestion update:
[02/27 20:07:40     31s]     skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]   Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]   Update congestion based capacitance done. (took cpu=0:00:00.9 real=0:00:00.9)
[02/27 20:07:40     31s]   Stage::Clustering done. (took cpu=0:00:01.1 real=0:00:01.2)
[02/27 20:07:40     31s]   Stage::DRV Fixing...
[02/27 20:07:40     31s]   Fixing clock tree slew time and max cap violations...
[02/27 20:07:40     31s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/27 20:07:40     31s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[02/27 20:07:40     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[02/27 20:07:40     31s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[02/27 20:07:40     31s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Fixing clock tree slew time and max cap violations - detailed pass...
[02/27 20:07:40     31s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/27 20:07:40     31s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/27 20:07:40     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[02/27 20:07:40     31s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/27 20:07:40     31s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Stage::Insertion Delay Reduction...
[02/27 20:07:40     31s]   Removing unnecessary root buffering...
[02/27 20:07:40     31s]     Clock DAG stats after 'Removing unnecessary root buffering':
[02/27 20:07:40     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[02/27 20:07:40     31s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[02/27 20:07:40     31s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]     Skew group summary after 'Removing unnecessary root buffering':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Removing unconstrained drivers...
[02/27 20:07:40     31s]     Clock DAG stats after 'Removing unconstrained drivers':
[02/27 20:07:40     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[02/27 20:07:40     31s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[02/27 20:07:40     31s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]     Skew group summary after 'Removing unconstrained drivers':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Reducing insertion delay 1...
[02/27 20:07:40     31s] Accumulated time to calculate placeable region: 0
[02/27 20:07:40     31s] Accumulated time to calculate placeable region: 0
[02/27 20:07:40     31s]     Clock DAG stats after 'Reducing insertion delay 1':
[02/27 20:07:40     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[02/27 20:07:40     31s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[02/27 20:07:40     31s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]     Skew group summary after 'Reducing insertion delay 1':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]     Legalizer new API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Removing longest path buffering...
[02/27 20:07:40     31s]     Clock DAG stats after 'Removing longest path buffering':
[02/27 20:07:40     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]     Clock DAG net violations after 'Removing longest path buffering': none
[02/27 20:07:40     31s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[02/27 20:07:40     31s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]     Primary reporting skew groups after 'Removing longest path buffering':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]     Skew group summary after 'Removing longest path buffering':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Reducing insertion delay 2...
[02/27 20:07:40     31s] Path optimization required 0 stage delay updates 
[02/27 20:07:40     31s]     Clock DAG stats after 'Reducing insertion delay 2':
[02/27 20:07:40     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[02/27 20:07:40     31s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[02/27 20:07:40     31s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]     Skew group summary after 'Reducing insertion delay 2':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/27 20:07:40     31s]   CCOpt::Phase::Construction done. (took cpu=0:00:01.2 real=0:00:01.3)
[02/27 20:07:40     31s]   CCOpt::Phase::Implementation...
[02/27 20:07:40     31s]   Stage::Reducing Power...
[02/27 20:07:40     31s]   Improving clock tree routing...
[02/27 20:07:40     31s]     Iteration 1...
[02/27 20:07:40     31s]     Iteration 1 done.
[02/27 20:07:40     31s]     Clock DAG stats after 'Improving clock tree routing':
[02/27 20:07:40     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]     Clock DAG net violations after 'Improving clock tree routing': none
[02/27 20:07:40     31s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[02/27 20:07:40     31s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]     Primary reporting skew groups after 'Improving clock tree routing':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]     Skew group summary after 'Improving clock tree routing':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Reducing clock tree power 1...
[02/27 20:07:40     31s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/27 20:07:40     31s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]     100% 
[02/27 20:07:40     31s]     Clock DAG stats after 'Reducing clock tree power 1':
[02/27 20:07:40     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[02/27 20:07:40     31s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[02/27 20:07:40     31s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]     Skew group summary after 'Reducing clock tree power 1':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Reducing clock tree power 2...
[02/27 20:07:40     31s] Path optimization required 0 stage delay updates 
[02/27 20:07:40     31s]     Clock DAG stats after 'Reducing clock tree power 2':
[02/27 20:07:40     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[02/27 20:07:40     31s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[02/27 20:07:40     31s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]     Skew group summary after 'Reducing clock tree power 2':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Stage::Balancing...
[02/27 20:07:40     31s]   Approximately balancing fragments step...
[02/27 20:07:40     31s]     Resolve constraints - Approximately balancing fragments...
[02/27 20:07:40     31s]     Resolving skew group constraints...
[02/27 20:07:40     31s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 21 variables and 54 constraints; tolerance 1
[02/27 20:07:40     31s]     Resolving skew group constraints done.
[02/27 20:07:40     31s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[02/27 20:07:40     31s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[02/27 20:07:40     31s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]     Approximately balancing fragments...
[02/27 20:07:40     31s]       Moving gates to improve sub-tree skew...
[02/27 20:07:40     31s]         Tried: 2 Succeeded: 0
[02/27 20:07:40     31s]         Topology Tried: 0 Succeeded: 0
[02/27 20:07:40     31s]         0 Succeeded with SS ratio
[02/27 20:07:40     31s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[02/27 20:07:40     31s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[02/27 20:07:40     31s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[02/27 20:07:40     31s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]           sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[02/27 20:07:40     31s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[02/27 20:07:40     31s]           Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]         Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]         Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]       Approximately balancing fragments bottom up...
[02/27 20:07:40     31s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[02/27 20:07:40     31s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[02/27 20:07:40     31s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]           sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[02/27 20:07:40     31s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[02/27 20:07:40     31s]           Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]         Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]         Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]       Approximately balancing fragments, wire and cell delays...
[02/27 20:07:40     31s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[02/27 20:07:40     31s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/27 20:07:40     31s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]           sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[02/27 20:07:40     31s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/27 20:07:40     31s]           Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[02/27 20:07:40     31s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]     Approximately balancing fragments done.
[02/27 20:07:40     31s]     Clock DAG stats after 'Approximately balancing fragments step':
[02/27 20:07:40     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[02/27 20:07:40     31s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[02/27 20:07:40     31s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]   Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Clock DAG stats after Approximately balancing fragments:
[02/27 20:07:40     31s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]     sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]   Clock DAG net violations after Approximately balancing fragments: none
[02/27 20:07:40     31s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[02/27 20:07:40     31s]     Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]   Primary reporting skew groups after Approximately balancing fragments:
[02/27 20:07:40     31s]     skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]   Skew group summary after Approximately balancing fragments:
[02/27 20:07:40     31s]     skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]   Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]   Improving fragments clock skew...
[02/27 20:07:40     31s]     Clock DAG stats after 'Improving fragments clock skew':
[02/27 20:07:40     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]     Clock DAG net violations after 'Improving fragments clock skew': none
[02/27 20:07:40     31s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[02/27 20:07:40     31s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]     Primary reporting skew groups after 'Improving fragments clock skew':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]     Skew group summary after 'Improving fragments clock skew':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Approximately balancing step...
[02/27 20:07:40     31s]     Resolve constraints - Approximately balancing...
[02/27 20:07:40     31s]     Resolving skew group constraints...
[02/27 20:07:40     31s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 21 variables and 54 constraints; tolerance 1
[02/27 20:07:40     31s]     Resolving skew group constraints done.
[02/27 20:07:40     31s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]     Approximately balancing...
[02/27 20:07:40     31s]       Approximately balancing, wire and cell delays...
[02/27 20:07:40     31s]       Approximately balancing, wire and cell delays, iteration 1...
[02/27 20:07:40     31s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[02/27 20:07:40     31s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]           sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[02/27 20:07:40     31s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[02/27 20:07:40     31s]           Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]       Approximately balancing, wire and cell delays, iteration 1 done.
[02/27 20:07:40     31s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]     Approximately balancing done.
[02/27 20:07:40     31s]     Clock DAG stats after 'Approximately balancing step':
[02/27 20:07:40     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]     Clock DAG net violations after 'Approximately balancing step': none
[02/27 20:07:40     31s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[02/27 20:07:40     31s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]     Primary reporting skew groups after 'Approximately balancing step':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]     Skew group summary after 'Approximately balancing step':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Fixing clock tree overload...
[02/27 20:07:40     31s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/27 20:07:40     31s]     Clock DAG stats after 'Fixing clock tree overload':
[02/27 20:07:40     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]     Clock DAG net violations after 'Fixing clock tree overload': none
[02/27 20:07:40     31s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[02/27 20:07:40     31s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]     Primary reporting skew groups after 'Fixing clock tree overload':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]     Skew group summary after 'Fixing clock tree overload':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Approximately balancing paths...
[02/27 20:07:40     31s]     Added 0 buffers.
[02/27 20:07:40     31s]     Clock DAG stats after 'Approximately balancing paths':
[02/27 20:07:40     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]     Clock DAG net violations after 'Approximately balancing paths': none
[02/27 20:07:40     31s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[02/27 20:07:40     31s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]     Primary reporting skew groups after 'Approximately balancing paths':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]     Skew group summary after 'Approximately balancing paths':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 20:07:40     31s]   Stage::Polishing...
[02/27 20:07:40     31s]   Resynthesising clock tree into netlist...
[02/27 20:07:40     31s]     Reset timing graph...
[02/27 20:07:40     31s] Ignoring AAE DB Resetting ...
[02/27 20:07:40     31s]     Reset timing graph done.
[02/27 20:07:40     31s]   Resynthesising clock tree into netlist done.
[02/27 20:07:40     31s]   Updating congestion map to accurately time the clock tree...
[02/27 20:07:40     31s]     Routing unrouted datapath nets connected to clock instances...
[02/27 20:07:40     31s]       Routed 0 unrouted datapath nets connected to clock instances
[02/27 20:07:40     31s]     Routing unrouted datapath nets connected to clock instances done.
[02/27 20:07:40     31s]     Leaving CCOpt scope - extractRC...
[02/27 20:07:40     31s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/27 20:07:40     31s] Extraction called for design 'gcd' of instances=169 and nets=255 using extraction engine 'preRoute' .
[02/27 20:07:40     31s] PreRoute RC Extraction called for design gcd.
[02/27 20:07:40     31s] RC Extraction called in multi-corner(1) mode.
[02/27 20:07:40     31s] RCMode: PreRoute
[02/27 20:07:40     31s]       RC Corner Indexes            0   
[02/27 20:07:40     31s] Capacitance Scaling Factor   : 1.00000 
[02/27 20:07:40     31s] Resistance Scaling Factor    : 1.00000 
[02/27 20:07:40     31s] Clock Cap. Scaling Factor    : 1.00000 
[02/27 20:07:40     31s] Clock Res. Scaling Factor    : 1.00000 
[02/27 20:07:40     31s] Shrink Factor                : 1.00000
[02/27 20:07:40     31s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/27 20:07:40     31s] Using capacitance table file ...
[02/27 20:07:40     31s] Updating RC grid for preRoute extraction ...
[02/27 20:07:40     31s] Initializing multi-corner capacitance tables ... 
[02/27 20:07:40     31s] Initializing multi-corner resistance tables ...
[02/27 20:07:40     31s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 880.430M)
[02/27 20:07:40     31s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/27 20:07:40     31s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/27 20:07:40     31s]   Updating congestion map to accurately time the clock tree done.
[02/27 20:07:40     31s]   Disconnecting clock tree from netlist...
[02/27 20:07:40     31s]   Disconnecting clock tree from netlist done.
[02/27 20:07:40     31s]   Clock tree timing engine global stage delay update for delay_default:setup.late...
[02/27 20:07:40     31s]   Rebuilding timing graph...
[02/27 20:07:40     31s]   Rebuilding timing graph done.
[02/27 20:07:40     31s] End AAE Lib Interpolated Model. (MEM=885.453 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:40     31s]   Clock tree timing engine global stage delay update for delay_default:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Clock DAG stats After congestion update:
[02/27 20:07:40     31s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]     sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]   Clock DAG net violations After congestion update: none
[02/27 20:07:40     31s]   Clock DAG primary half-corner transition distribution After congestion update:
[02/27 20:07:40     31s]     Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]   Primary reporting skew groups After congestion update:
[02/27 20:07:40     31s]     skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]   Skew group summary After congestion update:
[02/27 20:07:40     31s]     skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]   Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]   Merging balancing drivers for power...
[02/27 20:07:40     31s]     Tried: 2 Succeeded: 0
[02/27 20:07:40     31s]     Clock DAG stats after 'Merging balancing drivers for power':
[02/27 20:07:40     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[02/27 20:07:40     31s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[02/27 20:07:40     31s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]     Skew group summary after 'Merging balancing drivers for power':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Improving clock skew...
[02/27 20:07:40     31s]     Clock DAG stats after 'Improving clock skew':
[02/27 20:07:40     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]     Clock DAG net violations after 'Improving clock skew': none
[02/27 20:07:40     31s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[02/27 20:07:40     31s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]     Primary reporting skew groups after 'Improving clock skew':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]     Skew group summary after 'Improving clock skew':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Reducing clock tree power 3...
[02/27 20:07:40     31s]     Initial gate capacitance is (rise=32.288fF fall=29.119fF).
[02/27 20:07:40     31s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/27 20:07:40     31s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]     100% 
[02/27 20:07:40     31s]     Clock DAG stats after 'Reducing clock tree power 3':
[02/27 20:07:40     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[02/27 20:07:40     31s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[02/27 20:07:40     31s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]     Skew group summary after 'Reducing clock tree power 3':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Improving insertion delay...
[02/27 20:07:40     31s]     Clock DAG stats after 'Improving insertion delay':
[02/27 20:07:40     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]     Clock DAG net violations after 'Improving insertion delay': none
[02/27 20:07:40     31s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[02/27 20:07:40     31s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]     Primary reporting skew groups after 'Improving insertion delay':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]     Skew group summary after 'Improving insertion delay':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Wire Opt OverFix...
[02/27 20:07:40     31s]     Wire Capacitance Reduction...
[02/27 20:07:40     31s]       Artificially removing short and long paths...
[02/27 20:07:40     31s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]         Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]       Clock DAG stats after 'Wire Capacitance Reduction':
[02/27 20:07:40     31s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]         cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]         sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]         wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]       Clock DAG net violations after 'Wire Capacitance Reduction': none
[02/27 20:07:40     31s]       Clock DAG primary half-corner transition distribution after 'Wire Capacitance Reduction':
[02/27 20:07:40     31s]         Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]       Primary reporting skew groups after 'Wire Capacitance Reduction':
[02/27 20:07:40     31s]         skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]       Skew group summary after 'Wire Capacitance Reduction':
[02/27 20:07:40     31s]         skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]       Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]       Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]     Wire Capacitance Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]     Move For Wirelength...
[02/27 20:07:40     31s]       Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, attempted=0, currentlyIllegal=0, legalizationFail=0, accepted=0
[02/27 20:07:40     31s]       Clock DAG stats after 'Move For Wirelength':
[02/27 20:07:40     31s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]         cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]         sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]         wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]       Clock DAG net violations after 'Move For Wirelength': none
[02/27 20:07:40     31s]       Clock DAG primary half-corner transition distribution after 'Move For Wirelength':
[02/27 20:07:40     31s]         Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]       Primary reporting skew groups after 'Move For Wirelength':
[02/27 20:07:40     31s]         skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]       Skew group summary after 'Move For Wirelength':
[02/27 20:07:40     31s]         skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]       Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]       Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]     Move For Wirelength done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]     Optimizing orientation...
[02/27 20:07:40     31s]     Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Wirelength increased = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
[02/27 20:07:40     31s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]     Clock DAG stats after 'Wire Opt OverFix':
[02/27 20:07:40     31s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:40     31s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:40     31s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:40     31s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:40     31s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.771fF, total=12.771fF
[02/27 20:07:40     31s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:40     31s]     Clock DAG net violations after 'Wire Opt OverFix': none
[02/27 20:07:40     31s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[02/27 20:07:40     31s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:40     31s]     Primary reporting skew groups after 'Wire Opt OverFix':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:40     31s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:40     31s]     Skew group summary after 'Wire Opt OverFix':
[02/27 20:07:40     31s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:40     31s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:40     31s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:40     31s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:40     31s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:40     31s]   Total capacitance is (rise=45.059fF fall=41.890fF), of which (rise=12.771fF fall=12.771fF) is wire, and (rise=32.288fF fall=29.119fF) is gate.
[02/27 20:07:40     31s]   Stage::Polishing done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/27 20:07:40     31s]   Stage::Updating netlist...
[02/27 20:07:40     31s]   Reset timing graph...
[02/27 20:07:40     31s] Ignoring AAE DB Resetting ...
[02/27 20:07:40     31s]   Reset timing graph done.
[02/27 20:07:40     31s]   Setting non-default rules before calling refine place.
[02/27 20:07:40     31s]   ClockRefiner...
[02/27 20:07:40     31s] Assigned high priority to 0 cells.
[02/27 20:07:40     31s]   Performing Clock Only Refine Place.
[02/27 20:07:40     31s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:923.6M
[02/27 20:07:40     31s] OPERPROF:   Starting DPlace-Init at level 2, MEM:923.6M
[02/27 20:07:40     31s] #spOpts: N=45 mergeVia=F 
[02/27 20:07:40     31s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:923.6M
[02/27 20:07:40     31s] OPERPROF:       Starting CMU at level 4, MEM:923.6M
[02/27 20:07:40     31s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:923.6M
[02/27 20:07:40     31s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.026, MEM:923.6M
[02/27 20:07:40     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=923.6MB).
[02/27 20:07:40     31s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.030, MEM:923.6M
[02/27 20:07:40     31s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.031, MEM:923.6M
[02/27 20:07:40     31s] OPERPROF: Starting RefinePlace at level 1, MEM:923.6M
[02/27 20:07:40     31s] *** Starting refinePlace (0:00:32.0 mem=923.6M) ***
[02/27 20:07:40     31s] Total net bbox length = 2.850e+03 (1.323e+03 1.527e+03) (ext = 1.600e+03)
[02/27 20:07:40     31s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 20:07:40     31s] OPERPROF:   Starting CellHaloInit at level 2, MEM:923.6M
[02/27 20:07:40     31s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:923.6M
[02/27 20:07:40     31s] OPERPROF:   Starting CellHaloInit at level 2, MEM:923.6M
[02/27 20:07:40     31s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:923.6M
[02/27 20:07:40     31s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:923.6M
[02/27 20:07:40     31s] Starting refinePlace ...
[02/27 20:07:40     31s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 20:07:40     31s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 923.6MB
[02/27 20:07:40     31s] Statistics of distance of Instance movement in refine placement:
[02/27 20:07:40     31s]   maximum (X+Y) =         0.00 um
[02/27 20:07:40     31s]   mean    (X+Y) =         0.00 um
[02/27 20:07:40     31s] Summary Report:
[02/27 20:07:40     31s] Instances move: 0 (out of 169 movable)
[02/27 20:07:40     31s] Instances flipped: 0
[02/27 20:07:40     31s] Mean displacement: 0.00 um
[02/27 20:07:40     31s] Max displacement: 0.00 um 
[02/27 20:07:40     31s] Total instances moved : 0
[02/27 20:07:40     31s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.002, MEM:923.6M
[02/27 20:07:40     31s] Total net bbox length = 2.850e+03 (1.323e+03 1.527e+03) (ext = 1.600e+03)
[02/27 20:07:40     31s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 923.6MB
[02/27 20:07:40     31s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=923.6MB) @(0:00:32.0 - 0:00:32.0).
[02/27 20:07:40     31s] *** Finished refinePlace (0:00:32.0 mem=923.6M) ***
[02/27 20:07:40     31s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.010, MEM:923.6M
[02/27 20:07:40     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:923.6M
[02/27 20:07:40     31s] #spOpts: N=45 mergeVia=F 
[02/27 20:07:40     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:923.6M
[02/27 20:07:40     32s] OPERPROF:     Starting CMU at level 3, MEM:923.6M
[02/27 20:07:40     32s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:923.6M
[02/27 20:07:40     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:923.6M
[02/27 20:07:40     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=923.6MB).
[02/27 20:07:40     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:923.6M
[02/27 20:07:40     32s]   Moved 0, flipped 0 and cell swapped 0 of 34 clock instance(s) during refinement.
[02/27 20:07:40     32s]   The largest move was 0 microns for .
[02/27 20:07:40     32s] Moved 0 and flipped 0 of 0 clock instances (excluding sinks) during refinement
[02/27 20:07:40     32s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[02/27 20:07:40     32s] Moved 0 and flipped 0 of 34 clock sinks during refinement.
[02/27 20:07:40     32s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[02/27 20:07:40     32s] Revert refine place priority changes on 0 cells.
[02/27 20:07:40     32s]   ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 20:07:40     32s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 20:07:40     32s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.5 real=0:00:00.5)
[02/27 20:07:40     32s]   CCOpt::Phase::eGRPC...
[02/27 20:07:40     32s]   eGR Post Conditioning loop iteration 0...
[02/27 20:07:40     32s]     Clock implementation routing...
[02/27 20:07:40     32s]       Leaving CCOpt scope - Routing Tools...
[02/27 20:07:40     32s] Net route status summary:
[02/27 20:07:40     32s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 20:07:40     32s]   Non-clock:   254 (unrouted=37, trialRouted=217, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 20:07:40     32s]       Routing using eGR only...
[02/27 20:07:40     32s]         Early Global Route - eGR only step...
[02/27 20:07:40     32s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[02/27 20:07:40     32s] (ccopt eGR): Start to route 1 all nets
[02/27 20:07:40     32s] [PSP]    Started earlyGlobalRoute kernel
[02/27 20:07:40     32s] [PSP]    Initial Peak syMemory usage = 923.6 MB
[02/27 20:07:40     32s] (I)       Reading DB...
[02/27 20:07:40     32s] (I)       Read data from FE... (mem=923.6M)
[02/27 20:07:40     32s] (I)       Read nodes and places... (mem=923.6M)
[02/27 20:07:40     32s] (I)       Done Read nodes and places (cpu=0.000s, mem=923.6M)
[02/27 20:07:40     32s] (I)       Read nets... (mem=923.6M)
[02/27 20:07:40     32s] (I)       Done Read nets (cpu=0.000s, mem=923.6M)
[02/27 20:07:40     32s] (I)       Done Read data from FE (cpu=0.000s, mem=923.6M)
[02/27 20:07:40     32s] (I)       before initializing RouteDB syMemory usage = 923.6 MB
[02/27 20:07:40     32s] (I)       congestionReportName   : 
[02/27 20:07:40     32s] (I)       layerRangeFor2DCongestion : 
[02/27 20:07:40     32s] (I)       buildTerm2TermWires    : 1
[02/27 20:07:40     32s] (I)       doTrackAssignment      : 1
[02/27 20:07:40     32s] (I)       dumpBookshelfFiles     : 0
[02/27 20:07:40     32s] (I)       numThreads             : 1
[02/27 20:07:40     32s] (I)       bufferingAwareRouting  : false
[02/27 20:07:40     32s] [NR-eGR] honorMsvRouteConstraint: false
[02/27 20:07:40     32s] (I)       honorPin               : false
[02/27 20:07:40     32s] (I)       honorPinGuide          : true
[02/27 20:07:40     32s] (I)       honorPartition         : false
[02/27 20:07:40     32s] (I)       honorPartitionAllowFeedthru: false
[02/27 20:07:40     32s] (I)       allowPartitionCrossover: false
[02/27 20:07:40     32s] (I)       honorSingleEntry       : true
[02/27 20:07:40     32s] (I)       honorSingleEntryStrong : true
[02/27 20:07:40     32s] (I)       handleViaSpacingRule   : false
[02/27 20:07:40     32s] (I)       handleEolSpacingRule   : true
[02/27 20:07:40     32s] (I)       PDConstraint           : none
[02/27 20:07:40     32s] (I)       expBetterNDRHandling   : true
[02/27 20:07:40     32s] [NR-eGR] honorClockSpecNDR      : 0
[02/27 20:07:40     32s] (I)       routingEffortLevel     : 10000
[02/27 20:07:40     32s] (I)       effortLevel            : standard
[02/27 20:07:40     32s] [NR-eGR] minRouteLayer          : 2
[02/27 20:07:40     32s] [NR-eGR] maxRouteLayer          : 127
[02/27 20:07:40     32s] (I)       relaxedTopLayerCeiling : 127
[02/27 20:07:40     32s] (I)       relaxedBottomLayerFloor: 2
[02/27 20:07:40     32s] (I)       numRowsPerGCell        : 1
[02/27 20:07:40     32s] (I)       speedUpLargeDesign     : 0
[02/27 20:07:40     32s] (I)       multiThreadingTA       : 1
[02/27 20:07:40     32s] (I)       optimizationMode       : false
[02/27 20:07:40     32s] (I)       routeSecondPG          : false
[02/27 20:07:40     32s] (I)       scenicRatioForLayerRelax: 1.25
[02/27 20:07:40     32s] (I)       detourLimitForLayerRelax: 0.00
[02/27 20:07:40     32s] (I)       punchThroughDistance   : 500.00
[02/27 20:07:40     32s] (I)       scenicBound            : 3.00
[02/27 20:07:40     32s] (I)       maxScenicToAvoidBlk    : 100.00
[02/27 20:07:40     32s] (I)       source-to-sink ratio   : 0.30
[02/27 20:07:40     32s] (I)       targetCongestionRatioH : 1.00
[02/27 20:07:40     32s] (I)       targetCongestionRatioV : 1.00
[02/27 20:07:40     32s] (I)       layerCongestionRatio   : 1.00
[02/27 20:07:40     32s] (I)       m1CongestionRatio      : 0.10
[02/27 20:07:40     32s] (I)       m2m3CongestionRatio    : 0.70
[02/27 20:07:40     32s] (I)       localRouteEffort       : 1.00
[02/27 20:07:40     32s] (I)       numSitesBlockedByOneVia: 8.00
[02/27 20:07:40     32s] (I)       supplyScaleFactorH     : 1.00
[02/27 20:07:40     32s] (I)       supplyScaleFactorV     : 1.00
[02/27 20:07:40     32s] (I)       highlight3DOverflowFactor: 0.00
[02/27 20:07:40     32s] (I)       routeVias              : 
[02/27 20:07:40     32s] (I)       readTROption           : true
[02/27 20:07:40     32s] (I)       extraSpacingFactor     : 1.00
[02/27 20:07:40     32s] [NR-eGR] numTracksPerClockWire  : 0
[02/27 20:07:40     32s] (I)       routeSelectedNetsOnly  : true
[02/27 20:07:40     32s] (I)       clkNetUseMaxDemand     : false
[02/27 20:07:40     32s] (I)       extraDemandForClocks   : 0
[02/27 20:07:40     32s] (I)       steinerRemoveLayers    : false
[02/27 20:07:40     32s] (I)       demoteLayerScenicScale : 1.00
[02/27 20:07:40     32s] (I)       nonpreferLayerCostScale : 100.00
[02/27 20:07:40     32s] (I)       similarTopologyRoutingFast : false
[02/27 20:07:40     32s] (I)       spanningTreeRefinement : true
[02/27 20:07:40     32s] (I)       spanningTreeRefinementAlpha : -1.00
[02/27 20:07:40     32s] (I)       starting read tracks
[02/27 20:07:40     32s] (I)       build grid graph
[02/27 20:07:40     32s] (I)       build grid graph start
[02/27 20:07:40     32s] [NR-eGR] metal1 has no routable track
[02/27 20:07:40     32s] [NR-eGR] metal2 has single uniform track structure
[02/27 20:07:40     32s] [NR-eGR] metal3 has single uniform track structure
[02/27 20:07:40     32s] [NR-eGR] metal4 has single uniform track structure
[02/27 20:07:40     32s] [NR-eGR] metal5 has single uniform track structure
[02/27 20:07:40     32s] [NR-eGR] metal6 has single uniform track structure
[02/27 20:07:40     32s] [NR-eGR] metal7 has single uniform track structure
[02/27 20:07:40     32s] [NR-eGR] metal8 has single uniform track structure
[02/27 20:07:40     32s] [NR-eGR] metal9 has single uniform track structure
[02/27 20:07:40     32s] [NR-eGR] metal10 has single uniform track structure
[02/27 20:07:40     32s] (I)       build grid graph end
[02/27 20:07:40     32s] (I)       ===========================================================================
[02/27 20:07:40     32s] (I)       == Report All Rule Vias ==
[02/27 20:07:40     32s] (I)       ===========================================================================
[02/27 20:07:40     32s] (I)        Via Rule : (Default)
[02/27 20:07:40     32s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/27 20:07:40     32s] (I)       ---------------------------------------------------------------------------
[02/27 20:07:40     32s] (I)        1    9 : via1_8                      9 : via1_8                   
[02/27 20:07:40     32s] (I)        2   10 : via2_8                     10 : via2_8                   
[02/27 20:07:40     32s] (I)        3   19 : via3_2                     19 : via3_2                   
[02/27 20:07:40     32s] (I)        4   22 : via4_0                     22 : via4_0                   
[02/27 20:07:40     32s] (I)        5   23 : via5_0                     23 : via5_0                   
[02/27 20:07:40     32s] (I)        6   24 : via6_0                     24 : via6_0                   
[02/27 20:07:40     32s] (I)        7   25 : via7_0                     25 : via7_0                   
[02/27 20:07:40     32s] (I)        8   26 : via8_0                     26 : via8_0                   
[02/27 20:07:40     32s] (I)        9   27 : via9_0                     27 : via9_0                   
[02/27 20:07:40     32s] (I)       10    0 : ---                         0 : ---                      
[02/27 20:07:40     32s] (I)       ===========================================================================
[02/27 20:07:40     32s] [NR-eGR] Read 1532 PG shapes in 0.000 seconds
[02/27 20:07:40     32s] 
[02/27 20:07:40     32s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1532 numBumpBlks=0 numBoundaryFakeBlks=0
[02/27 20:07:40     32s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/27 20:07:40     32s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/27 20:07:40     32s] (I)       readDataFromPlaceDB
[02/27 20:07:40     32s] (I)       Read net information..
[02/27 20:07:40     32s] [NR-eGR] Read numTotalNets=218  numIgnoredNets=217
[02/27 20:07:40     32s] (I)       Read testcase time = 0.000 seconds
[02/27 20:07:40     32s] 
[02/27 20:07:40     32s] [NR-eGR] Connected 0 must-join pins/ports
[02/27 20:07:40     32s] (I)       early_global_route_priority property id does not exist.
[02/27 20:07:40     32s] (I)       Start initializing grid graph
[02/27 20:07:40     32s] (I)       End initializing grid graph
[02/27 20:07:40     32s] (I)       Model blockages into capacity
[02/27 20:07:40     32s] (I)       Read Num Blocks=1532  Num Prerouted Wires=0  Num CS=0
[02/27 20:07:40     32s] (I)       Num blockages on layer 1: 170
[02/27 20:07:40     32s] (I)       Num blockages on layer 2: 510
[02/27 20:07:40     32s] (I)       Num blockages on layer 3: 170
[02/27 20:07:40     32s] (I)       Num blockages on layer 4: 170
[02/27 20:07:40     32s] (I)       Num blockages on layer 5: 298
[02/27 20:07:40     32s] (I)       Num blockages on layer 6: 214
[02/27 20:07:40     32s] (I)       Num blockages on layer 7: 0
[02/27 20:07:40     32s] (I)       Num blockages on layer 8: 0
[02/27 20:07:40     32s] (I)       Num blockages on layer 9: 0
[02/27 20:07:40     32s] (I)       Modeling time = 0.000 seconds
[02/27 20:07:40     32s] 
[02/27 20:07:40     32s] (I)       Moved 0 terms for better access 
[02/27 20:07:40     32s] (I)       Number of ignored nets = 0
[02/27 20:07:40     32s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/27 20:07:40     32s] (I)       Number of clock nets = 1.  Ignored: No
[02/27 20:07:40     32s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/27 20:07:40     32s] (I)       Number of special nets = 0.  Ignored: Yes
[02/27 20:07:40     32s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/27 20:07:40     32s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/27 20:07:40     32s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/27 20:07:40     32s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/27 20:07:40     32s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/27 20:07:40     32s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[02/27 20:07:40     32s] (I)       Before initializing earlyGlobalRoute syMemory usage = 923.6 MB
[02/27 20:07:40     32s] (I)       Ndr track 0 does not exist
[02/27 20:07:40     32s] (I)       Ndr track 0 does not exist
[02/27 20:07:40     32s] (I)       Layer1  viaCost=200.00
[02/27 20:07:40     32s] (I)       Layer2  viaCost=200.00
[02/27 20:07:40     32s] (I)       Layer3  viaCost=100.00
[02/27 20:07:40     32s] (I)       Layer4  viaCost=100.00
[02/27 20:07:40     32s] (I)       Layer5  viaCost=100.00
[02/27 20:07:40     32s] (I)       Layer6  viaCost=100.00
[02/27 20:07:40     32s] (I)       Layer7  viaCost=100.00
[02/27 20:07:40     32s] (I)       Layer8  viaCost=100.00
[02/27 20:07:40     32s] (I)       Layer9  viaCost=100.00
[02/27 20:07:40     32s] (I)       ---------------------Grid Graph Info--------------------
[02/27 20:07:40     32s] (I)       Routing area        : (2760, 2520) - (64600, 61040)
[02/27 20:07:40     32s] (I)       Core area           : (8360, 8120) - (56240, 52920)
[02/27 20:07:40     32s] (I)       Site width          :   380  (dbu)
[02/27 20:07:40     32s] (I)       Row height          :  2800  (dbu)
[02/27 20:07:40     32s] (I)       GCell width         :  2800  (dbu)
[02/27 20:07:40     32s] (I)       GCell height        :  2800  (dbu)
[02/27 20:07:40     32s] (I)       Grid                :    23    21    10
[02/27 20:07:40     32s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/27 20:07:40     32s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/27 20:07:40     32s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/27 20:07:40     32s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/27 20:07:40     32s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/27 20:07:40     32s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/27 20:07:40     32s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[02/27 20:07:40     32s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[02/27 20:07:40     32s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/27 20:07:40     32s] (I)       Total num of tracks :     0   170   218   114   109   114    36    38    19    19
[02/27 20:07:40     32s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/27 20:07:40     32s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/27 20:07:40     32s] (I)       --------------------------------------------------------
[02/27 20:07:40     32s] 
[02/27 20:07:40     32s] [NR-eGR] ============ Routing rule table ============
[02/27 20:07:40     32s] [NR-eGR] Rule id: 0  Nets: 1 
[02/27 20:07:40     32s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[02/27 20:07:40     32s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[02/27 20:07:40     32s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[02/27 20:07:40     32s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/27 20:07:40     32s] [NR-eGR] Rule id: 1  Nets: 0 
[02/27 20:07:40     32s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/27 20:07:40     32s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[02/27 20:07:40     32s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/27 20:07:40     32s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/27 20:07:40     32s] [NR-eGR] ========================================
[02/27 20:07:40     32s] [NR-eGR] 
[02/27 20:07:40     32s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/27 20:07:40     32s] (I)       blocked tracks on layer2 : = 578 / 3570 (16.19%)
[02/27 20:07:40     32s] (I)       blocked tracks on layer3 : = 222 / 5014 (4.43%)
[02/27 20:07:40     32s] (I)       blocked tracks on layer4 : = 494 / 2394 (20.63%)
[02/27 20:07:40     32s] (I)       blocked tracks on layer5 : = 254 / 2507 (10.13%)
[02/27 20:07:40     32s] (I)       blocked tracks on layer6 : = 1111 / 2394 (46.41%)
[02/27 20:07:40     32s] (I)       blocked tracks on layer7 : = 466 / 828 (56.28%)
[02/27 20:07:40     32s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[02/27 20:07:40     32s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[02/27 20:07:40     32s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[02/27 20:07:40     32s] (I)       After initializing earlyGlobalRoute syMemory usage = 923.6 MB
[02/27 20:07:40     32s] (I)       Loading and dumping file time : 0.00 seconds
[02/27 20:07:40     32s] (I)       ============= Initialization =============
[02/27 20:07:40     32s] (I)       totalPins=34  totalGlobalPin=34 (100.00%)
[02/27 20:07:40     32s] (I)       total 2D Cap : 6964 = (4792 H, 2172 V)
[02/27 20:07:40     32s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[02/27 20:07:40     32s] (I)       ============  Phase 1a Route ============
[02/27 20:07:40     32s] (I)       Phase 1a runs 0.00 seconds
[02/27 20:07:40     32s] (I)       Usage: 88 = (38 H, 50 V) = (0.79% H, 2.30% V) = (5.320e+01um H, 7.000e+01um V)
[02/27 20:07:40     32s] (I)       
[02/27 20:07:40     32s] (I)       ============  Phase 1b Route ============
[02/27 20:07:40     32s] (I)       Usage: 88 = (38 H, 50 V) = (0.79% H, 2.30% V) = (5.320e+01um H, 7.000e+01um V)
[02/27 20:07:40     32s] (I)       
[02/27 20:07:40     32s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.232000e+02um
[02/27 20:07:40     32s] (I)       ============  Phase 1c Route ============
[02/27 20:07:40     32s] (I)       Usage: 88 = (38 H, 50 V) = (0.79% H, 2.30% V) = (5.320e+01um H, 7.000e+01um V)
[02/27 20:07:40     32s] (I)       
[02/27 20:07:40     32s] (I)       ============  Phase 1d Route ============
[02/27 20:07:40     32s] (I)       Usage: 88 = (38 H, 50 V) = (0.79% H, 2.30% V) = (5.320e+01um H, 7.000e+01um V)
[02/27 20:07:40     32s] (I)       
[02/27 20:07:40     32s] (I)       ============  Phase 1e Route ============
[02/27 20:07:40     32s] (I)       Phase 1e runs 0.00 seconds
[02/27 20:07:40     32s] (I)       Usage: 88 = (38 H, 50 V) = (0.79% H, 2.30% V) = (5.320e+01um H, 7.000e+01um V)
[02/27 20:07:40     32s] (I)       
[02/27 20:07:40     32s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.232000e+02um
[02/27 20:07:40     32s] [NR-eGR] 
[02/27 20:07:40     32s] (I)       ============  Phase 1f Route ============
[02/27 20:07:40     32s] (I)       Usage: 88 = (38 H, 50 V) = (0.79% H, 2.30% V) = (5.320e+01um H, 7.000e+01um V)
[02/27 20:07:40     32s] (I)       
[02/27 20:07:40     32s] (I)       ============  Phase 1g Route ============
[02/27 20:07:40     32s] (I)       Usage: 88 = (38 H, 50 V) = (0.79% H, 2.30% V) = (5.320e+01um H, 7.000e+01um V)
[02/27 20:07:40     32s] (I)       
[02/27 20:07:40     32s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=88
[02/27 20:07:40     32s] (I)       Phase 1l runs 0.00 seconds
[02/27 20:07:40     32s] (I)       
[02/27 20:07:40     32s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/27 20:07:40     32s] [NR-eGR]                        OverCon            
[02/27 20:07:40     32s] [NR-eGR]                         #Gcell     %Gcell
[02/27 20:07:40     32s] [NR-eGR]       Layer                (0)    OverCon 
[02/27 20:07:40     32s] [NR-eGR] ----------------------------------------------
[02/27 20:07:40     32s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:40     32s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:40     32s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:40     32s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:40     32s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:40     32s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:40     32s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:40     32s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:40     32s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:40     32s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:40     32s] [NR-eGR] ----------------------------------------------
[02/27 20:07:40     32s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[02/27 20:07:40     32s] [NR-eGR] 
[02/27 20:07:40     32s] (I)       Total Global Routing Runtime: 0.00 seconds
[02/27 20:07:40     32s] (I)       total 2D Cap : 16124 = (7983 H, 8141 V)
[02/27 20:07:40     32s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/27 20:07:40     32s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/27 20:07:40     32s] (I)       ============= track Assignment ============
[02/27 20:07:40     32s] (I)       extract Global 3D Wires
[02/27 20:07:40     32s] (I)       Extract Global WL : time=0.00
[02/27 20:07:40     32s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[02/27 20:07:40     32s] (I)       Initialization real time=0.00 seconds
[02/27 20:07:40     32s] (I)       Run single-thread track assignment
[02/27 20:07:40     32s] (I)       Kernel real time=0.00 seconds
[02/27 20:07:40     32s] (I)       End Greedy Track Assignment
[02/27 20:07:40     32s] [NR-eGR] --------------------------------------------------------------------------
[02/27 20:07:40     32s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 741
[02/27 20:07:40     32s] [NR-eGR] metal2  (2V) length: 6.014200e+02um, number of vias: 1004
[02/27 20:07:40     32s] [NR-eGR] metal3  (3H) length: 7.951800e+02um, number of vias: 331
[02/27 20:07:40     32s] [NR-eGR] metal4  (4V) length: 4.630350e+02um, number of vias: 22
[02/27 20:07:40     32s] [NR-eGR] metal5  (5H) length: 2.928000e+01um, number of vias: 9
[02/27 20:07:40     32s] [NR-eGR] metal6  (6V) length: 2.919000e+01um, number of vias: 0
[02/27 20:07:40     32s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:40     32s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:40     32s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:40     32s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:40     32s] [NR-eGR] Total length: 1.918105e+03um, number of vias: 2107
[02/27 20:07:40     32s] [NR-eGR] --------------------------------------------------------------------------
[02/27 20:07:40     32s] [NR-eGR] Total eGR-routed clock nets wire length: 1.329300e+02um 
[02/27 20:07:40     32s] [NR-eGR] --------------------------------------------------------------------------
[02/27 20:07:40     32s] [NR-eGR] Report for selected net(s) only.
[02/27 20:07:40     32s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 34
[02/27 20:07:40     32s] [NR-eGR] metal2  (2V) length: 9.690000e+00um, number of vias: 37
[02/27 20:07:40     32s] [NR-eGR] metal3  (3H) length: 5.940000e+01um, number of vias: 32
[02/27 20:07:40     32s] [NR-eGR] metal4  (4V) length: 6.356000e+01um, number of vias: 2
[02/27 20:07:40     32s] [NR-eGR] metal5  (5H) length: 2.800000e-01um, number of vias: 0
[02/27 20:07:40     32s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:40     32s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:40     32s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:40     32s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:40     32s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:40     32s] [NR-eGR] Total length: 1.329300e+02um, number of vias: 105
[02/27 20:07:40     32s] [NR-eGR] --------------------------------------------------------------------------
[02/27 20:07:40     32s] [NR-eGR] Total routed clock nets wire length: 1.329300e+02um, number of vias: 105
[02/27 20:07:40     32s] [NR-eGR] --------------------------------------------------------------------------
[02/27 20:07:40     32s] [NR-eGR] End Peak syMemory usage = 880.4 MB
[02/27 20:07:40     32s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[02/27 20:07:40     32s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 20:07:40     32s] Set FIXED routing status on 1 net(s)
[02/27 20:07:40     32s]       Routing using eGR only done.
[02/27 20:07:40     32s] Net route status summary:
[02/27 20:07:40     32s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 20:07:40     32s]   Non-clock:   254 (unrouted=37, trialRouted=217, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 20:07:40     32s] 
[02/27 20:07:40     32s] CCOPT: Done with clock implementation routing.
[02/27 20:07:40     32s] 
[02/27 20:07:40     32s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 20:07:40     32s]     Clock implementation routing done.
[02/27 20:07:40     32s]     Leaving CCOpt scope - extractRC...
[02/27 20:07:40     32s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/27 20:07:40     32s] Extraction called for design 'gcd' of instances=169 and nets=255 using extraction engine 'preRoute' .
[02/27 20:07:40     32s] PreRoute RC Extraction called for design gcd.
[02/27 20:07:40     32s] RC Extraction called in multi-corner(1) mode.
[02/27 20:07:40     32s] RCMode: PreRoute
[02/27 20:07:40     32s]       RC Corner Indexes            0   
[02/27 20:07:40     32s] Capacitance Scaling Factor   : 1.00000 
[02/27 20:07:40     32s] Resistance Scaling Factor    : 1.00000 
[02/27 20:07:40     32s] Clock Cap. Scaling Factor    : 1.00000 
[02/27 20:07:40     32s] Clock Res. Scaling Factor    : 1.00000 
[02/27 20:07:40     32s] Shrink Factor                : 1.00000
[02/27 20:07:40     32s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/27 20:07:40     32s] Using capacitance table file ...
[02/27 20:07:40     32s] Updating RC grid for preRoute extraction ...
[02/27 20:07:40     32s] Initializing multi-corner capacitance tables ... 
[02/27 20:07:41     32s] Initializing multi-corner resistance tables ...
[02/27 20:07:41     32s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 880.430M)
[02/27 20:07:41     32s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/27 20:07:41     32s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/27 20:07:41     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:880.4M
[02/27 20:07:41     32s] #spOpts: N=45 mergeVia=F 
[02/27 20:07:41     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:880.4M
[02/27 20:07:41     32s] OPERPROF:     Starting CMU at level 3, MEM:880.4M
[02/27 20:07:41     32s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:880.4M
[02/27 20:07:41     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:880.4M
[02/27 20:07:41     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=880.4MB).
[02/27 20:07:41     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:880.4M
[02/27 20:07:41     32s]     Calling post conditioning for eGRPC...
[02/27 20:07:41     32s]       eGRPC...
[02/27 20:07:41     32s]         eGRPC active optimizations:
[02/27 20:07:41     32s]          - Move Down
[02/27 20:07:41     32s]          - Downsizing before DRV sizing
[02/27 20:07:41     32s]          - DRV fixing with cell sizing
[02/27 20:07:41     32s]          - Move to fanout
[02/27 20:07:41     32s]          - Cloning
[02/27 20:07:41     32s]         
[02/27 20:07:41     32s]         Currently running CTS, using active skew data
[02/27 20:07:41     32s]         Reset bufferability constraints...
[02/27 20:07:41     32s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[02/27 20:07:41     32s]         Clock tree timing engine global stage delay update for delay_default:setup.late...
[02/27 20:07:41     32s]         Rebuilding timing graph...
[02/27 20:07:41     32s]         Rebuilding timing graph done.
[02/27 20:07:41     32s] End AAE Lib Interpolated Model. (MEM=885.453 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:41     32s]         Clock tree timing engine global stage delay update for delay_default:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:41     32s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:41     32s]         Clock DAG stats eGRPC initial state:
[02/27 20:07:41     32s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:41     32s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:41     32s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:41     32s]           sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:41     32s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.751fF, total=12.751fF
[02/27 20:07:41     32s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:41     32s]         Clock DAG net violations eGRPC initial state: none
[02/27 20:07:41     32s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[02/27 20:07:41     32s]           Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:41     32s]         Primary reporting skew groups eGRPC initial state:
[02/27 20:07:41     32s]           skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:41     32s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:41     32s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:41     32s]         Skew group summary eGRPC initial state:
[02/27 20:07:41     32s]           skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:41     32s]         Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:41     32s]         Moving buffers...
[02/27 20:07:41     32s]         Violation analysis...
[02/27 20:07:41     32s]         Analysising clock tree DRVs: Analysising clock tree DRVs: Done
[02/27 20:07:41     32s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:41     32s]         Clock DAG stats eGRPC after moving buffers:
[02/27 20:07:41     32s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:41     32s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:41     32s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:41     32s]           sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:41     32s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.751fF, total=12.751fF
[02/27 20:07:41     32s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:41     32s]         Clock DAG net violations eGRPC after moving buffers: none
[02/27 20:07:41     32s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[02/27 20:07:41     32s]           Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:41     32s]         Primary reporting skew groups eGRPC after moving buffers:
[02/27 20:07:41     32s]           skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:41     32s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:41     32s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:41     32s]         Skew group summary eGRPC after moving buffers:
[02/27 20:07:41     32s]           skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:41     32s]         Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:41     32s]         Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:41     32s]         Initial Pass of Downsizing Clock Tree Cells...
[02/27 20:07:41     32s]         Artificially removing long paths...
[02/27 20:07:41     32s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[02/27 20:07:41     32s]           Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 20:07:41     32s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:41     32s]         Modifying slew-target multiplier from 1 to 0.9
[02/27 20:07:41     32s]         Downsizing prefiltering...
[02/27 20:07:41     32s]         Downsizing prefiltering done.
[02/27 20:07:41     32s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[02/27 20:07:41     32s]         DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
[02/27 20:07:41     32s]         CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/27 20:07:41     32s]         Reverting slew-target multiplier from 0.9 to 1
[02/27 20:07:41     32s]         Clock DAG stats eGRPC after downsizing:
[02/27 20:07:41     32s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:41     32s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:41     32s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:41     32s]           sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:41     32s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.751fF, total=12.751fF
[02/27 20:07:41     32s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:41     32s]         Clock DAG net violations eGRPC after downsizing: none
[02/27 20:07:41     32s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[02/27 20:07:41     32s]           Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:41     32s]         Primary reporting skew groups eGRPC after downsizing:
[02/27 20:07:41     32s]           skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:41     32s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:41     32s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:41     32s]         Skew group summary eGRPC after downsizing:
[02/27 20:07:41     32s]           skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:41     32s]         Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:41     32s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:41     32s]         Fixing DRVs...
[02/27 20:07:41     32s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/27 20:07:41     32s]         CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/27 20:07:41     32s]         
[02/27 20:07:41     32s]         PRO Statistics: Fix DRVs (cell sizing):
[02/27 20:07:41     32s]         =======================================
[02/27 20:07:41     32s]         
[02/27 20:07:41     32s]         Cell changes by Net Type:
[02/27 20:07:41     32s]         
[02/27 20:07:41     32s]         ---------------------------------------------------------------------------------------------------------
[02/27 20:07:41     32s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[02/27 20:07:41     32s]         ---------------------------------------------------------------------------------------------------------
[02/27 20:07:41     32s]         top                0            0           0            0                    0                  0
[02/27 20:07:41     32s]         trunk              0            0           0            0                    0                  0
[02/27 20:07:41     32s]         leaf               0            0           0            0                    0                  0
[02/27 20:07:41     32s]         ---------------------------------------------------------------------------------------------------------
[02/27 20:07:41     32s]         Total       -            -           -            -                           0 (100%)           0 (100%)
[02/27 20:07:41     32s]         ---------------------------------------------------------------------------------------------------------
[02/27 20:07:41     32s]         
[02/27 20:07:41     32s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/27 20:07:41     32s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/27 20:07:41     32s]         
[02/27 20:07:41     32s]         Clock DAG stats eGRPC after DRV fixing:
[02/27 20:07:41     32s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:41     32s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:41     32s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:41     32s]           sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:41     32s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.751fF, total=12.751fF
[02/27 20:07:41     32s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:41     32s]         Clock DAG net violations eGRPC after DRV fixing: none
[02/27 20:07:41     32s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[02/27 20:07:41     32s]           Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:41     32s]         Primary reporting skew groups eGRPC after DRV fixing:
[02/27 20:07:41     32s]           skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:41     32s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:41     32s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:41     32s]         Skew group summary eGRPC after DRV fixing:
[02/27 20:07:41     32s]           skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:41     32s]         Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:41     32s]         Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:41     32s] 
[02/27 20:07:41     32s] Slew Diagnostics: After DRV fixing
[02/27 20:07:41     32s] ==================================
[02/27 20:07:41     32s] 
[02/27 20:07:41     32s] Global Causes:
[02/27 20:07:41     32s] 
[02/27 20:07:41     32s] -------------------------------------
[02/27 20:07:41     32s] Cause
[02/27 20:07:41     32s] -------------------------------------
[02/27 20:07:41     32s] DRV fixing with buffering is disabled
[02/27 20:07:41     32s] -------------------------------------
[02/27 20:07:41     32s] 
[02/27 20:07:41     32s] Top 5 overslews:
[02/27 20:07:41     32s] 
[02/27 20:07:41     32s] ---------------------------------
[02/27 20:07:41     32s] Overslew    Causes    Driving Pin
[02/27 20:07:41     32s] ---------------------------------
[02/27 20:07:41     32s]   (empty table)
[02/27 20:07:41     32s] ---------------------------------
[02/27 20:07:41     32s] 
[02/27 20:07:41     32s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/27 20:07:41     32s] 
[02/27 20:07:41     32s] -------------------
[02/27 20:07:41     32s] Cause    Occurences
[02/27 20:07:41     32s] -------------------
[02/27 20:07:41     32s]   (empty table)
[02/27 20:07:41     32s] -------------------
[02/27 20:07:41     32s] 
[02/27 20:07:41     32s] Violation diagnostics counts from the 0 nodes that have violations:
[02/27 20:07:41     32s] 
[02/27 20:07:41     32s] -------------------
[02/27 20:07:41     32s] Cause    Occurences
[02/27 20:07:41     32s] -------------------
[02/27 20:07:41     32s]   (empty table)
[02/27 20:07:41     32s] -------------------
[02/27 20:07:41     32s] 
[02/27 20:07:41     32s]         Reconnecting optimized routes...
[02/27 20:07:41     32s]         Reset timing graph...
[02/27 20:07:41     32s] Ignoring AAE DB Resetting ...
[02/27 20:07:41     32s]         Reset timing graph done.
[02/27 20:07:41     32s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:41     32s]         Violation analysis...
[02/27 20:07:41     32s]         Analysising clock tree DRVs: Analysising clock tree DRVs: Done
[02/27 20:07:41     32s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:41     32s] Clock instances to consider for cloning: 0
[02/27 20:07:41     32s]         Reset timing graph...
[02/27 20:07:41     32s] Ignoring AAE DB Resetting ...
[02/27 20:07:41     32s]         Reset timing graph done.
[02/27 20:07:41     32s]         Set dirty flag on 0 insts, 0 nets
[02/27 20:07:41     32s]         Clock DAG stats before routing clock trees:
[02/27 20:07:41     32s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:41     32s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:41     32s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:41     32s]           sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:41     32s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.751fF, total=12.751fF
[02/27 20:07:41     32s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:41     32s]         Clock DAG net violations before routing clock trees: none
[02/27 20:07:41     32s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[02/27 20:07:41     32s]           Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:41     32s]         Primary reporting skew groups before routing clock trees:
[02/27 20:07:41     32s]           skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:41     32s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:41     32s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:41     32s]         Skew group summary before routing clock trees:
[02/27 20:07:41     32s]           skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:41     32s]         Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:41     32s]       eGRPC done.
[02/27 20:07:41     32s]     Calling post conditioning for eGRPC done.
[02/27 20:07:41     32s]   eGR Post Conditioning loop iteration 0 done.
[02/27 20:07:41     32s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[02/27 20:07:41     32s]   ClockRefiner...
[02/27 20:07:41     32s] Assigned high priority to 0 cells.
[02/27 20:07:41     32s]   Performing Single Pass Refine Place.
[02/27 20:07:41     32s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:923.6M
[02/27 20:07:41     32s] OPERPROF:   Starting DPlace-Init at level 2, MEM:923.6M
[02/27 20:07:41     32s] #spOpts: N=45 mergeVia=F 
[02/27 20:07:41     32s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:923.6M
[02/27 20:07:41     32s] OPERPROF:       Starting CMU at level 4, MEM:923.6M
[02/27 20:07:41     32s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:923.6M
[02/27 20:07:41     32s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:923.6M
[02/27 20:07:41     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=923.6MB).
[02/27 20:07:41     32s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.041, MEM:923.6M
[02/27 20:07:41     32s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.042, MEM:923.6M
[02/27 20:07:41     32s] OPERPROF: Starting RefinePlace at level 1, MEM:923.6M
[02/27 20:07:41     32s] *** Starting refinePlace (0:00:32.5 mem=923.6M) ***
[02/27 20:07:41     32s] Total net bbox length = 2.850e+03 (1.323e+03 1.527e+03) (ext = 1.600e+03)
[02/27 20:07:41     32s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 20:07:41     32s] OPERPROF:   Starting CellHaloInit at level 2, MEM:923.6M
[02/27 20:07:41     32s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:923.6M
[02/27 20:07:41     32s] OPERPROF:   Starting CellHaloInit at level 2, MEM:923.6M
[02/27 20:07:41     32s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:923.6M
[02/27 20:07:41     32s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:923.6M
[02/27 20:07:41     32s] Starting refinePlace ...
[02/27 20:07:41     32s] ** Cut row section cpu time 0:00:00.0.
[02/27 20:07:41     32s]    Spread Effort: high, standalone mode, useDDP on.
[02/27 20:07:41     32s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=923.6MB) @(0:00:32.5 - 0:00:32.5).
[02/27 20:07:41     32s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 20:07:41     32s] wireLenOptFixPriorityInst 34 inst fixed
[02/27 20:07:41     32s] 
[02/27 20:07:41     32s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/27 20:07:41     32s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 20:07:41     32s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=923.6MB) @(0:00:32.5 - 0:00:32.5).
[02/27 20:07:41     32s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 20:07:41     32s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 923.6MB
[02/27 20:07:41     32s] Statistics of distance of Instance movement in refine placement:
[02/27 20:07:41     32s]   maximum (X+Y) =         0.00 um
[02/27 20:07:41     32s]   mean    (X+Y) =         0.00 um
[02/27 20:07:41     32s] Summary Report:
[02/27 20:07:41     32s] Instances move: 0 (out of 169 movable)
[02/27 20:07:41     32s] Instances flipped: 0
[02/27 20:07:41     32s] Mean displacement: 0.00 um
[02/27 20:07:41     32s] Max displacement: 0.00 um 
[02/27 20:07:41     32s] Total instances moved : 0
[02/27 20:07:41     32s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.018, MEM:923.6M
[02/27 20:07:41     32s] Total net bbox length = 2.850e+03 (1.323e+03 1.527e+03) (ext = 1.600e+03)
[02/27 20:07:41     32s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 923.6MB
[02/27 20:07:41     32s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=923.6MB) @(0:00:32.5 - 0:00:32.5).
[02/27 20:07:41     32s] *** Finished refinePlace (0:00:32.5 mem=923.6M) ***
[02/27 20:07:41     32s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.029, MEM:923.6M
[02/27 20:07:41     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:923.6M
[02/27 20:07:41     32s] #spOpts: N=45 mergeVia=F 
[02/27 20:07:41     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:923.6M
[02/27 20:07:41     32s] OPERPROF:     Starting CMU at level 3, MEM:923.6M
[02/27 20:07:41     32s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:923.6M
[02/27 20:07:41     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:923.6M
[02/27 20:07:41     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=923.6MB).
[02/27 20:07:41     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:923.6M
[02/27 20:07:41     32s]   Moved 0, flipped 0 and cell swapped 0 of 34 clock instance(s) during refinement.
[02/27 20:07:41     32s]   The largest move was 0 microns for .
[02/27 20:07:41     32s] Moved 0 and flipped 0 of 0 clock instances (excluding sinks) during refinement
[02/27 20:07:41     32s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[02/27 20:07:41     32s] Moved 0 and flipped 0 of 34 clock sinks during refinement.
[02/27 20:07:41     32s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[02/27 20:07:41     32s] Revert refine place priority changes on 0 cells.
[02/27 20:07:41     32s]   ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 20:07:41     32s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.6 real=0:00:00.6)
[02/27 20:07:41     32s]   CCOpt::Phase::Routing...
[02/27 20:07:41     32s]   Clock implementation routing...
[02/27 20:07:41     32s]     Leaving CCOpt scope - Routing Tools...
[02/27 20:07:41     32s] Net route status summary:
[02/27 20:07:41     32s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 20:07:41     32s]   Non-clock:   254 (unrouted=37, trialRouted=217, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 20:07:41     32s]     Routing using eGR in eGR->NR Step...
[02/27 20:07:41     32s]       Early Global Route - eGR->NR step...
[02/27 20:07:41     32s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[02/27 20:07:41     32s] (ccopt eGR): Start to route 1 all nets
[02/27 20:07:41     32s] [PSP]    Started earlyGlobalRoute kernel
[02/27 20:07:41     32s] [PSP]    Initial Peak syMemory usage = 923.6 MB
[02/27 20:07:41     32s] (I)       Reading DB...
[02/27 20:07:41     32s] (I)       Read data from FE... (mem=923.6M)
[02/27 20:07:41     32s] (I)       Read nodes and places... (mem=923.6M)
[02/27 20:07:41     32s] (I)       Done Read nodes and places (cpu=0.000s, mem=923.6M)
[02/27 20:07:41     32s] (I)       Read nets... (mem=923.6M)
[02/27 20:07:41     32s] (I)       Done Read nets (cpu=0.000s, mem=923.6M)
[02/27 20:07:41     32s] (I)       Done Read data from FE (cpu=0.000s, mem=923.6M)
[02/27 20:07:41     32s] (I)       before initializing RouteDB syMemory usage = 923.6 MB
[02/27 20:07:41     32s] (I)       congestionReportName   : 
[02/27 20:07:41     32s] (I)       layerRangeFor2DCongestion : 
[02/27 20:07:41     32s] (I)       buildTerm2TermWires    : 1
[02/27 20:07:41     32s] (I)       doTrackAssignment      : 1
[02/27 20:07:41     32s] (I)       dumpBookshelfFiles     : 0
[02/27 20:07:41     32s] (I)       numThreads             : 1
[02/27 20:07:41     32s] (I)       bufferingAwareRouting  : false
[02/27 20:07:41     32s] [NR-eGR] honorMsvRouteConstraint: false
[02/27 20:07:41     32s] (I)       honorPin               : false
[02/27 20:07:41     32s] (I)       honorPinGuide          : true
[02/27 20:07:41     32s] (I)       honorPartition         : false
[02/27 20:07:41     32s] (I)       honorPartitionAllowFeedthru: false
[02/27 20:07:41     32s] (I)       allowPartitionCrossover: false
[02/27 20:07:41     32s] (I)       honorSingleEntry       : true
[02/27 20:07:41     32s] (I)       honorSingleEntryStrong : true
[02/27 20:07:41     32s] (I)       handleViaSpacingRule   : false
[02/27 20:07:41     32s] (I)       handleEolSpacingRule   : true
[02/27 20:07:41     32s] (I)       PDConstraint           : none
[02/27 20:07:41     32s] (I)       expBetterNDRHandling   : true
[02/27 20:07:41     32s] [NR-eGR] honorClockSpecNDR      : 0
[02/27 20:07:41     32s] (I)       routingEffortLevel     : 10000
[02/27 20:07:41     32s] (I)       effortLevel            : standard
[02/27 20:07:41     32s] [NR-eGR] minRouteLayer          : 2
[02/27 20:07:41     32s] [NR-eGR] maxRouteLayer          : 127
[02/27 20:07:41     32s] (I)       relaxedTopLayerCeiling : 127
[02/27 20:07:41     32s] (I)       relaxedBottomLayerFloor: 2
[02/27 20:07:41     32s] (I)       numRowsPerGCell        : 1
[02/27 20:07:41     32s] (I)       speedUpLargeDesign     : 0
[02/27 20:07:41     32s] (I)       multiThreadingTA       : 1
[02/27 20:07:41     32s] (I)       optimizationMode       : false
[02/27 20:07:41     32s] (I)       routeSecondPG          : false
[02/27 20:07:41     32s] (I)       scenicRatioForLayerRelax: 1.25
[02/27 20:07:41     32s] (I)       detourLimitForLayerRelax: 0.00
[02/27 20:07:41     32s] (I)       punchThroughDistance   : 500.00
[02/27 20:07:41     32s] (I)       scenicBound            : 3.00
[02/27 20:07:41     32s] (I)       maxScenicToAvoidBlk    : 100.00
[02/27 20:07:41     32s] (I)       source-to-sink ratio   : 0.30
[02/27 20:07:41     32s] (I)       targetCongestionRatioH : 1.00
[02/27 20:07:41     32s] (I)       targetCongestionRatioV : 1.00
[02/27 20:07:41     32s] (I)       layerCongestionRatio   : 1.00
[02/27 20:07:41     32s] (I)       m1CongestionRatio      : 0.10
[02/27 20:07:41     32s] (I)       m2m3CongestionRatio    : 0.70
[02/27 20:07:41     32s] (I)       localRouteEffort       : 1.00
[02/27 20:07:41     32s] (I)       numSitesBlockedByOneVia: 8.00
[02/27 20:07:41     32s] (I)       supplyScaleFactorH     : 1.00
[02/27 20:07:41     32s] (I)       supplyScaleFactorV     : 1.00
[02/27 20:07:41     32s] (I)       highlight3DOverflowFactor: 0.00
[02/27 20:07:41     32s] (I)       routeVias              : 
[02/27 20:07:41     32s] (I)       readTROption           : true
[02/27 20:07:41     32s] (I)       extraSpacingFactor     : 1.00
[02/27 20:07:41     32s] [NR-eGR] numTracksPerClockWire  : 0
[02/27 20:07:41     32s] (I)       routeSelectedNetsOnly  : true
[02/27 20:07:41     32s] (I)       clkNetUseMaxDemand     : false
[02/27 20:07:41     32s] (I)       extraDemandForClocks   : 0
[02/27 20:07:41     32s] (I)       steinerRemoveLayers    : false
[02/27 20:07:41     32s] (I)       demoteLayerScenicScale : 1.00
[02/27 20:07:41     32s] (I)       nonpreferLayerCostScale : 100.00
[02/27 20:07:41     32s] (I)       similarTopologyRoutingFast : false
[02/27 20:07:41     32s] (I)       spanningTreeRefinement : true
[02/27 20:07:41     32s] (I)       spanningTreeRefinementAlpha : -1.00
[02/27 20:07:41     32s] (I)       starting read tracks
[02/27 20:07:41     32s] (I)       build grid graph
[02/27 20:07:41     32s] (I)       build grid graph start
[02/27 20:07:41     32s] [NR-eGR] metal1 has no routable track
[02/27 20:07:41     32s] [NR-eGR] metal2 has single uniform track structure
[02/27 20:07:41     32s] [NR-eGR] metal3 has single uniform track structure
[02/27 20:07:41     32s] [NR-eGR] metal4 has single uniform track structure
[02/27 20:07:41     32s] [NR-eGR] metal5 has single uniform track structure
[02/27 20:07:41     32s] [NR-eGR] metal6 has single uniform track structure
[02/27 20:07:41     32s] [NR-eGR] metal7 has single uniform track structure
[02/27 20:07:41     32s] [NR-eGR] metal8 has single uniform track structure
[02/27 20:07:41     32s] [NR-eGR] metal9 has single uniform track structure
[02/27 20:07:41     32s] [NR-eGR] metal10 has single uniform track structure
[02/27 20:07:41     32s] (I)       build grid graph end
[02/27 20:07:41     32s] (I)       ===========================================================================
[02/27 20:07:41     32s] (I)       == Report All Rule Vias ==
[02/27 20:07:41     32s] (I)       ===========================================================================
[02/27 20:07:41     32s] (I)        Via Rule : (Default)
[02/27 20:07:41     32s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/27 20:07:41     32s] (I)       ---------------------------------------------------------------------------
[02/27 20:07:41     32s] (I)        1    9 : via1_8                      9 : via1_8                   
[02/27 20:07:41     32s] (I)        2   10 : via2_8                     10 : via2_8                   
[02/27 20:07:41     32s] (I)        3   19 : via3_2                     19 : via3_2                   
[02/27 20:07:41     32s] (I)        4   22 : via4_0                     22 : via4_0                   
[02/27 20:07:41     32s] (I)        5   23 : via5_0                     23 : via5_0                   
[02/27 20:07:41     32s] (I)        6   24 : via6_0                     24 : via6_0                   
[02/27 20:07:41     32s] (I)        7   25 : via7_0                     25 : via7_0                   
[02/27 20:07:41     32s] (I)        8   26 : via8_0                     26 : via8_0                   
[02/27 20:07:41     32s] (I)        9   27 : via9_0                     27 : via9_0                   
[02/27 20:07:41     32s] (I)       10    0 : ---                         0 : ---                      
[02/27 20:07:41     32s] (I)       ===========================================================================
[02/27 20:07:41     32s] [NR-eGR] Read 1532 PG shapes in 0.000 seconds
[02/27 20:07:41     32s] 
[02/27 20:07:41     32s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1532 numBumpBlks=0 numBoundaryFakeBlks=0
[02/27 20:07:41     32s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/27 20:07:41     32s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/27 20:07:41     32s] (I)       readDataFromPlaceDB
[02/27 20:07:41     32s] (I)       Read net information..
[02/27 20:07:41     32s] [NR-eGR] Read numTotalNets=218  numIgnoredNets=217
[02/27 20:07:41     32s] (I)       Read testcase time = 0.010 seconds
[02/27 20:07:41     32s] 
[02/27 20:07:41     32s] [NR-eGR] Connected 0 must-join pins/ports
[02/27 20:07:41     32s] (I)       early_global_route_priority property id does not exist.
[02/27 20:07:41     32s] (I)       Start initializing grid graph
[02/27 20:07:41     32s] (I)       End initializing grid graph
[02/27 20:07:41     32s] (I)       Model blockages into capacity
[02/27 20:07:41     32s] (I)       Read Num Blocks=1532  Num Prerouted Wires=0  Num CS=0
[02/27 20:07:41     32s] (I)       Num blockages on layer 1: 170
[02/27 20:07:41     32s] (I)       Num blockages on layer 2: 510
[02/27 20:07:41     32s] (I)       Num blockages on layer 3: 170
[02/27 20:07:41     32s] (I)       Num blockages on layer 4: 170
[02/27 20:07:41     32s] (I)       Num blockages on layer 5: 298
[02/27 20:07:41     32s] (I)       Num blockages on layer 6: 214
[02/27 20:07:41     32s] (I)       Num blockages on layer 7: 0
[02/27 20:07:41     32s] (I)       Num blockages on layer 8: 0
[02/27 20:07:41     32s] (I)       Num blockages on layer 9: 0
[02/27 20:07:41     32s] (I)       Modeling time = 0.000 seconds
[02/27 20:07:41     32s] 
[02/27 20:07:41     32s] (I)       Moved 0 terms for better access 
[02/27 20:07:41     32s] (I)       Number of ignored nets = 0
[02/27 20:07:41     32s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/27 20:07:41     32s] (I)       Number of clock nets = 1.  Ignored: No
[02/27 20:07:41     32s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/27 20:07:41     32s] (I)       Number of special nets = 0.  Ignored: Yes
[02/27 20:07:41     32s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/27 20:07:41     32s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/27 20:07:41     32s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/27 20:07:41     32s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/27 20:07:41     32s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/27 20:07:41     32s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[02/27 20:07:41     32s] (I)       Before initializing earlyGlobalRoute syMemory usage = 923.6 MB
[02/27 20:07:41     32s] (I)       Ndr track 0 does not exist
[02/27 20:07:41     32s] (I)       Ndr track 0 does not exist
[02/27 20:07:41     32s] (I)       Layer1  viaCost=200.00
[02/27 20:07:41     32s] (I)       Layer2  viaCost=200.00
[02/27 20:07:41     32s] (I)       Layer3  viaCost=100.00
[02/27 20:07:41     32s] (I)       Layer4  viaCost=100.00
[02/27 20:07:41     32s] (I)       Layer5  viaCost=100.00
[02/27 20:07:41     32s] (I)       Layer6  viaCost=100.00
[02/27 20:07:41     32s] (I)       Layer7  viaCost=100.00
[02/27 20:07:41     32s] (I)       Layer8  viaCost=100.00
[02/27 20:07:41     32s] (I)       Layer9  viaCost=100.00
[02/27 20:07:41     32s] (I)       ---------------------Grid Graph Info--------------------
[02/27 20:07:41     32s] (I)       Routing area        : (2760, 2520) - (64600, 61040)
[02/27 20:07:41     32s] (I)       Core area           : (8360, 8120) - (56240, 52920)
[02/27 20:07:41     32s] (I)       Site width          :   380  (dbu)
[02/27 20:07:41     32s] (I)       Row height          :  2800  (dbu)
[02/27 20:07:41     32s] (I)       GCell width         :  2800  (dbu)
[02/27 20:07:41     32s] (I)       GCell height        :  2800  (dbu)
[02/27 20:07:41     32s] (I)       Grid                :    23    21    10
[02/27 20:07:41     32s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/27 20:07:41     32s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/27 20:07:41     32s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/27 20:07:41     32s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/27 20:07:41     32s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/27 20:07:41     32s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/27 20:07:41     32s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[02/27 20:07:41     32s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[02/27 20:07:41     32s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/27 20:07:41     32s] (I)       Total num of tracks :     0   170   218   114   109   114    36    38    19    19
[02/27 20:07:41     32s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/27 20:07:41     32s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/27 20:07:41     32s] (I)       --------------------------------------------------------
[02/27 20:07:41     32s] 
[02/27 20:07:41     32s] [NR-eGR] ============ Routing rule table ============
[02/27 20:07:41     32s] [NR-eGR] Rule id: 0  Nets: 1 
[02/27 20:07:41     32s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[02/27 20:07:41     32s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[02/27 20:07:41     32s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[02/27 20:07:41     32s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/27 20:07:41     32s] [NR-eGR] Rule id: 1  Nets: 0 
[02/27 20:07:41     32s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/27 20:07:41     32s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[02/27 20:07:41     32s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/27 20:07:41     32s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/27 20:07:41     32s] [NR-eGR] ========================================
[02/27 20:07:41     32s] [NR-eGR] 
[02/27 20:07:41     32s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/27 20:07:41     32s] (I)       blocked tracks on layer2 : = 578 / 3570 (16.19%)
[02/27 20:07:41     32s] (I)       blocked tracks on layer3 : = 222 / 5014 (4.43%)
[02/27 20:07:41     32s] (I)       blocked tracks on layer4 : = 494 / 2394 (20.63%)
[02/27 20:07:41     32s] (I)       blocked tracks on layer5 : = 254 / 2507 (10.13%)
[02/27 20:07:41     32s] (I)       blocked tracks on layer6 : = 1111 / 2394 (46.41%)
[02/27 20:07:41     32s] (I)       blocked tracks on layer7 : = 466 / 828 (56.28%)
[02/27 20:07:41     32s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[02/27 20:07:41     32s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[02/27 20:07:41     32s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[02/27 20:07:41     32s] (I)       After initializing earlyGlobalRoute syMemory usage = 923.6 MB
[02/27 20:07:41     32s] (I)       Loading and dumping file time : 0.01 seconds
[02/27 20:07:41     32s] (I)       ============= Initialization =============
[02/27 20:07:41     32s] (I)       totalPins=34  totalGlobalPin=34 (100.00%)
[02/27 20:07:41     32s] (I)       total 2D Cap : 6964 = (4792 H, 2172 V)
[02/27 20:07:41     32s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[02/27 20:07:41     32s] (I)       ============  Phase 1a Route ============
[02/27 20:07:41     32s] (I)       Phase 1a runs 0.00 seconds
[02/27 20:07:41     32s] (I)       Usage: 88 = (38 H, 50 V) = (0.79% H, 2.30% V) = (5.320e+01um H, 7.000e+01um V)
[02/27 20:07:41     32s] (I)       
[02/27 20:07:41     32s] (I)       ============  Phase 1b Route ============
[02/27 20:07:41     32s] (I)       Usage: 88 = (38 H, 50 V) = (0.79% H, 2.30% V) = (5.320e+01um H, 7.000e+01um V)
[02/27 20:07:41     32s] (I)       
[02/27 20:07:41     32s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.232000e+02um
[02/27 20:07:41     32s] (I)       ============  Phase 1c Route ============
[02/27 20:07:41     32s] (I)       Usage: 88 = (38 H, 50 V) = (0.79% H, 2.30% V) = (5.320e+01um H, 7.000e+01um V)
[02/27 20:07:41     32s] (I)       
[02/27 20:07:41     32s] (I)       ============  Phase 1d Route ============
[02/27 20:07:41     32s] (I)       Usage: 88 = (38 H, 50 V) = (0.79% H, 2.30% V) = (5.320e+01um H, 7.000e+01um V)
[02/27 20:07:41     32s] (I)       
[02/27 20:07:41     32s] (I)       ============  Phase 1e Route ============
[02/27 20:07:41     32s] (I)       Phase 1e runs 0.00 seconds
[02/27 20:07:41     32s] (I)       Usage: 88 = (38 H, 50 V) = (0.79% H, 2.30% V) = (5.320e+01um H, 7.000e+01um V)
[02/27 20:07:41     32s] (I)       
[02/27 20:07:41     32s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.232000e+02um
[02/27 20:07:41     32s] [NR-eGR] 
[02/27 20:07:41     32s] (I)       ============  Phase 1f Route ============
[02/27 20:07:41     32s] (I)       Usage: 88 = (38 H, 50 V) = (0.79% H, 2.30% V) = (5.320e+01um H, 7.000e+01um V)
[02/27 20:07:41     32s] (I)       
[02/27 20:07:41     32s] (I)       ============  Phase 1g Route ============
[02/27 20:07:41     32s] (I)       Usage: 88 = (38 H, 50 V) = (0.79% H, 2.30% V) = (5.320e+01um H, 7.000e+01um V)
[02/27 20:07:41     32s] (I)       
[02/27 20:07:41     32s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=88
[02/27 20:07:41     32s] (I)       Phase 1l runs 0.00 seconds
[02/27 20:07:41     32s] (I)       
[02/27 20:07:41     32s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/27 20:07:41     32s] [NR-eGR]                        OverCon            
[02/27 20:07:41     32s] [NR-eGR]                         #Gcell     %Gcell
[02/27 20:07:41     32s] [NR-eGR]       Layer                (0)    OverCon 
[02/27 20:07:41     32s] [NR-eGR] ----------------------------------------------
[02/27 20:07:41     32s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:41     32s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:41     32s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:41     32s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:41     32s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:41     32s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:41     32s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:41     32s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:41     32s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:41     32s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:41     32s] [NR-eGR] ----------------------------------------------
[02/27 20:07:41     32s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[02/27 20:07:41     32s] [NR-eGR] 
[02/27 20:07:41     32s] (I)       Total Global Routing Runtime: 0.00 seconds
[02/27 20:07:41     32s] (I)       total 2D Cap : 16124 = (7983 H, 8141 V)
[02/27 20:07:41     32s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/27 20:07:41     32s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/27 20:07:41     32s] (I)       ============= track Assignment ============
[02/27 20:07:41     32s] (I)       extract Global 3D Wires
[02/27 20:07:41     32s] (I)       Extract Global WL : time=0.00
[02/27 20:07:41     32s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[02/27 20:07:41     32s] (I)       Initialization real time=0.00 seconds
[02/27 20:07:41     32s] (I)       Run single-thread track assignment
[02/27 20:07:41     32s] (I)       Kernel real time=0.00 seconds
[02/27 20:07:41     32s] (I)       End Greedy Track Assignment
[02/27 20:07:41     32s] [NR-eGR] --------------------------------------------------------------------------
[02/27 20:07:41     32s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 741
[02/27 20:07:41     32s] [NR-eGR] metal2  (2V) length: 6.014200e+02um, number of vias: 1004
[02/27 20:07:41     32s] [NR-eGR] metal3  (3H) length: 7.951800e+02um, number of vias: 331
[02/27 20:07:41     32s] [NR-eGR] metal4  (4V) length: 4.630350e+02um, number of vias: 22
[02/27 20:07:41     32s] [NR-eGR] metal5  (5H) length: 2.928000e+01um, number of vias: 9
[02/27 20:07:41     32s] [NR-eGR] metal6  (6V) length: 2.919000e+01um, number of vias: 0
[02/27 20:07:41     32s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:41     32s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:41     32s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:41     32s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:41     32s] [NR-eGR] Total length: 1.918105e+03um, number of vias: 2107
[02/27 20:07:41     32s] [NR-eGR] --------------------------------------------------------------------------
[02/27 20:07:41     32s] [NR-eGR] Total eGR-routed clock nets wire length: 1.329300e+02um 
[02/27 20:07:41     32s] [NR-eGR] --------------------------------------------------------------------------
[02/27 20:07:41     32s] [NR-eGR] Report for selected net(s) only.
[02/27 20:07:41     32s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 34
[02/27 20:07:41     32s] [NR-eGR] metal2  (2V) length: 9.690000e+00um, number of vias: 37
[02/27 20:07:41     32s] [NR-eGR] metal3  (3H) length: 5.940000e+01um, number of vias: 32
[02/27 20:07:41     32s] [NR-eGR] metal4  (4V) length: 6.356000e+01um, number of vias: 2
[02/27 20:07:41     32s] [NR-eGR] metal5  (5H) length: 2.800000e-01um, number of vias: 0
[02/27 20:07:41     32s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:41     32s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:41     32s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:41     32s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:41     32s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:41     32s] [NR-eGR] Total length: 1.329300e+02um, number of vias: 105
[02/27 20:07:41     32s] [NR-eGR] --------------------------------------------------------------------------
[02/27 20:07:41     32s] [NR-eGR] Total routed clock nets wire length: 1.329300e+02um, number of vias: 105
[02/27 20:07:41     32s] [NR-eGR] --------------------------------------------------------------------------
[02/27 20:07:41     32s] [NR-eGR] End Peak syMemory usage = 880.4 MB
[02/27 20:07:41     32s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[02/27 20:07:41     32s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_55245_hansolo.poly.edu_abc586_lUT765/.rgfG94wAI
[02/27 20:07:41     32s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 20:07:41     32s]     Routing using eGR in eGR->NR Step done.
[02/27 20:07:41     32s]     Routing using NR in eGR->NR Step...
[02/27 20:07:41     32s] 
[02/27 20:07:41     32s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[02/27 20:07:41     32s]   All net are default rule.
[02/27 20:07:41     32s]   Removed pre-existing routes for 1 nets.
[02/27 20:07:41     32s]   Preferred NanoRoute mode settings: Current
[02/27 20:07:41     32s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[02/27 20:07:41     32s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[02/27 20:07:41     32s]       Clock detailed routing...
[02/27 20:07:41     32s]         NanoRoute...
[02/27 20:07:41     32s] % Begin globalDetailRoute (date=02/27 20:07:41, mem=702.8M)
[02/27 20:07:41     32s] 
[02/27 20:07:41     32s] globalDetailRoute
[02/27 20:07:41     32s] 
[02/27 20:07:41     32s] #setNanoRouteMode -drouteAutoStop false
[02/27 20:07:41     32s] #setNanoRouteMode -drouteEndIteration 20
[02/27 20:07:41     32s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[02/27 20:07:41     32s] #setNanoRouteMode -routeSelectedNetOnly true
[02/27 20:07:41     32s] #setNanoRouteMode -routeWithEco true
[02/27 20:07:41     32s] #setNanoRouteMode -routeWithSiDriven false
[02/27 20:07:41     32s] #setNanoRouteMode -routeWithTimingDriven false
[02/27 20:07:41     32s] #Start globalDetailRoute on Sat Feb 27 20:07:41 2021
[02/27 20:07:41     32s] #
[02/27 20:07:41     32s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_val of net req_val because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_rdy of net resp_rdy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[31] of net req_msg[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[30] of net req_msg[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[29] of net req_msg[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[28] of net req_msg[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[27] of net req_msg[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[26] of net req_msg[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[25] of net req_msg[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[24] of net req_msg[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[23] of net req_msg[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[22] of net req_msg[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[21] of net req_msg[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[20] of net req_msg[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[19] of net req_msg[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[18] of net req_msg[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[17] of net req_msg[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[16] of net req_msg[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[15] of net req_msg[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[14] of net req_msg[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[13] of net req_msg[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[12] of net req_msg[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[11] of net req_msg[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[10] of net req_msg[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[9] of net req_msg[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[8] of net req_msg[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[7] of net req_msg[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[6] of net req_msg[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[5] of net req_msg[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[4] of net req_msg[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[3] of net req_msg[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[2] of net req_msg[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[1] of net req_msg[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[0] of net req_msg[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_rdy of net req_rdy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_val of net resp_val because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[15] of net resp_msg[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[14] of net resp_msg[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[13] of net resp_msg[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[12] of net resp_msg[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[11] of net resp_msg[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[10] of net resp_msg[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[9] of net resp_msg[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[8] of net resp_msg[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[7] of net resp_msg[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[6] of net resp_msg[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[5] of net resp_msg[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[4] of net resp_msg[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[3] of net resp_msg[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[2] of net resp_msg[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[1] of net resp_msg[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[0] of net resp_msg[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:41     32s] ### Net info: total nets: 255
[02/27 20:07:41     32s] ### Net info: dirty nets: 1
[02/27 20:07:41     32s] ### Net info: marked as disconnected nets: 0
[02/27 20:07:41     32s] ### Net info: fully routed nets: 0
[02/27 20:07:41     32s] ### Net info: trivial (single pin) nets: 0
[02/27 20:07:41     32s] ### Net info: unrouted nets: 255
[02/27 20:07:41     32s] ### Net info: re-extraction nets: 0
[02/27 20:07:41     32s] ### Net info: selected nets: 1
[02/27 20:07:41     32s] ### Net info: ignored nets: 0
[02/27 20:07:41     32s] ### Net info: skip routing nets: 0
[02/27 20:07:41     32s] #NanoRoute Version 18.13-s088_1 NR190213-1431/18_13-UB
[02/27 20:07:41     32s] #RTESIG:78da8d91414f843010853dfb2b26dd3d60e202d352da1e3531c68b9acdae57c26a1749a0
[02/27 20:07:41     32s] #       25b4acd97f6fa35742394ee7cb9bf75e37db8fa73d109429b29dcba5ac105ef7a8721a66
[02/27 20:07:41     32s] #       2c1866189ed8eef8486e37dbb7f7035201e7ba731a9293b5dd3d4c4e8fe0b4f7ad69eefe
[02/27 20:07:41     32s] #       199a2ba03924adf1bad1e33c2318f8715a92295809c4dbc176b6b912489c1fc372161525
[02/27 20:07:41     32s] #       8bba924204b97032486933f5b3904215b38514e31520657c0554702099ef87ac35c65e26
[02/27 20:07:41     32s] #       5779dd0f15e761517dd7c685e869c87f4df5d754d5a74f2ecbaa3b86b83c4bc7e6fcac8a
[02/27 20:07:41     32s] #       9f8797e56a902105f267652938325100b9b098988a7e1b722ea34c897c05b3428796f19a
[02/27 20:07:41     32s] #       4baa96a09b5f28abed8f
[02/27 20:07:41     32s] #
[02/27 20:07:41     32s] #RTESIG:78da8d91414f843010853dfb2b26dd3d60e202d352da1e3531c68b9acdae57c26a1749a0
[02/27 20:07:41     32s] #       25b4acd97f6fa35742394ee7cb9bf75e37db8fa73d109429b29dcba5ac105ef7a8721a66
[02/27 20:07:41     32s] #       2c1866189ed8eef8486e37dbb7f7035201e7ba731a9293b5dd3d4c4e8fe0b4f7ad69eefe
[02/27 20:07:41     32s] #       199a2ba03924adf1bad1e33c2318f8715a92295809c4dbc176b6b912489c1fc372161525
[02/27 20:07:41     32s] #       8bba924204b97032486933f5b3904215b38514e31520657c0554702099ef87ac35c65e26
[02/27 20:07:41     32s] #       5779dd0f15e761517dd7c685e869c87f4df5d754d5a74f2ecbaa3b86b83c4bc7e6fcac8a
[02/27 20:07:41     32s] #       9f8797e56a902105f267652938325100b9b098988a7e1b722ea34c897c05b3428796f19a
[02/27 20:07:41     32s] #       4baa96a09b5f28abed8f
[02/27 20:07:41     32s] #
[02/27 20:07:41     32s] #Start routing data preparation on Sat Feb 27 20:07:41 2021
[02/27 20:07:41     32s] #
[02/27 20:07:41     33s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.07000.
[02/27 20:07:41     33s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.07000.
[02/27 20:07:41     33s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.07000.
[02/27 20:07:41     33s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.07000.
[02/27 20:07:41     33s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.07000.
[02/27 20:07:41     33s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.07000.
[02/27 20:07:41     33s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.07000.
[02/27 20:07:41     33s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.07000.
[02/27 20:07:41     33s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.07000.
[02/27 20:07:41     33s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.14000.
[02/27 20:07:41     33s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.07000.
[02/27 20:07:41     33s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.14000.
[02/27 20:07:41     33s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.14000.
[02/27 20:07:41     33s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.14000.
[02/27 20:07:41     33s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.14000.
[02/27 20:07:41     33s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.14000.
[02/27 20:07:41     33s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.14000.
[02/27 20:07:41     33s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.14000.
[02/27 20:07:41     33s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.14000.
[02/27 20:07:41     33s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.14000.
[02/27 20:07:41     33s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.14000.
[02/27 20:07:41     33s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.40000.
[02/27 20:07:41     33s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.14000.
[02/27 20:07:41     33s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.40000.
[02/27 20:07:41     33s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.40000.
[02/27 20:07:41     33s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.40000.
[02/27 20:07:41     33s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.40000.
[02/27 20:07:41     33s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.40000.
[02/27 20:07:41     33s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.40000.
[02/27 20:07:41     33s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.80000.
[02/27 20:07:41     33s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.40000.
[02/27 20:07:41     33s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.80000.
[02/27 20:07:41     33s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.80000.
[02/27 20:07:41     33s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.80000.
[02/27 20:07:41     33s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.80000.
[02/27 20:07:41     33s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.80000.
[02/27 20:07:41     33s] #Minimum voltage of a net in the design = 0.000.
[02/27 20:07:41     33s] #Maximum voltage of a net in the design = 1.100.
[02/27 20:07:41     33s] #Voltage range [0.000 - 0.000] has 1 net.
[02/27 20:07:41     33s] #Voltage range [1.100 - 1.100] has 1 net.
[02/27 20:07:41     33s] #Voltage range [0.000 - 1.100] has 253 nets.
[02/27 20:07:42     33s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[02/27 20:07:42     33s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[02/27 20:07:42     33s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[02/27 20:07:42     33s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/27 20:07:42     33s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/27 20:07:42     33s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/27 20:07:42     33s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/27 20:07:42     33s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/27 20:07:42     33s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[02/27 20:07:42     33s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[02/27 20:07:42     33s] #Regenerating Ggrids automatically.
[02/27 20:07:42     33s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[02/27 20:07:42     33s] #Using automatically generated G-grids.
[02/27 20:07:42     33s] #Done routing data preparation.
[02/27 20:07:42     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 715.67 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] #Merging special wires: starts on Sat Feb 27 20:07:42 2021 with memory = 715.86 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:715.9 MB, peak:790.8 MB
[02/27 20:07:42     33s] #reading routing guides ......
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #Finished routing data preparation on Sat Feb 27 20:07:42 2021
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #Cpu time = 00:00:00
[02/27 20:07:42     33s] #Elapsed time = 00:00:00
[02/27 20:07:42     33s] #Increased memory = 7.41 (MB)
[02/27 20:07:42     33s] #Total memory = 715.97 (MB)
[02/27 20:07:42     33s] #Peak memory = 790.83 (MB)
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #Start global routing on Sat Feb 27 20:07:42 2021
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #Start global routing initialization on Sat Feb 27 20:07:42 2021
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #Number of eco nets is 0
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #Start global routing data preparation on Sat Feb 27 20:07:42 2021
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] ### build_merged_routing_blockage_rect_list starts on Sat Feb 27 20:07:42 2021 with memory = 716.05 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:716.0 MB, peak:790.8 MB
[02/27 20:07:42     33s] #Start routing resource analysis on Sat Feb 27 20:07:42 2021
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] ### init_is_bin_blocked starts on Sat Feb 27 20:07:42 2021 with memory = 716.08 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:716.1 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Feb 27 20:07:42 2021 with memory = 716.24 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:716.4 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### adjust_flow_cap starts on Sat Feb 27 20:07:42 2021 with memory = 716.39 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:716.4 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### adjust_partial_route_blockage starts on Sat Feb 27 20:07:42 2021 with memory = 716.39 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:716.4 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### set_via_blocked starts on Sat Feb 27 20:07:42 2021 with memory = 716.39 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:716.4 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### copy_flow starts on Sat Feb 27 20:07:42 2021 with memory = 716.39 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:716.4 MB, peak:790.8 MB
[02/27 20:07:42     33s] #Routing resource analysis is done on Sat Feb 27 20:07:42 2021
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] ### report_flow_cap starts on Sat Feb 27 20:07:42 2021 with memory = 716.40 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] #  Resource Analysis:
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/27 20:07:42     33s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/27 20:07:42     33s] #  --------------------------------------------------------------
[02/27 20:07:42     33s] #  metal1         H         218           0         225    42.67%
[02/27 20:07:42     33s] #  metal2         V         170           0         225     0.00%
[02/27 20:07:42     33s] #  metal3         H         218           0         225     0.00%
[02/27 20:07:42     33s] #  metal4         V         114           0         225     0.00%
[02/27 20:07:42     33s] #  metal5         H         109           0         225     0.00%
[02/27 20:07:42     33s] #  metal6         V          64          50         225     0.00%
[02/27 20:07:42     33s] #  metal7         H          14          22         225    32.00%
[02/27 20:07:42     33s] #  metal8         V          38           0         225     0.00%
[02/27 20:07:42     33s] #  metal9         H          15           0         225     0.00%
[02/27 20:07:42     33s] #  metal10        V          16           0         225     0.00%
[02/27 20:07:42     33s] #  --------------------------------------------------------------
[02/27 20:07:42     33s] #  Total                    976      10.50%        2250     7.47%
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #  1 nets (0.39%) with 1 preferred extra spacing.
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:716.4 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### analyze_m2_tracks starts on Sat Feb 27 20:07:42 2021 with memory = 716.41 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:716.4 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### report_initial_resource starts on Sat Feb 27 20:07:42 2021 with memory = 716.41 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:716.4 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### mark_pg_pins_accessibility starts on Sat Feb 27 20:07:42 2021 with memory = 716.41 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:716.4 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### set_net_region starts on Sat Feb 27 20:07:42 2021 with memory = 716.41 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:716.4 MB, peak:790.8 MB
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #Global routing data preparation is done on Sat Feb 27 20:07:42 2021
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 716.41 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] ### prepare_level starts on Sat Feb 27 20:07:42 2021 with memory = 716.43 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] #Routing guide is on.
[02/27 20:07:42     33s] ### init level 1 starts on Sat Feb 27 20:07:42 2021 with memory = 716.43 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:716.4 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### prepare_level_flow starts on Sat Feb 27 20:07:42 2021 with memory = 716.47 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:716.5 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:716.5 MB, peak:790.8 MB
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #Global routing initialization is done on Sat Feb 27 20:07:42 2021
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 716.47 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #start global routing iteration 1...
[02/27 20:07:42     33s] ### init_flow_edge starts on Sat Feb 27 20:07:42 2021 with memory = 716.52 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:716.5 MB, peak:790.8 MB
[02/27 20:07:42     33s] #Initial_route: 0.00478
[02/27 20:07:42     33s] #Reroute: 0.00421
[02/27 20:07:42     33s] ### measure_qor starts on Sat Feb 27 20:07:42 2021 with memory = 717.45 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### measure_congestion starts on Sat Feb 27 20:07:42 2021 with memory = 717.45 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:717.4 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:717.4 MB, peak:790.8 MB
[02/27 20:07:42     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 717.45 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #start global routing iteration 2...
[02/27 20:07:42     33s] ### measure_qor starts on Sat Feb 27 20:07:42 2021 with memory = 717.54 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### measure_congestion starts on Sat Feb 27 20:07:42 2021 with memory = 717.54 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:717.5 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:717.5 MB, peak:790.8 MB
[02/27 20:07:42     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 717.54 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] ### route_end starts on Sat Feb 27 20:07:42 2021 with memory = 717.55 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #Total number of trivial nets (e.g. < 2 pins) = 37 (skipped).
[02/27 20:07:42     33s] #Total number of selected nets for routing = 1.
[02/27 20:07:42     33s] #Total number of unselected nets (but routable) for routing = 217 (skipped).
[02/27 20:07:42     33s] #Total number of nets in the design = 255.
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #217 skipped nets do not have any wires.
[02/27 20:07:42     33s] #1 routable net has only global wires.
[02/27 20:07:42     33s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #Routed net constraints summary:
[02/27 20:07:42     33s] #------------------------------------------------
[02/27 20:07:42     33s] #        Rules   Pref Extra Space   Unconstrained  
[02/27 20:07:42     33s] #------------------------------------------------
[02/27 20:07:42     33s] #      Default                  1               0  
[02/27 20:07:42     33s] #------------------------------------------------
[02/27 20:07:42     33s] #        Total                  1               0  
[02/27 20:07:42     33s] #------------------------------------------------
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #Routing constraints summary of the whole design:
[02/27 20:07:42     33s] #------------------------------------------------
[02/27 20:07:42     33s] #        Rules   Pref Extra Space   Unconstrained  
[02/27 20:07:42     33s] #------------------------------------------------
[02/27 20:07:42     33s] #      Default                  1             217  
[02/27 20:07:42     33s] #------------------------------------------------
[02/27 20:07:42     33s] #        Total                  1             217  
[02/27 20:07:42     33s] #------------------------------------------------
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] ### cal_base_flow starts on Sat Feb 27 20:07:42 2021 with memory = 717.57 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### init_flow_edge starts on Sat Feb 27 20:07:42 2021 with memory = 717.57 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:717.6 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### cal_flow starts on Sat Feb 27 20:07:42 2021 with memory = 717.57 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:717.6 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:717.6 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### report_overcon starts on Sat Feb 27 20:07:42 2021 with memory = 717.59 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #                 OverCon          
[02/27 20:07:42     33s] #                  #Gcell    %Gcell
[02/27 20:07:42     33s] #     Layer           (1)   OverCon
[02/27 20:07:42     33s] #  --------------------------------
[02/27 20:07:42     33s] #  metal1        0(0.00%)   (0.00%)
[02/27 20:07:42     33s] #  metal2        0(0.00%)   (0.00%)
[02/27 20:07:42     33s] #  metal3        0(0.00%)   (0.00%)
[02/27 20:07:42     33s] #  metal4        0(0.00%)   (0.00%)
[02/27 20:07:42     33s] #  metal5        0(0.00%)   (0.00%)
[02/27 20:07:42     33s] #  metal6        0(0.00%)   (0.00%)
[02/27 20:07:42     33s] #  metal7        0(0.00%)   (0.00%)
[02/27 20:07:42     33s] #  metal8        0(0.00%)   (0.00%)
[02/27 20:07:42     33s] #  metal9        0(0.00%)   (0.00%)
[02/27 20:07:42     33s] #  metal10       0(0.00%)   (0.00%)
[02/27 20:07:42     33s] #  --------------------------------
[02/27 20:07:42     33s] #     Total      0(0.00%)   (0.00%)
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/27 20:07:42     33s] #  Overflow after GR: 0.00% H + 0.00% V
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:717.6 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### cal_base_flow starts on Sat Feb 27 20:07:42 2021 with memory = 717.60 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### init_flow_edge starts on Sat Feb 27 20:07:42 2021 with memory = 717.60 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:717.6 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### cal_flow starts on Sat Feb 27 20:07:42 2021 with memory = 717.60 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:717.6 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:717.6 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### export_cong_map starts on Sat Feb 27 20:07:42 2021 with memory = 717.60 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### PDZT_Export::export_cong_map starts on Sat Feb 27 20:07:42 2021 with memory = 717.61 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:717.6 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:717.6 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### import_cong_map starts on Sat Feb 27 20:07:42 2021 with memory = 717.61 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:717.6 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### update starts on Sat Feb 27 20:07:42 2021 with memory = 717.61 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] #Complete Global Routing.
[02/27 20:07:42     33s] #Total number of nets with non-default rule or having extra spacing = 1
[02/27 20:07:42     33s] #Total wire length = 130 um.
[02/27 20:07:42     33s] #Total half perimeter of net bounding box = 42 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal1 = 0 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal2 = 4 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal3 = 63 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal4 = 63 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal5 = 0 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal6 = 0 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal7 = 0 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal8 = 0 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal9 = 0 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal10 = 0 um.
[02/27 20:07:42     33s] #Total number of vias = 92
[02/27 20:07:42     33s] #Up-Via Summary (total 92):
[02/27 20:07:42     33s] #           
[02/27 20:07:42     33s] #-----------------------
[02/27 20:07:42     33s] # metal1             34
[02/27 20:07:42     33s] # metal2             32
[02/27 20:07:42     33s] # metal3             26
[02/27 20:07:42     33s] #-----------------------
[02/27 20:07:42     33s] #                    92 
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] ### update cpu:00:00:00, real:00:00:00, mem:718.1 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### report_overcon starts on Sat Feb 27 20:07:42 2021 with memory = 718.06 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:718.1 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### report_overcon starts on Sat Feb 27 20:07:42 2021 with memory = 718.06 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] #Max overcon = 0 track.
[02/27 20:07:42     33s] #Total overcon = 0.00%.
[02/27 20:07:42     33s] #Worst layer Gcell overcon rate = 0.00%.
[02/27 20:07:42     33s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:718.1 MB, peak:790.8 MB
[02/27 20:07:42     33s] ### route_end cpu:00:00:00, real:00:00:00, mem:718.1 MB, peak:790.8 MB
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #Global routing statistics:
[02/27 20:07:42     33s] #Cpu time = 00:00:00
[02/27 20:07:42     33s] #Elapsed time = 00:00:00
[02/27 20:07:42     33s] #Increased memory = 2.09 (MB)
[02/27 20:07:42     33s] #Total memory = 718.07 (MB)
[02/27 20:07:42     33s] #Peak memory = 790.83 (MB)
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #Finished global routing on Sat Feb 27 20:07:42 2021
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #reading routing guides ......
[02/27 20:07:42     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 717.65 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] #Start Track Assignment.
[02/27 20:07:42     33s] #Done with 20 horizontal wires in 1 hboxes and 26 vertical wires in 1 hboxes.
[02/27 20:07:42     33s] #Done with 20 horizontal wires in 1 hboxes and 26 vertical wires in 1 hboxes.
[02/27 20:07:42     33s] #Complete Track Assignment.
[02/27 20:07:42     33s] #Total number of nets with non-default rule or having extra spacing = 1
[02/27 20:07:42     33s] #Total wire length = 140 um.
[02/27 20:07:42     33s] #Total half perimeter of net bounding box = 42 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal1 = 11 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal2 = 4 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal3 = 60 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal4 = 65 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal5 = 0 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal6 = 0 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal7 = 0 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal8 = 0 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal9 = 0 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal10 = 0 um.
[02/27 20:07:42     33s] #Total number of vias = 92
[02/27 20:07:42     33s] #Up-Via Summary (total 92):
[02/27 20:07:42     33s] #           
[02/27 20:07:42     33s] #-----------------------
[02/27 20:07:42     33s] # metal1             34
[02/27 20:07:42     33s] # metal2             32
[02/27 20:07:42     33s] # metal3             26
[02/27 20:07:42     33s] #-----------------------
[02/27 20:07:42     33s] #                    92 
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 718.96 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/27 20:07:42     33s] #Cpu time = 00:00:00
[02/27 20:07:42     33s] #Elapsed time = 00:00:00
[02/27 20:07:42     33s] #Increased memory = 10.62 (MB)
[02/27 20:07:42     33s] #Total memory = 719.16 (MB)
[02/27 20:07:42     33s] #Peak memory = 790.83 (MB)
[02/27 20:07:42     33s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 14000 ( 7.00000 um)
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #Start Detail Routing..
[02/27 20:07:42     33s] #start initial detail routing ...
[02/27 20:07:42     33s] ### Design has 0 dirty nets, has valid drcs
[02/27 20:07:42     33s] # ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
[02/27 20:07:42     33s] #   number of violations = 0
[02/27 20:07:42     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 755.18 (MB), peak = 790.83 (MB)
[02/27 20:07:42     33s] #Complete Detail Routing.
[02/27 20:07:42     33s] #Total number of nets with non-default rule or having extra spacing = 1
[02/27 20:07:42     33s] #Total wire length = 134 um.
[02/27 20:07:42     33s] #Total half perimeter of net bounding box = 42 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal1 = 0 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal2 = 1 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal3 = 59 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal4 = 73 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal5 = 0 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal6 = 0 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal7 = 0 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal8 = 0 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal9 = 0 um.
[02/27 20:07:42     33s] #Total wire length on LAYER metal10 = 0 um.
[02/27 20:07:42     33s] #Total number of vias = 101
[02/27 20:07:42     33s] #Up-Via Summary (total 101):
[02/27 20:07:42     33s] #           
[02/27 20:07:42     33s] #-----------------------
[02/27 20:07:42     33s] # metal1             34
[02/27 20:07:42     33s] # metal2             34
[02/27 20:07:42     33s] # metal3             33
[02/27 20:07:42     33s] #-----------------------
[02/27 20:07:42     33s] #                   101 
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #Total number of DRC violations = 0
[02/27 20:07:42     33s] #Cpu time = 00:00:00
[02/27 20:07:42     33s] #Elapsed time = 00:00:00
[02/27 20:07:42     33s] #Increased memory = 5.73 (MB)
[02/27 20:07:42     33s] #Total memory = 724.91 (MB)
[02/27 20:07:42     33s] #Peak memory = 790.83 (MB)
[02/27 20:07:42     33s] #detailRoute Statistics:
[02/27 20:07:42     33s] #Cpu time = 00:00:00
[02/27 20:07:42     33s] #Elapsed time = 00:00:00
[02/27 20:07:42     33s] #Increased memory = 5.74 (MB)
[02/27 20:07:42     33s] #Total memory = 724.91 (MB)
[02/27 20:07:42     33s] #Peak memory = 790.83 (MB)
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] #globalDetailRoute statistics:
[02/27 20:07:42     33s] #Cpu time = 00:00:01
[02/27 20:07:42     33s] #Elapsed time = 00:00:01
[02/27 20:07:42     33s] #Increased memory = 31.15 (MB)
[02/27 20:07:42     33s] #Total memory = 733.98 (MB)
[02/27 20:07:42     33s] #Peak memory = 790.83 (MB)
[02/27 20:07:42     33s] #Number of warnings = 91
[02/27 20:07:42     33s] #Total number of warnings = 93
[02/27 20:07:42     33s] #Number of fails = 0
[02/27 20:07:42     33s] #Total number of fails = 0
[02/27 20:07:42     33s] #Complete globalDetailRoute on Sat Feb 27 20:07:42 2021
[02/27 20:07:42     33s] #
[02/27 20:07:42     33s] ### 
[02/27 20:07:42     33s] ###   Scalability Statistics
[02/27 20:07:42     33s] ### 
[02/27 20:07:42     33s] ### --------------------------------+----------------+----------------+----------------+
[02/27 20:07:42     33s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[02/27 20:07:42     33s] ### --------------------------------+----------------+----------------+----------------+
[02/27 20:07:42     33s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/27 20:07:42     33s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/27 20:07:42     33s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/27 20:07:42     33s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/27 20:07:42     33s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/27 20:07:42     33s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/27 20:07:42     33s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[02/27 20:07:42     33s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[02/27 20:07:42     33s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[02/27 20:07:42     33s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[02/27 20:07:42     33s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[02/27 20:07:42     33s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[02/27 20:07:42     33s] ### --------------------------------+----------------+----------------+----------------+
[02/27 20:07:42     33s] ### 
[02/27 20:07:42     33s] % End globalDetailRoute (date=02/27 20:07:42, total cpu=0:00:01.1, real=0:00:01.0, peak res=734.0M, current mem=734.0M)
[02/27 20:07:42     33s]         NanoRoute done. (took cpu=0:00:01.2 real=0:00:01.2)
[02/27 20:07:42     33s]       Clock detailed routing done.
[02/27 20:07:42     33s] Checking guided vs. routed lengths for 1 nets...
[02/27 20:07:42     33s] 
[02/27 20:07:42     33s] **ERROR: (IMPCCOPT-5054):	Net clk is not completely connected after routing.
      
[02/27 20:07:42     33s]       Guided max path lengths
[02/27 20:07:42     33s]       =======================
[02/27 20:07:42     33s]       
[02/27 20:07:42     33s]       ---------------------------------------
[02/27 20:07:42     33s]       From (um)    To (um)    Number of paths
[02/27 20:07:42     33s]       ---------------------------------------
[02/27 20:07:42     33s]        35.000      40.000            1
[02/27 20:07:42     33s]       ---------------------------------------
[02/27 20:07:42     33s]       
[02/27 20:07:42     33s]       Deviation of routing from guided max path lengths
[02/27 20:07:42     33s]       =================================================
[02/27 20:07:42     33s]       
[02/27 20:07:42     33s]       -------------------------------------
[02/27 20:07:42     33s]       From (%)    To (%)    Number of paths
[02/27 20:07:42     33s]       -------------------------------------
[02/27 20:07:42     33s]       below       0.000            1
[02/27 20:07:42     33s]        0.000      1.000            0
[02/27 20:07:42     33s]       -------------------------------------
[02/27 20:07:42     33s]       
[02/27 20:07:42     33s] Set FIXED routing status on 1 net(s)
[02/27 20:07:42     33s]     Routing using NR in eGR->NR Step done.
[02/27 20:07:42     33s] Net route status summary:
[02/27 20:07:42     33s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 20:07:42     33s]   Non-clock:   254 (unrouted=254, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 20:07:42     33s] 
[02/27 20:07:42     33s] CCOPT: Done with clock implementation routing.
[02/27 20:07:42     33s] 
[02/27 20:07:42     33s] 
[02/27 20:07:42     33s] CCOpt: Starting congestion repair using flow wrapper.
[02/27 20:07:42     33s]     Congestion Repair...
[02/27 20:07:42     33s] 
[02/27 20:07:42     33s] Starting congestion repair ...
[02/27 20:07:42     33s] User Input Parameters:
[02/27 20:07:42     33s] - Congestion Driven    : On
[02/27 20:07:42     33s] - Timing Driven        : Off
[02/27 20:07:42     33s] - Area-Violation Based : On
[02/27 20:07:42     33s] - Start Rollback Level : -5
[02/27 20:07:42     33s] - Legalized            : On
[02/27 20:07:42     33s] - Window Based         : Off
[02/27 20:07:42     33s] - eDen incr mode       : Off
[02/27 20:07:42     33s] 
[02/27 20:07:42     33s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:913.5M
[02/27 20:07:42     33s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.008, MEM:913.5M
[02/27 20:07:42     33s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:913.5M
[02/27 20:07:42     33s] Starting Early Global Route congestion estimation: mem = 913.5M
[02/27 20:07:42     33s] (I)       Reading DB...
[02/27 20:07:42     33s] (I)       Read data from FE... (mem=913.5M)
[02/27 20:07:42     33s] (I)       Read nodes and places... (mem=913.5M)
[02/27 20:07:42     33s] (I)       Done Read nodes and places (cpu=0.000s, mem=913.5M)
[02/27 20:07:42     33s] (I)       Read nets... (mem=913.5M)
[02/27 20:07:42     33s] (I)       Done Read nets (cpu=0.000s, mem=913.5M)
[02/27 20:07:42     33s] (I)       Done Read data from FE (cpu=0.000s, mem=913.5M)
[02/27 20:07:42     33s] (I)       before initializing RouteDB syMemory usage = 913.5 MB
[02/27 20:07:42     33s] (I)       congestionReportName   : 
[02/27 20:07:42     33s] (I)       layerRangeFor2DCongestion : 
[02/27 20:07:42     33s] (I)       buildTerm2TermWires    : 1
[02/27 20:07:42     33s] (I)       doTrackAssignment      : 1
[02/27 20:07:42     33s] (I)       dumpBookshelfFiles     : 0
[02/27 20:07:42     33s] (I)       numThreads             : 1
[02/27 20:07:42     33s] (I)       bufferingAwareRouting  : false
[02/27 20:07:42     33s] [NR-eGR] honorMsvRouteConstraint: false
[02/27 20:07:42     33s] (I)       honorPin               : false
[02/27 20:07:42     33s] (I)       honorPinGuide          : true
[02/27 20:07:42     33s] (I)       honorPartition         : false
[02/27 20:07:42     33s] (I)       honorPartitionAllowFeedthru: false
[02/27 20:07:42     33s] (I)       allowPartitionCrossover: false
[02/27 20:07:42     33s] (I)       honorSingleEntry       : true
[02/27 20:07:42     33s] (I)       honorSingleEntryStrong : true
[02/27 20:07:42     33s] (I)       handleViaSpacingRule   : false
[02/27 20:07:42     33s] (I)       handleEolSpacingRule   : false
[02/27 20:07:42     33s] (I)       PDConstraint           : none
[02/27 20:07:42     33s] (I)       expBetterNDRHandling   : false
[02/27 20:07:42     33s] [NR-eGR] honorClockSpecNDR      : 0
[02/27 20:07:42     33s] (I)       routingEffortLevel     : 3
[02/27 20:07:42     33s] (I)       effortLevel            : standard
[02/27 20:07:42     33s] [NR-eGR] minRouteLayer          : 2
[02/27 20:07:42     33s] [NR-eGR] maxRouteLayer          : 127
[02/27 20:07:42     33s] (I)       relaxedTopLayerCeiling : 127
[02/27 20:07:42     33s] (I)       relaxedBottomLayerFloor: 2
[02/27 20:07:42     33s] (I)       numRowsPerGCell        : 1
[02/27 20:07:42     33s] (I)       speedUpLargeDesign     : 0
[02/27 20:07:42     33s] (I)       multiThreadingTA       : 1
[02/27 20:07:42     33s] (I)       optimizationMode       : false
[02/27 20:07:42     33s] (I)       routeSecondPG          : false
[02/27 20:07:42     33s] (I)       scenicRatioForLayerRelax: 0.00
[02/27 20:07:42     33s] (I)       detourLimitForLayerRelax: 0.00
[02/27 20:07:42     33s] (I)       punchThroughDistance   : 500.00
[02/27 20:07:42     33s] (I)       scenicBound            : 1.15
[02/27 20:07:42     33s] (I)       maxScenicToAvoidBlk    : 100.00
[02/27 20:07:42     33s] (I)       source-to-sink ratio   : 0.00
[02/27 20:07:42     33s] (I)       targetCongestionRatioH : 1.00
[02/27 20:07:42     33s] (I)       targetCongestionRatioV : 1.00
[02/27 20:07:42     33s] (I)       layerCongestionRatio   : 0.70
[02/27 20:07:42     33s] (I)       m1CongestionRatio      : 0.10
[02/27 20:07:42     33s] (I)       m2m3CongestionRatio    : 0.70
[02/27 20:07:42     33s] (I)       localRouteEffort       : 1.00
[02/27 20:07:42     33s] (I)       numSitesBlockedByOneVia: 8.00
[02/27 20:07:42     33s] (I)       supplyScaleFactorH     : 1.00
[02/27 20:07:42     33s] (I)       supplyScaleFactorV     : 1.00
[02/27 20:07:42     33s] (I)       highlight3DOverflowFactor: 0.00
[02/27 20:07:42     33s] (I)       routeVias              : 
[02/27 20:07:42     33s] (I)       readTROption           : true
[02/27 20:07:42     33s] (I)       extraSpacingFactor     : 1.00
[02/27 20:07:42     33s] [NR-eGR] numTracksPerClockWire  : 0
[02/27 20:07:42     33s] (I)       routeSelectedNetsOnly  : false
[02/27 20:07:42     33s] (I)       clkNetUseMaxDemand     : false
[02/27 20:07:42     33s] (I)       extraDemandForClocks   : 0
[02/27 20:07:42     33s] (I)       steinerRemoveLayers    : false
[02/27 20:07:42     33s] (I)       demoteLayerScenicScale : 1.00
[02/27 20:07:42     33s] (I)       nonpreferLayerCostScale : 100.00
[02/27 20:07:42     33s] (I)       similarTopologyRoutingFast : false
[02/27 20:07:42     33s] (I)       spanningTreeRefinement : false
[02/27 20:07:42     33s] (I)       spanningTreeRefinementAlpha : -1.00
[02/27 20:07:42     33s] (I)       starting read tracks
[02/27 20:07:42     33s] (I)       build grid graph
[02/27 20:07:42     33s] (I)       build grid graph start
[02/27 20:07:42     33s] [NR-eGR] metal1 has no routable track
[02/27 20:07:42     33s] [NR-eGR] metal2 has single uniform track structure
[02/27 20:07:42     33s] [NR-eGR] metal3 has single uniform track structure
[02/27 20:07:42     33s] [NR-eGR] metal4 has single uniform track structure
[02/27 20:07:42     33s] [NR-eGR] metal5 has single uniform track structure
[02/27 20:07:42     33s] [NR-eGR] metal6 has single uniform track structure
[02/27 20:07:42     33s] [NR-eGR] metal7 has single uniform track structure
[02/27 20:07:42     33s] [NR-eGR] metal8 has single uniform track structure
[02/27 20:07:42     33s] [NR-eGR] metal9 has single uniform track structure
[02/27 20:07:42     33s] [NR-eGR] metal10 has single uniform track structure
[02/27 20:07:42     33s] (I)       build grid graph end
[02/27 20:07:42     33s] (I)       ===========================================================================
[02/27 20:07:42     33s] (I)       == Report All Rule Vias ==
[02/27 20:07:42     33s] (I)       ===========================================================================
[02/27 20:07:42     33s] (I)        Via Rule : (Default)
[02/27 20:07:42     33s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/27 20:07:42     33s] (I)       ---------------------------------------------------------------------------
[02/27 20:07:42     33s] (I)        1    9 : via1_8                      8 : via1_7                   
[02/27 20:07:42     33s] (I)        2   10 : via2_8                     12 : via2_5                   
[02/27 20:07:42     33s] (I)        3   19 : via3_2                     19 : via3_2                   
[02/27 20:07:42     33s] (I)        4   22 : via4_0                     22 : via4_0                   
[02/27 20:07:42     33s] (I)        5   23 : via5_0                     23 : via5_0                   
[02/27 20:07:42     33s] (I)        6   24 : via6_0                     24 : via6_0                   
[02/27 20:07:42     33s] (I)        7   25 : via7_0                     25 : via7_0                   
[02/27 20:07:42     33s] (I)        8   26 : via8_0                     26 : via8_0                   
[02/27 20:07:42     33s] (I)        9   27 : via9_0                     27 : via9_0                   
[02/27 20:07:42     33s] (I)       10    0 : ---                         0 : ---                      
[02/27 20:07:42     33s] (I)       ===========================================================================
[02/27 20:07:42     33s] [NR-eGR] Read 974 PG shapes in 0.000 seconds
[02/27 20:07:42     33s] 
[02/27 20:07:42     33s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=974 numBumpBlks=0 numBoundaryFakeBlks=0
[02/27 20:07:42     33s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/27 20:07:42     33s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 118
[02/27 20:07:42     33s] (I)       readDataFromPlaceDB
[02/27 20:07:42     33s] (I)       Read net information..
[02/27 20:07:42     33s] [NR-eGR] Read numTotalNets=218  numIgnoredNets=1
[02/27 20:07:42     33s] (I)       Read testcase time = 0.000 seconds
[02/27 20:07:42     33s] 
[02/27 20:07:42     33s] (I)       early_global_route_priority property id does not exist.
[02/27 20:07:42     33s] (I)       Start initializing grid graph
[02/27 20:07:42     33s] (I)       End initializing grid graph
[02/27 20:07:42     33s] (I)       Model blockages into capacity
[02/27 20:07:42     33s] (I)       Read Num Blocks=974  Num Prerouted Wires=118  Num CS=0
[02/27 20:07:42     33s] (I)       Num blockages on layer 1: 170
[02/27 20:07:42     33s] (I)       Num blockages on layer 2: 170
[02/27 20:07:42     33s] (I)       Num blockages on layer 3: 170
[02/27 20:07:42     33s] (I)       Num blockages on layer 4: 170
[02/27 20:07:42     33s] (I)       Num blockages on layer 5: 190
[02/27 20:07:42     33s] (I)       Num blockages on layer 6: 104
[02/27 20:07:42     33s] (I)       Num blockages on layer 7: 0
[02/27 20:07:42     33s] (I)       Num blockages on layer 8: 0
[02/27 20:07:42     33s] (I)       Num blockages on layer 9: 0
[02/27 20:07:42     33s] (I)       Modeling time = 0.000 seconds
[02/27 20:07:42     33s] 
[02/27 20:07:42     33s] (I)       Number of ignored nets = 1
[02/27 20:07:42     33s] (I)       Number of fixed nets = 1.  Ignored: Yes
[02/27 20:07:42     33s] (I)       Number of clock nets = 1.  Ignored: No
[02/27 20:07:42     33s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/27 20:07:42     33s] (I)       Number of special nets = 0.  Ignored: Yes
[02/27 20:07:42     33s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/27 20:07:42     33s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/27 20:07:42     33s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/27 20:07:42     33s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/27 20:07:42     33s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/27 20:07:42     33s] (I)       Before initializing earlyGlobalRoute syMemory usage = 913.5 MB
[02/27 20:07:42     33s] (I)       Ndr track 0 does not exist
[02/27 20:07:42     33s] (I)       Ndr track 0 does not exist
[02/27 20:07:42     33s] (I)       Layer1  viaCost=200.00
[02/27 20:07:42     33s] (I)       Layer2  viaCost=200.00
[02/27 20:07:42     33s] (I)       Layer3  viaCost=100.00
[02/27 20:07:42     33s] (I)       Layer4  viaCost=100.00
[02/27 20:07:42     33s] (I)       Layer5  viaCost=100.00
[02/27 20:07:42     33s] (I)       Layer6  viaCost=100.00
[02/27 20:07:42     33s] (I)       Layer7  viaCost=100.00
[02/27 20:07:42     33s] (I)       Layer8  viaCost=100.00
[02/27 20:07:42     33s] (I)       Layer9  viaCost=100.00
[02/27 20:07:42     33s] (I)       ---------------------Grid Graph Info--------------------
[02/27 20:07:42     33s] (I)       Routing area        : (2760, 2520) - (64600, 61040)
[02/27 20:07:42     33s] (I)       Core area           : (8360, 8120) - (56240, 52920)
[02/27 20:07:42     33s] (I)       Site width          :   380  (dbu)
[02/27 20:07:42     33s] (I)       Row height          :  2800  (dbu)
[02/27 20:07:42     33s] (I)       GCell width         :  2800  (dbu)
[02/27 20:07:42     33s] (I)       GCell height        :  2800  (dbu)
[02/27 20:07:42     33s] (I)       Grid                :    23    21    10
[02/27 20:07:42     33s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/27 20:07:42     33s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/27 20:07:42     33s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/27 20:07:42     33s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/27 20:07:42     33s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/27 20:07:42     33s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/27 20:07:42     33s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[02/27 20:07:42     33s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[02/27 20:07:42     33s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/27 20:07:42     33s] (I)       Total num of tracks :     0   170   218   114   109   114    36    38    19    19
[02/27 20:07:42     33s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/27 20:07:42     33s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/27 20:07:42     33s] (I)       --------------------------------------------------------
[02/27 20:07:42     33s] 
[02/27 20:07:42     33s] [NR-eGR] ============ Routing rule table ============
[02/27 20:07:42     33s] [NR-eGR] Rule id: 0  Nets: 0 
[02/27 20:07:42     33s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[02/27 20:07:42     33s] (I)       Pitch:  L1=540  L2=560  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[02/27 20:07:42     33s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[02/27 20:07:42     33s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/27 20:07:42     33s] [NR-eGR] Rule id: 1  Nets: 217 
[02/27 20:07:42     33s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/27 20:07:42     33s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[02/27 20:07:42     33s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/27 20:07:42     33s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/27 20:07:42     33s] [NR-eGR] ========================================
[02/27 20:07:42     33s] [NR-eGR] 
[02/27 20:07:42     33s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/27 20:07:42     33s] (I)       blocked tracks on layer2 : = 578 / 3570 (16.19%)
[02/27 20:07:42     33s] (I)       blocked tracks on layer3 : = 222 / 5014 (4.43%)
[02/27 20:07:42     33s] (I)       blocked tracks on layer4 : = 494 / 2394 (20.63%)
[02/27 20:07:42     33s] (I)       blocked tracks on layer5 : = 254 / 2507 (10.13%)
[02/27 20:07:42     33s] (I)       blocked tracks on layer6 : = 1089 / 2394 (45.49%)
[02/27 20:07:42     33s] (I)       blocked tracks on layer7 : = 456 / 828 (55.07%)
[02/27 20:07:42     33s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[02/27 20:07:42     33s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[02/27 20:07:42     33s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[02/27 20:07:42     33s] (I)       After initializing earlyGlobalRoute syMemory usage = 913.5 MB
[02/27 20:07:42     33s] (I)       Loading and dumping file time : 0.01 seconds
[02/27 20:07:42     33s] (I)       ============= Initialization =============
[02/27 20:07:42     33s] (I)       totalPins=707  totalGlobalPin=658 (93.07%)
[02/27 20:07:42     33s] (I)       total 2D Cap : 16015 = (7941 H, 8074 V)
[02/27 20:07:42     33s] [NR-eGR] Layer group 1: route 217 net(s) in layer range [2, 10]
[02/27 20:07:42     33s] (I)       ============  Phase 1a Route ============
[02/27 20:07:42     33s] (I)       Phase 1a runs 0.00 seconds
[02/27 20:07:42     33s] (I)       Usage: 1149 = (496 H, 653 V) = (6.25% H, 8.09% V) = (6.944e+02um H, 9.142e+02um V)
[02/27 20:07:42     33s] (I)       
[02/27 20:07:42     33s] (I)       ============  Phase 1b Route ============
[02/27 20:07:42     33s] (I)       Usage: 1149 = (496 H, 653 V) = (6.25% H, 8.09% V) = (6.944e+02um H, 9.142e+02um V)
[02/27 20:07:42     33s] (I)       
[02/27 20:07:42     33s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.59% V. EstWL: 1.608600e+03um
[02/27 20:07:42     33s] (I)       ============  Phase 1c Route ============
[02/27 20:07:42     33s] (I)       Usage: 1149 = (496 H, 653 V) = (6.25% H, 8.09% V) = (6.944e+02um H, 9.142e+02um V)
[02/27 20:07:42     33s] (I)       
[02/27 20:07:42     33s] (I)       ============  Phase 1d Route ============
[02/27 20:07:42     33s] (I)       Usage: 1149 = (496 H, 653 V) = (6.25% H, 8.09% V) = (6.944e+02um H, 9.142e+02um V)
[02/27 20:07:42     33s] (I)       
[02/27 20:07:42     33s] (I)       ============  Phase 1e Route ============
[02/27 20:07:42     33s] (I)       Phase 1e runs 0.00 seconds
[02/27 20:07:42     33s] (I)       Usage: 1149 = (496 H, 653 V) = (6.25% H, 8.09% V) = (6.944e+02um H, 9.142e+02um V)
[02/27 20:07:42     33s] (I)       
[02/27 20:07:42     33s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.59% V. EstWL: 1.608600e+03um
[02/27 20:07:42     33s] [NR-eGR] 
[02/27 20:07:42     33s] (I)       ============  Phase 1l Route ============
[02/27 20:07:42     33s] (I)       Phase 1l runs 0.00 seconds
[02/27 20:07:42     33s] (I)       
[02/27 20:07:42     33s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/27 20:07:42     33s] [NR-eGR]                        OverCon            
[02/27 20:07:42     33s] [NR-eGR]                         #Gcell     %Gcell
[02/27 20:07:42     33s] [NR-eGR]       Layer                (1)    OverCon 
[02/27 20:07:42     33s] [NR-eGR] ----------------------------------------------
[02/27 20:07:42     33s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:42     33s] [NR-eGR]  metal2  (2)         1( 0.22%)   ( 0.22%) 
[02/27 20:07:42     33s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:42     33s] [NR-eGR]  metal4  (4)         1( 0.23%)   ( 0.23%) 
[02/27 20:07:42     33s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:42     33s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:42     33s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:42     33s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:42     33s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:42     33s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:42     33s] [NR-eGR] ----------------------------------------------
[02/27 20:07:42     33s] [NR-eGR] Total                2( 0.05%)   ( 0.05%) 
[02/27 20:07:42     33s] [NR-eGR] 
[02/27 20:07:42     33s] (I)       Total Global Routing Runtime: 0.00 seconds
[02/27 20:07:42     33s] (I)       total 2D Cap : 16170 = (7993 H, 8177 V)
[02/27 20:07:42     33s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/27 20:07:42     33s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/27 20:07:42     33s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 913.5M
[02/27 20:07:42     33s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.015, MEM:913.5M
[02/27 20:07:42     33s] OPERPROF: Starting HotSpotCal at level 1, MEM:913.5M
[02/27 20:07:42     33s] [hotspot] +------------+---------------+---------------+
[02/27 20:07:42     33s] [hotspot] |            |   max hotspot | total hotspot |
[02/27 20:07:42     33s] [hotspot] +------------+---------------+---------------+
[02/27 20:07:42     33s] [hotspot] | normalized |          0.00 |          0.00 |
[02/27 20:07:42     33s] [hotspot] +------------+---------------+---------------+
[02/27 20:07:42     33s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/27 20:07:42     33s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/27 20:07:42     33s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:929.5M
[02/27 20:07:42     33s] 
[02/27 20:07:42     33s] === incrementalPlace Internal Loop 1 ===
[02/27 20:07:42     33s] Skipped repairing congestion.
[02/27 20:07:42     33s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:929.5M
[02/27 20:07:42     33s] Starting Early Global Route wiring: mem = 929.5M
[02/27 20:07:42     33s] (I)       ============= track Assignment ============
[02/27 20:07:42     33s] (I)       extract Global 3D Wires
[02/27 20:07:42     33s] (I)       Extract Global WL : time=0.00
[02/27 20:07:42     33s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[02/27 20:07:42     33s] (I)       Initialization real time=0.00 seconds
[02/27 20:07:42     33s] (I)       Run Multi-thread track assignment
[02/27 20:07:42     33s] (I)       Kernel real time=0.00 seconds
[02/27 20:07:42     33s] (I)       End Greedy Track Assignment
[02/27 20:07:42     33s] [NR-eGR] --------------------------------------------------------------------------
[02/27 20:07:42     33s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 741
[02/27 20:07:42     33s] [NR-eGR] metal2  (2V) length: 6.187800e+02um, number of vias: 1003
[02/27 20:07:42     33s] [NR-eGR] metal3  (3H) length: 7.676800e+02um, number of vias: 322
[02/27 20:07:42     33s] [NR-eGR] metal4  (4V) length: 4.130150e+02um, number of vias: 52
[02/27 20:07:42     33s] [NR-eGR] metal5  (5H) length: 6.684450e+01um, number of vias: 33
[02/27 20:07:42     33s] [NR-eGR] metal6  (6V) length: 6.618500e+01um, number of vias: 0
[02/27 20:07:42     33s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:42     33s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:42     33s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:42     33s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:42     33s] [NR-eGR] Total length: 1.932504e+03um, number of vias: 2151
[02/27 20:07:42     33s] [NR-eGR] --------------------------------------------------------------------------
[02/27 20:07:42     33s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[02/27 20:07:42     33s] [NR-eGR] --------------------------------------------------------------------------
[02/27 20:07:42     33s] Early Global Route wiring runtime: 0.01 seconds, mem = 929.5M
[02/27 20:07:42     33s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.012, MEM:929.5M
[02/27 20:07:42     33s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[02/27 20:07:42     34s]     Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/27 20:07:42     34s] 
[02/27 20:07:42     34s] CCOpt: Done with congestion repair using flow wrapper.
[02/27 20:07:42     34s] 
[02/27 20:07:42     34s] Net route status summary:
[02/27 20:07:42     34s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 20:07:42     34s]   Non-clock:   254 (unrouted=37, trialRouted=217, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 20:07:42     34s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.5 real=0:00:01.5)
[02/27 20:07:42     34s]   Clock implementation routing done.
[02/27 20:07:42     34s]   Leaving CCOpt scope - extractRC...
[02/27 20:07:42     34s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/27 20:07:42     34s] Extraction called for design 'gcd' of instances=169 and nets=255 using extraction engine 'preRoute' .
[02/27 20:07:42     34s] PreRoute RC Extraction called for design gcd.
[02/27 20:07:42     34s] RC Extraction called in multi-corner(1) mode.
[02/27 20:07:42     34s] RCMode: PreRoute
[02/27 20:07:42     34s]       RC Corner Indexes            0   
[02/27 20:07:42     34s] Capacitance Scaling Factor   : 1.00000 
[02/27 20:07:42     34s] Resistance Scaling Factor    : 1.00000 
[02/27 20:07:42     34s] Clock Cap. Scaling Factor    : 1.00000 
[02/27 20:07:42     34s] Clock Res. Scaling Factor    : 1.00000 
[02/27 20:07:42     34s] Shrink Factor                : 1.00000
[02/27 20:07:42     34s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/27 20:07:42     34s] Using capacitance table file ...
[02/27 20:07:42     34s] Updating RC grid for preRoute extraction ...
[02/27 20:07:42     34s] Initializing multi-corner capacitance tables ... 
[02/27 20:07:43     34s] Initializing multi-corner resistance tables ...
[02/27 20:07:43     34s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 929.543M)
[02/27 20:07:43     34s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/27 20:07:43     34s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/27 20:07:43     34s]   Clock tree timing engine global stage delay update for delay_default:setup.late...
[02/27 20:07:43     34s]   Rebuilding timing graph...
[02/27 20:07:43     34s]   Rebuilding timing graph done.
[02/27 20:07:43     34s] End AAE Lib Interpolated Model. (MEM=939.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:43     34s]   Clock tree timing engine global stage delay update for delay_default:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:43     34s]   Clock DAG stats after routing clock trees:
[02/27 20:07:43     34s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:43     34s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:43     34s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:43     34s]     sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:43     34s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.883fF, total=12.883fF
[02/27 20:07:43     34s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:43     34s]   Clock DAG net violations after routing clock trees: none
[02/27 20:07:43     34s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[02/27 20:07:43     34s]     Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:43     34s]   Primary reporting skew groups after routing clock trees:
[02/27 20:07:43     34s]     skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:43     34s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:43     34s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:43     34s]   Skew group summary after routing clock trees:
[02/27 20:07:43     34s]     skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:43     34s]   Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:43     34s]   CCOpt::Phase::Routing done. (took cpu=0:00:01.8 real=0:00:01.8)
[02/27 20:07:43     34s]   CCOpt::Phase::PostConditioning...
[02/27 20:07:43     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:987.0M
[02/27 20:07:43     34s] #spOpts: N=45 
[02/27 20:07:43     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:988.0M
[02/27 20:07:43     34s] OPERPROF:     Starting CMU at level 3, MEM:988.0M
[02/27 20:07:43     34s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:988.0M
[02/27 20:07:43     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:988.0M
[02/27 20:07:43     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=988.0MB).
[02/27 20:07:43     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:988.0M
[02/27 20:07:43     34s]   Removing CTS place status from clock tree and sinks.
[02/27 20:07:43     34s] Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[02/27 20:07:43     34s]   Switching to inst based legalization.
[02/27 20:07:43     34s]   PostConditioning...
[02/27 20:07:43     34s]     PostConditioning active optimizations:
[02/27 20:07:43     34s]      - DRV fixing with cell sizing and buffering
[02/27 20:07:43     34s]      - Skew fixing with cell sizing
[02/27 20:07:43     34s]     
[02/27 20:07:43     34s]     Currently running CTS, using active skew data
[02/27 20:07:43     34s]     Reset bufferability constraints...
[02/27 20:07:43     34s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[02/27 20:07:43     34s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:43     34s]     Upsizing to fix DRVs...
[02/27 20:07:43     34s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[02/27 20:07:43     34s]     CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/27 20:07:43     34s]     
[02/27 20:07:43     34s]     PRO Statistics: Fix DRVs (initial upsizing):
[02/27 20:07:43     34s]     ============================================
[02/27 20:07:43     34s]     
[02/27 20:07:43     34s]     Cell changes by Net Type:
[02/27 20:07:43     34s]     
[02/27 20:07:43     34s]     ---------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[02/27 20:07:43     34s]     ---------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s]     top                0            0           0            0                    0                  0
[02/27 20:07:43     34s]     trunk              0            0           0            0                    0                  0
[02/27 20:07:43     34s]     leaf               0            0           0            0                    0                  0
[02/27 20:07:43     34s]     ---------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[02/27 20:07:43     34s]     ---------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s]     
[02/27 20:07:43     34s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/27 20:07:43     34s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/27 20:07:43     34s]     
[02/27 20:07:43     34s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[02/27 20:07:43     34s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:43     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:43     34s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:43     34s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:43     34s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.883fF, total=12.883fF
[02/27 20:07:43     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:43     34s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
[02/27 20:07:43     34s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[02/27 20:07:43     34s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:43     34s]     Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
[02/27 20:07:43     34s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:43     34s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:43     34s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:43     34s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[02/27 20:07:43     34s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:43     34s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:43     34s]     Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:43     34s]     Recomputing CTS skew targets...
[02/27 20:07:43     34s]     Resolving skew group constraints...
[02/27 20:07:43     34s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 21 variables and 54 constraints; tolerance 1
[02/27 20:07:43     34s]     Resolving skew group constraints done.
[02/27 20:07:43     34s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:43     34s]     Fixing DRVs...
[02/27 20:07:43     34s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/27 20:07:43     34s]     CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/27 20:07:43     34s]     
[02/27 20:07:43     34s]     PRO Statistics: Fix DRVs (cell sizing):
[02/27 20:07:43     34s]     =======================================
[02/27 20:07:43     34s]     
[02/27 20:07:43     34s]     Cell changes by Net Type:
[02/27 20:07:43     34s]     
[02/27 20:07:43     34s]     ---------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[02/27 20:07:43     34s]     ---------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s]     top                0            0           0            0                    0                  0
[02/27 20:07:43     34s]     trunk              0            0           0            0                    0                  0
[02/27 20:07:43     34s]     leaf               0            0           0            0                    0                  0
[02/27 20:07:43     34s]     ---------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[02/27 20:07:43     34s]     ---------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s]     
[02/27 20:07:43     34s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/27 20:07:43     34s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/27 20:07:43     34s]     
[02/27 20:07:43     34s]     Clock DAG stats PostConditioning after DRV fixing:
[02/27 20:07:43     34s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:43     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:43     34s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:43     34s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:43     34s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.883fF, total=12.883fF
[02/27 20:07:43     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:43     34s]     Clock DAG net violations PostConditioning after DRV fixing: none
[02/27 20:07:43     34s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[02/27 20:07:43     34s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:43     34s]     Primary reporting skew groups PostConditioning after DRV fixing:
[02/27 20:07:43     34s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:43     34s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:43     34s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:43     34s]     Skew group summary PostConditioning after DRV fixing:
[02/27 20:07:43     34s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:43     34s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:43     34s]     Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:43     34s]     Buffering to fix DRVs...
[02/27 20:07:43     34s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/27 20:07:43     34s]     Inserted 0 buffers and inverters.
[02/27 20:07:43     34s] success count. Default: 0, QS: 0, QD: 0, FS: 0
[02/27 20:07:43     34s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[02/27 20:07:43     34s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[02/27 20:07:43     34s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:43     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:43     34s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:43     34s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:43     34s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.883fF, total=12.883fF
[02/27 20:07:43     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:43     34s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[02/27 20:07:43     34s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[02/27 20:07:43     34s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:43     34s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[02/27 20:07:43     34s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:43     34s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:43     34s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:43     34s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[02/27 20:07:43     34s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:43     34s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:43     34s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:43     34s] 
[02/27 20:07:43     34s] Slew Diagnostics: After DRV fixing
[02/27 20:07:43     34s] ==================================
[02/27 20:07:43     34s] 
[02/27 20:07:43     34s] Global Causes:
[02/27 20:07:43     34s] 
[02/27 20:07:43     34s] -----
[02/27 20:07:43     34s] Cause
[02/27 20:07:43     34s] -----
[02/27 20:07:43     34s]   (empty table)
[02/27 20:07:43     34s] -----
[02/27 20:07:43     34s] 
[02/27 20:07:43     34s] Top 5 overslews:
[02/27 20:07:43     34s] 
[02/27 20:07:43     34s] ---------------------------------
[02/27 20:07:43     34s] Overslew    Causes    Driving Pin
[02/27 20:07:43     34s] ---------------------------------
[02/27 20:07:43     34s]   (empty table)
[02/27 20:07:43     34s] ---------------------------------
[02/27 20:07:43     34s] 
[02/27 20:07:43     34s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/27 20:07:43     34s] 
[02/27 20:07:43     34s] -------------------
[02/27 20:07:43     34s] Cause    Occurences
[02/27 20:07:43     34s] -------------------
[02/27 20:07:43     34s]   (empty table)
[02/27 20:07:43     34s] -------------------
[02/27 20:07:43     34s] 
[02/27 20:07:43     34s] Violation diagnostics counts from the 0 nodes that have violations:
[02/27 20:07:43     34s] 
[02/27 20:07:43     34s] -------------------
[02/27 20:07:43     34s] Cause    Occurences
[02/27 20:07:43     34s] -------------------
[02/27 20:07:43     34s]   (empty table)
[02/27 20:07:43     34s] -------------------
[02/27 20:07:43     34s] 
[02/27 20:07:43     34s]     Fixing Skew by cell sizing...
[02/27 20:07:43     34s] Path optimization required 0 stage delay updates 
[02/27 20:07:43     34s]     Resized 0 clock insts to decrease delay.
[02/27 20:07:43     34s] Fixing short paths with downsize only
[02/27 20:07:43     34s] Path optimization required 0 stage delay updates 
[02/27 20:07:43     34s]     Resized 0 clock insts to increase delay.
[02/27 20:07:43     34s]     
[02/27 20:07:43     34s]     PRO Statistics: Fix Skew (cell sizing):
[02/27 20:07:43     34s]     =======================================
[02/27 20:07:43     34s]     
[02/27 20:07:43     34s]     Cell changes by Net Type:
[02/27 20:07:43     34s]     
[02/27 20:07:43     34s]     ---------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[02/27 20:07:43     34s]     ---------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s]     top                0            0           0            0                    0                  0
[02/27 20:07:43     34s]     trunk              0            0           0            0                    0                  0
[02/27 20:07:43     34s]     leaf               0            0           0            0                    0                  0
[02/27 20:07:43     34s]     ---------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[02/27 20:07:43     34s]     ---------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s]     
[02/27 20:07:43     34s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/27 20:07:43     34s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/27 20:07:43     34s]     
[02/27 20:07:43     34s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[02/27 20:07:43     34s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:43     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:43     34s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:43     34s]       sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:43     34s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.883fF, total=12.883fF
[02/27 20:07:43     34s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:43     34s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
[02/27 20:07:43     34s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[02/27 20:07:43     34s]       Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:43     34s]     Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
[02/27 20:07:43     34s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:43     34s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:43     34s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:43     34s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[02/27 20:07:43     34s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:43     34s]     Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:43     34s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:43     34s]     Reconnecting optimized routes...
[02/27 20:07:43     34s]     Reset timing graph...
[02/27 20:07:43     34s] Ignoring AAE DB Resetting ...
[02/27 20:07:43     34s]     Reset timing graph done.
[02/27 20:07:43     34s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:43     34s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[02/27 20:07:43     34s]     Set dirty flag on 0 insts, 0 nets
[02/27 20:07:43     34s]   PostConditioning done.
[02/27 20:07:43     34s] Net route status summary:
[02/27 20:07:43     34s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 20:07:43     34s]   Non-clock:   254 (unrouted=37, trialRouted=217, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 20:07:43     34s]   Update timing and DAG stats after post-conditioning...
[02/27 20:07:43     34s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:43     34s]   Clock tree timing engine global stage delay update for delay_default:setup.late...
[02/27 20:07:43     34s]   Rebuilding timing graph...
[02/27 20:07:43     34s]   Rebuilding timing graph done.
[02/27 20:07:43     34s] End AAE Lib Interpolated Model. (MEM=979.496 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:43     34s]   Clock tree timing engine global stage delay update for delay_default:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:43     34s]   Clock DAG stats after post-conditioning:
[02/27 20:07:43     34s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:43     34s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:43     34s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:43     34s]     sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:43     34s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.883fF, total=12.883fF
[02/27 20:07:43     34s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:43     34s]   Clock DAG net violations after post-conditioning: none
[02/27 20:07:43     34s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[02/27 20:07:43     34s]     Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:43     34s]   Primary reporting skew groups after post-conditioning:
[02/27 20:07:43     34s]     skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:43     34s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:43     34s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:43     34s]   Skew group summary after post-conditioning:
[02/27 20:07:43     34s]     skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:43     34s]   Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:43     34s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 20:07:43     34s]   Setting CTS place status to fixed for clock tree and sinks.
[02/27 20:07:43     34s] numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/27 20:07:43     34s]   Post-balance tidy up or trial balance steps...
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   Clock DAG stats at end of CTS:
[02/27 20:07:43     34s]   ==============================
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   -----------------------------------------------------------
[02/27 20:07:43     34s]   Cell type                     Count    Area     Capacitance
[02/27 20:07:43     34s]   -----------------------------------------------------------
[02/27 20:07:43     34s]   Buffers                         0      0.000       0.000
[02/27 20:07:43     34s]   Inverters                       0      0.000       0.000
[02/27 20:07:43     34s]   Integrated Clock Gates          0      0.000       0.000
[02/27 20:07:43     34s]   Non-Integrated Clock Gates      0      0.000       0.000
[02/27 20:07:43     34s]   Clock Logic                     0      0.000       0.000
[02/27 20:07:43     34s]   All                             0      0.000       0.000
[02/27 20:07:43     34s]   -----------------------------------------------------------
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   Clock DAG wire lengths at end of CTS:
[02/27 20:07:43     34s]   =====================================
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   --------------------
[02/27 20:07:43     34s]   Type     Wire Length
[02/27 20:07:43     34s]   --------------------
[02/27 20:07:43     34s]   Top          0.000
[02/27 20:07:43     34s]   Trunk        0.000
[02/27 20:07:43     34s]   Leaf       127.996
[02/27 20:07:43     34s]   Total      127.996
[02/27 20:07:43     34s]   --------------------
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   Clock DAG capacitances at end of CTS:
[02/27 20:07:43     34s]   =====================================
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   -----------------------------------
[02/27 20:07:43     34s]   Type     Gate      Wire      Total
[02/27 20:07:43     34s]   -----------------------------------
[02/27 20:07:43     34s]   Top       0.000     0.000     0.000
[02/27 20:07:43     34s]   Trunk     0.000     0.000     0.000
[02/27 20:07:43     34s]   Leaf     32.288    12.883    45.171
[02/27 20:07:43     34s]   Total    32.288    12.883    45.171
[02/27 20:07:43     34s]   -----------------------------------
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   Clock DAG sink capacitances at end of CTS:
[02/27 20:07:43     34s]   ==========================================
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   ---------------------------------------------------------
[02/27 20:07:43     34s]   Count    Total     Average    Std. Dev.    Min      Max
[02/27 20:07:43     34s]   ---------------------------------------------------------
[02/27 20:07:43     34s]    34      32.288     0.950       0.000      0.950    0.950
[02/27 20:07:43     34s]   ---------------------------------------------------------
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   Clock DAG net violations at end of CTS:
[02/27 20:07:43     34s]   =======================================
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   None
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   Clock DAG primary half-corner transition distribution at end of CTS:
[02/27 20:07:43     34s]   ====================================================================
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[02/27 20:07:43     34s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s]   Leaf        0.080       1       0.003       0.000      0.003    0.003    {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}         -
[02/27 20:07:43     34s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   Primary reporting skew groups summary at end of CTS:
[02/27 20:07:43     34s]   ====================================================
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s]   Half-corner                 Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/27 20:07:43     34s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s]   delay_default:setup.late    MY_CLK        0.001     0.003     0.002       0.500         0.002           0.002           0.002        0.001     100% {0.001, 0.003}
[02/27 20:07:43     34s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   Skew group summary at end of CTS:
[02/27 20:07:43     34s]   =================================
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s]   Half-corner                 Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/27 20:07:43     34s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s]   delay_default:setup.late    MY_CLK        0.001     0.003     0.002       0.500         0.002           0.002           0.002        0.001     100% {0.001, 0.003}
[02/27 20:07:43     34s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   Found a total of 0 clock tree pins with a slew violation.
[02/27 20:07:43     34s]   
[02/27 20:07:43     34s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 20:07:43     34s] Synthesizing clock trees done.
[02/27 20:07:43     34s] Tidy Up And Update Timing...
[02/27 20:07:43     34s] External - Set all clocks to propagated mode...
[02/27 20:07:43     34s] Innovus updating I/O latencies
[02/27 20:07:43     34s] #################################################################################
[02/27 20:07:43     34s] # Design Stage: PreRoute
[02/27 20:07:43     34s] # Design Name: gcd
[02/27 20:07:43     34s] # Design Mode: 45nm
[02/27 20:07:43     34s] # Analysis Mode: MMMC Non-OCV 
[02/27 20:07:43     34s] # Parasitics Mode: No SPEF/RCDB
[02/27 20:07:43     34s] # Signoff Settings: SI Off 
[02/27 20:07:43     34s] #################################################################################
[02/27 20:07:43     34s] AAE_INFO: 1 threads acquired from CTE.
[02/27 20:07:43     34s] Calculate delays in Single mode...
[02/27 20:07:43     34s] Topological Sorting (REAL = 0:00:00.0, MEM = 987.0M, InitMEM = 987.0M)
[02/27 20:07:43     34s] Start delay calculation (fullDC) (1 T). (MEM=987.035)
[02/27 20:07:43     34s] End AAE Lib Interpolated Model. (MEM=1003.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:43     34s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[02/27 20:07:43     34s] Total number of fetched objects 253
[02/27 20:07:43     34s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:43     34s] End delay calculation. (MEM=1050.93 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 20:07:43     34s] End delay calculation (fullDC). (MEM=1050.93 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 20:07:43     34s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1050.9M) ***
[02/27 20:07:43     34s] Setting all clocks to propagated mode.
[02/27 20:07:43     34s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 20:07:43     34s] Clock DAG stats after update timingGraph:
[02/27 20:07:43     34s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/27 20:07:43     34s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 20:07:43     34s]   cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[02/27 20:07:43     34s]   sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/27 20:07:43     34s]   wire capacitance : top=0.000fF, trunk=0.000fF, leaf=12.883fF, total=12.883fF
[02/27 20:07:43     34s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=127.996um, total=127.996um
[02/27 20:07:43     34s] Clock DAG net violations after update timingGraph: none
[02/27 20:07:43     34s] Clock DAG primary half-corner transition distribution after update timingGraph:
[02/27 20:07:43     34s]   Leaf : target=0.080ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[02/27 20:07:43     34s] Primary reporting skew groups after update timingGraph:
[02/27 20:07:43     34s]   skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:43     34s]       min path sink: dpath_a_reg_out_reg[1]/CK
[02/27 20:07:43     34s]       max path sink: dpath_a_reg_out_reg[14]/CK
[02/27 20:07:43     34s] Skew group summary after update timingGraph:
[02/27 20:07:43     34s]   skew_group MY_CLK: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.001], skew [0.002 vs 0.500], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/27 20:07:43     34s] Clock network insertion delays are now [0.001ns, 0.003ns] average 0.002ns std.dev 0.001ns
[02/27 20:07:43     34s] Logging CTS constraint violations...
[02/27 20:07:43     34s]   No violations found.
[02/27 20:07:43     34s] Logging CTS constraint violations done.
[02/27 20:07:43     34s] Tidy Up And Update Timing done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 20:07:43     34s] Runtime done. (took cpu=0:00:06.9 real=0:00:07.0)
[02/27 20:07:43     34s] Runtime Report Coverage % = 98.7
[02/27 20:07:43     34s] Runtime Summary
[02/27 20:07:43     34s] ===============
[02/27 20:07:43     34s] Clock Runtime:  (56%) Core CTS           3.89 (Init 2.42, Construction 0.87, Implementation 0.22, eGRPC 0.14, PostConditioning 0.13, Other 0.10)
[02/27 20:07:43     34s] Clock Runtime:  (38%) CTS services       2.69 (RefinePlace 0.31, EarlyGlobalClock 0.19, NanoRoute 1.17, ExtractRC 1.02)
[02/27 20:07:43     34s] Clock Runtime:   (5%) Other CTS          0.36 (Init 0.05, CongRepair 0.19, TimingUpdate 0.11, Other 0.00)
[02/27 20:07:43     34s] Clock Runtime: (100%) Total              6.94
[02/27 20:07:43     34s] 
[02/27 20:07:43     34s] 
[02/27 20:07:43     34s] Runtime Summary:
[02/27 20:07:43     34s] ================
[02/27 20:07:43     34s] 
[02/27 20:07:43     34s] -----------------------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s] wall  % time  children  called  name
[02/27 20:07:43     34s] -----------------------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s] 7.03  100.00    7.03      0       
[02/27 20:07:43     34s] 7.03  100.00    6.94      1     Runtime
[02/27 20:07:43     34s] 1.37   19.45    1.37      1     CCOpt::Phase::Initialization
[02/27 20:07:43     34s] 1.37   19.45    1.37      1       Check Prerequisites
[02/27 20:07:43     34s] 0.01    0.21    0.00      1         Leaving CCOpt scope - CheckPlace
[02/27 20:07:43     34s] 1.35   19.21    0.00      1         Validating CTS configuration
[02/27 20:07:43     34s] 0.00    0.04    0.00      2           Checking module port directions
[02/27 20:07:43     34s] 0.00    0.03    0.00      2             Leaving CCOpt scope
[02/27 20:07:43     34s] 0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[02/27 20:07:43     34s] 1.07   15.14    1.06      1     CCOpt::Phase::PreparingToBalance
[02/27 20:07:43     34s] 0.04    0.57    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[02/27 20:07:43     34s] 0.04    0.52    0.00      1       Legalization setup
[02/27 20:07:43     34s] 0.98   13.98    0.00      1       Validating CTS configuration
[02/27 20:07:43     34s] 0.05    0.64    0.00      1     Preparing To Balance
[02/27 20:07:43     34s] 1.25   17.78    1.25      1     CCOpt::Phase::Construction
[02/27 20:07:43     34s] 1.18   16.81    1.18      1       Stage::Clustering
[02/27 20:07:43     34s] 0.25    3.59    0.24      1         Clustering
[02/27 20:07:43     34s] 0.00    0.01    0.00      1           Initialize for clustering
[02/27 20:07:43     34s] 0.04    0.52    0.00      1           Bottom-up phase
[02/27 20:07:43     34s] 0.20    2.89    0.16      1           Legalizing clock trees
[02/27 20:07:43     34s] 0.12    1.73    0.00      1             Leaving CCOpt scope - ClockRefiner
[02/27 20:07:43     34s] 0.04    0.50    0.00      1             Clock tree timing engine global stage delay update for delay_default:setup.late
[02/27 20:07:43     34s] 0.93   13.19    0.29      1         Update congestion based capacitance
[02/27 20:07:43     34s] 0.26    3.68    0.00      1           Leaving CCOpt scope - extractRC
[02/27 20:07:43     34s] 0.03    0.41    0.00      1           Clock tree timing engine global stage delay update for delay_default:setup.late
[02/27 20:07:43     34s] 0.01    0.20    0.01      1       Stage::DRV Fixing
[02/27 20:07:43     34s] 0.01    0.10    0.00      1         Fixing clock tree slew time and max cap violations
[02/27 20:07:43     34s] 0.01    0.10    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[02/27 20:07:43     34s] 0.05    0.76    0.05      1       Stage::Insertion Delay Reduction
[02/27 20:07:43     34s] 0.01    0.07    0.00      1         Removing unnecessary root buffering
[02/27 20:07:43     34s] 0.01    0.07    0.00      1         Removing unconstrained drivers
[02/27 20:07:43     34s] 0.03    0.42    0.00      1         Reducing insertion delay 1
[02/27 20:07:43     34s] 0.01    0.09    0.00      1         Removing longest path buffering
[02/27 20:07:43     34s] 0.01    0.09    0.00      1         Reducing insertion delay 2
[02/27 20:07:43     34s] 0.55    7.81    0.55      1     CCOpt::Phase::Implementation
[02/27 20:07:43     34s] 0.03    0.36    0.02      1       Stage::Reducing Power
[02/27 20:07:43     34s] 0.01    0.16    0.00      1         Improving clock tree routing
[02/27 20:07:43     34s] 0.01    0.11    0.00      1         Reducing clock tree power 1
[02/27 20:07:43     34s] 0.00    0.00    0.00      1           Legalizing clock trees
[02/27 20:07:43     34s] 0.01    0.08    0.00      1         Reducing clock tree power 2
[02/27 20:07:43     34s] 0.09    1.25    0.08      1       Stage::Balancing
[02/27 20:07:43     34s] 0.04    0.62    0.04      1         Approximately balancing fragments step
[02/27 20:07:43     34s] 0.02    0.30    0.00      1           Resolve constraints - Approximately balancing fragments
[02/27 20:07:43     34s] 0.01    0.08    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[02/27 20:07:43     34s] 0.00    0.06    0.00      1           Moving gates to improve sub-tree skew
[02/27 20:07:43     34s] 0.00    0.05    0.00      1           Approximately balancing fragments bottom up
[02/27 20:07:43     34s] 0.00    0.07    0.00      1           Approximately balancing fragments, wire and cell delays
[02/27 20:07:43     34s] 0.01    0.09    0.00      1         Improving fragments clock skew
[02/27 20:07:43     34s] 0.02    0.27    0.01      1         Approximately balancing step
[02/27 20:07:43     34s] 0.01    0.13    0.00      1           Resolve constraints - Approximately balancing
[02/27 20:07:43     34s] 0.00    0.05    0.00      1           Approximately balancing, wire and cell delays
[02/27 20:07:43     34s] 0.01    0.09    0.00      1         Fixing clock tree overload
[02/27 20:07:43     34s] 0.01    0.08    0.00      1         Approximately balancing paths
[02/27 20:07:43     34s] 0.35    4.96    0.32      1       Stage::Polishing
[02/27 20:07:43     34s] 0.25    3.55    0.00      1         Leaving CCOpt scope - extractRC
[02/27 20:07:43     34s] 0.03    0.41    0.00      1         Clock tree timing engine global stage delay update for delay_default:setup.late
[02/27 20:07:43     34s] 0.01    0.08    0.00      1         Merging balancing drivers for power
[02/27 20:07:43     34s] 0.01    0.08    0.00      1         Improving clock skew
[02/27 20:07:43     34s] 0.01    0.11    0.00      1         Reducing clock tree power 3
[02/27 20:07:43     34s] 0.00    0.00    0.00      1           Legalizing clock trees
[02/27 20:07:43     34s] 0.01    0.08    0.00      1         Improving insertion delay
[02/27 20:07:43     34s] 0.02    0.25    0.01      1         Wire Opt OverFix
[02/27 20:07:43     34s] 0.01    0.09    0.00      1           Wire Capacitance Reduction
[02/27 20:07:43     34s] 0.00    0.01    0.00      1             Artificially removing short and long paths
[02/27 20:07:43     34s] 0.01    0.08    0.00      1           Move For Wirelength
[02/27 20:07:43     34s] 0.00    0.00    0.00      1           Optimizing orientation
[02/27 20:07:43     34s] 0.09    1.23    0.08      1       Stage::Updating netlist
[02/27 20:07:43     34s] 0.08    1.07    0.00      1         ClockRefiner
[02/27 20:07:43     34s] 0.61    8.65    0.54      1     CCOpt::Phase::eGRPC
[02/27 20:07:43     34s] 0.09    1.31    0.09      1       Leaving CCOpt scope - Routing Tools
[02/27 20:07:43     34s] 0.09    1.24    0.00      1         Early Global Route - eGR only step
[02/27 20:07:43     34s] 0.26    3.71    0.00      1       Leaving CCOpt scope - extractRC
[02/27 20:07:43     34s] 0.04    0.52    0.04      1       Reset bufferability constraints
[02/27 20:07:43     34s] 0.04    0.52    0.00      1         Clock tree timing engine global stage delay update for delay_default:setup.late
[02/27 20:07:43     34s] 0.01    0.08    0.00      1       Moving buffers
[02/27 20:07:43     34s] 0.00    0.01    0.00      1         Violation analysis
[02/27 20:07:43     34s] 0.01    0.11    0.00      1       Initial Pass of Downsizing Clock Tree Cells
[02/27 20:07:43     34s] 0.00    0.00    0.00      1         Artificially removing long paths
[02/27 20:07:43     34s] 0.01    0.11    0.00      1       Fixing DRVs
[02/27 20:07:43     34s] 0.01    0.17    0.00      1       Reconnecting optimized routes
[02/27 20:07:43     34s] 0.00    0.01    0.00      1       Violation analysis
[02/27 20:07:43     34s] 0.12    1.67    0.00      1       ClockRefiner
[02/27 20:07:43     34s] 1.79   25.49    1.78      1     CCOpt::Phase::Routing
[02/27 20:07:43     34s] 1.50   21.26    1.46      1       Leaving CCOpt scope - Routing Tools
[02/27 20:07:43     34s] 0.10    1.44    0.00      1         Early Global Route - eGR->NR step
[02/27 20:07:43     34s] 1.17   16.57    0.00      1         NanoRoute
[02/27 20:07:43     34s] 0.19    2.69    0.00      1         Congestion Repair
[02/27 20:07:43     34s] 0.25    3.60    0.00      1       Leaving CCOpt scope - extractRC
[02/27 20:07:43     34s] 0.03    0.45    0.00      1       Clock tree timing engine global stage delay update for delay_default:setup.late
[02/27 20:07:43     34s] 0.13    1.84    0.07      1     CCOpt::Phase::PostConditioning
[02/27 20:07:43     34s] 0.00    0.00    0.00      1       Reset bufferability constraints
[02/27 20:07:43     34s] 0.01    0.11    0.00      1       Upsizing to fix DRVs
[02/27 20:07:43     34s] 0.01    0.13    0.00      1       Recomputing CTS skew targets
[02/27 20:07:43     34s] 0.01    0.10    0.00      1       Fixing DRVs
[02/27 20:07:43     34s] 0.01    0.09    0.00      1       Buffering to fix DRVs
[02/27 20:07:43     34s] 0.01    0.10    0.00      1       Fixing Skew by cell sizing
[02/27 20:07:43     34s] 0.01    0.13    0.00      1       Reconnecting optimized routes
[02/27 20:07:43     34s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[02/27 20:07:43     34s] 0.03    0.38    0.00      1       Clock tree timing engine global stage delay update for delay_default:setup.late
[02/27 20:07:43     34s] 0.01    0.12    0.00      1     Post-balance tidy up or trial balance steps
[02/27 20:07:43     34s] 0.12    1.73    0.11      1     Tidy Up And Update Timing
[02/27 20:07:43     34s] 0.11    1.63    0.00      1       External - Set all clocks to propagated mode
[02/27 20:07:43     34s] -----------------------------------------------------------------------------------------------------------------------
[02/27 20:07:43     34s] 
[02/27 20:07:43     34s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/27 20:07:43     34s] Synthesizing clock trees with CCOpt done.
[02/27 20:07:43     34s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/27 20:07:43     34s] Type 'man IMPSP-9025' for more detail.
[02/27 20:07:43     34s] **WARN: (IMPOPT-576):	54 nets have unplaced terms. 
[02/27 20:07:43     34s] Type 'man IMPOPT-576' for more detail.
[02/27 20:07:43     34s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/27 20:07:43     34s] Need call spDPlaceInit before registerPrioInstLoc.
[02/27 20:07:43     34s] GigaOpt running with 1 threads.
[02/27 20:07:43     34s] Info: 1 threads available for lower-level modules during optimization.
[02/27 20:07:43     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:1027.2M
[02/27 20:07:43     34s] #spOpts: N=45 mergeVia=F 
[02/27 20:07:43     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1027.2M
[02/27 20:07:43     34s] OPERPROF:     Starting CMU at level 3, MEM:1027.2M
[02/27 20:07:43     34s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1027.2M
[02/27 20:07:43     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:1027.2M
[02/27 20:07:43     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1027.2MB).
[02/27 20:07:43     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:1027.2M
[02/27 20:07:43     34s] 
[02/27 20:07:43     34s] Creating Lib Analyzer ...
[02/27 20:07:43     34s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/27 20:07:43     34s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/27 20:07:43     34s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/27 20:07:43     34s] 
[02/27 20:07:43     35s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:35.1 mem=1027.2M
[02/27 20:07:43     35s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:35.1 mem=1027.2M
[02/27 20:07:43     35s] Creating Lib Analyzer, finished. 
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_val : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	resp_rdy : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[11] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_msg[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	req_rdy : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	resp_val : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	resp_msg[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	resp_msg[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	resp_msg[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	resp_msg[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	resp_msg[11] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	resp_msg[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	resp_msg[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	resp_msg[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	resp_msg[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	resp_msg[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	resp_msg[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	resp_msg[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	resp_msg[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	resp_msg[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	resp_msg[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:43     35s] **WARN: (IMPOPT-665):	resp_msg[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/27 20:07:43     35s] Type 'man IMPOPT-665' for more detail.
[02/27 20:07:44     35s] Setting timing_disable_library_data_to_data_checks to 'true'.
[02/27 20:07:44     35s] Setting timing_disable_user_data_to_data_checks to 'true'.
[02/27 20:07:44     35s] Effort level <high> specified for reg2reg path_group
[02/27 20:07:44     35s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 766.2M, totSessionCpu=0:00:35 **
[02/27 20:07:44     35s] *** optDesign -postCTS ***
[02/27 20:07:44     35s] DRC Margin: user margin 0.0; extra margin 0.2
[02/27 20:07:44     35s] Hold Target Slack: user slack 0
[02/27 20:07:44     35s] Setup Target Slack: user slack 0; extra slack 0.0
[02/27 20:07:44     35s] setUsefulSkewMode -ecoRoute false
[02/27 20:07:44     35s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[02/27 20:07:44     35s] OPERPROF: Starting spInitSiteArr at level 1, MEM:952.6M
[02/27 20:07:44     35s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.025, MEM:952.6M
[02/27 20:07:44     35s] Multi-VT timing optimization disabled based on library information.
[02/27 20:07:44     35s] Deleting Cell Server ...
[02/27 20:07:44     35s] Deleting Lib Analyzer.
[02/27 20:07:44     35s] Creating Cell Server ...(0, 0, 0, 0)
[02/27 20:07:44     35s] Summary for sequential cells identification: 
[02/27 20:07:44     35s]   Identified SBFF number: 16
[02/27 20:07:44     35s]   Identified MBFF number: 0
[02/27 20:07:44     35s]   Identified SB Latch number: 0
[02/27 20:07:44     35s]   Identified MB Latch number: 0
[02/27 20:07:44     35s]   Not identified SBFF number: 0
[02/27 20:07:44     35s]   Not identified MBFF number: 0
[02/27 20:07:44     35s]   Not identified SB Latch number: 0
[02/27 20:07:44     35s]   Not identified MB Latch number: 0
[02/27 20:07:44     35s]   Number of sequential cells which are not FFs: 13
[02/27 20:07:44     35s]  Visiting view : analysis_default
[02/27 20:07:44     35s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/27 20:07:44     35s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[02/27 20:07:44     35s]  Visiting view : analysis_default
[02/27 20:07:44     35s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/27 20:07:44     35s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[02/27 20:07:44     35s]  Setting StdDelay to 10.10
[02/27 20:07:44     35s] Creating Cell Server, finished. 
[02/27 20:07:44     35s] 
[02/27 20:07:44     35s] Deleting Cell Server ...
[02/27 20:07:44     35s] Start to check current routing status for nets...
[02/27 20:07:44     35s] All nets are already routed correctly.
[02/27 20:07:44     35s] End to check current routing status for nets (mem=952.6M)
[02/27 20:07:44     35s] Compute RC Scale Done ...
[02/27 20:07:44     35s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1112.0M
[02/27 20:07:44     35s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1112.0M
[02/27 20:07:44     35s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1112.0M
[02/27 20:07:44     35s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1112.0M
[02/27 20:07:44     35s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:1112.0M
[02/27 20:07:44     35s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.027, MEM:1112.0M
[02/27 20:07:44     35s] Starting delay calculation for setup views
[02/27 20:07:44     35s] #################################################################################
[02/27 20:07:44     35s] # Design Stage: PreRoute
[02/27 20:07:44     35s] # Design Name: gcd
[02/27 20:07:44     35s] # Design Mode: 45nm
[02/27 20:07:44     35s] # Analysis Mode: MMMC Non-OCV 
[02/27 20:07:44     35s] # Parasitics Mode: No SPEF/RCDB
[02/27 20:07:44     35s] # Signoff Settings: SI Off 
[02/27 20:07:44     35s] #################################################################################
[02/27 20:07:44     35s] AAE_INFO: 1 threads acquired from CTE.
[02/27 20:07:44     35s] Calculate delays in Single mode...
[02/27 20:07:44     35s] Topological Sorting (REAL = 0:00:00.0, MEM = 1110.0M, InitMEM = 1110.0M)
[02/27 20:07:44     35s] Start delay calculation (fullDC) (1 T). (MEM=1110)
[02/27 20:07:44     36s] End AAE Lib Interpolated Model. (MEM=1126.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:44     36s] Total number of fetched objects 253
[02/27 20:07:44     36s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:44     36s] End delay calculation. (MEM=1126.21 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 20:07:44     36s] End delay calculation (fullDC). (MEM=1126.21 CPU=0:00:00.4 REAL=0:00:00.0)
[02/27 20:07:44     36s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1126.2M) ***
[02/27 20:07:44     36s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:36.1 mem=1126.2M)
[02/27 20:07:45     36s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.174  |  8.174  |  9.334  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   34    |   34    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.891%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 863.2M, totSessionCpu=0:00:36 **
[02/27 20:07:45     36s] ** INFO : this run is activating low effort ccoptDesign flow
[02/27 20:07:45     36s] PhyDesignGrid: maxLocalDensity 0.98
[02/27 20:07:45     36s] ### Creating PhyDesignMc. totSessionCpu=0:00:36.2 mem=1043.4M
[02/27 20:07:45     36s] OPERPROF: Starting DPlace-Init at level 1, MEM:1043.4M
[02/27 20:07:45     36s] #spOpts: N=45 mergeVia=F 
[02/27 20:07:45     36s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1043.4M
[02/27 20:07:45     36s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1043.4M
[02/27 20:07:45     36s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1043.4MB).
[02/27 20:07:45     36s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.033, MEM:1043.4M
[02/27 20:07:45     36s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:36.2 mem=1043.4M
[02/27 20:07:45     36s] #optDebug: fT-E <X 2 0 0 1>
[02/27 20:07:45     36s] *** Starting optimizing excluded clock nets MEM= 1045.4M) ***
[02/27 20:07:45     36s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1045.4M) ***
[02/27 20:07:45     36s] *** Starting optimizing excluded clock nets MEM= 1045.4M) ***
[02/27 20:07:45     36s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1045.4M) ***
[02/27 20:07:45     36s] Info: Done creating the CCOpt slew target map.
[02/27 20:07:45     36s] 
[02/27 20:07:45     36s] Active setup views:
[02/27 20:07:45     36s]  analysis_default
[02/27 20:07:45     36s]   Dominating endpoints: 0
[02/27 20:07:45     36s]   Dominating TNS: -0.000
[02/27 20:07:45     36s] 
[02/27 20:07:45     36s] *** Timing Is met
[02/27 20:07:45     36s] *** Check timing (0:00:00.0)
[02/27 20:07:45     36s] Creating Cell Server ...(0, 0, 0, 0)
[02/27 20:07:45     36s] Summary for sequential cells identification: 
[02/27 20:07:45     36s]   Identified SBFF number: 16
[02/27 20:07:45     36s]   Identified MBFF number: 0
[02/27 20:07:45     36s]   Identified SB Latch number: 0
[02/27 20:07:45     36s]   Identified MB Latch number: 0
[02/27 20:07:45     36s]   Not identified SBFF number: 0
[02/27 20:07:45     36s]   Not identified MBFF number: 0
[02/27 20:07:45     36s]   Not identified SB Latch number: 0
[02/27 20:07:45     36s]   Not identified MB Latch number: 0
[02/27 20:07:45     36s]   Number of sequential cells which are not FFs: 13
[02/27 20:07:45     36s]  Visiting view : analysis_default
[02/27 20:07:45     36s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/27 20:07:45     36s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[02/27 20:07:45     36s]  Visiting view : analysis_default
[02/27 20:07:45     36s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/27 20:07:45     36s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[02/27 20:07:45     36s]  Setting StdDelay to 10.10
[02/27 20:07:45     36s] Creating Cell Server, finished. 
[02/27 20:07:45     36s] 
[02/27 20:07:45     36s] **INFO: Flow update: Design timing is met.
[02/27 20:07:45     36s] **INFO: Flow update: Design timing is met.
[02/27 20:07:45     36s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/27 20:07:45     36s] Info: 1 net with fixed/cover wires excluded.
[02/27 20:07:45     36s] Info: 1 clock net  excluded from IPO operation.
[02/27 20:07:45     36s] ### Creating LA Mngr. totSessionCpu=0:00:36.7 mem=1045.4M
[02/27 20:07:45     36s] ### Creating LA Mngr, finished. totSessionCpu=0:00:36.7 mem=1045.4M
[02/27 20:07:45     36s] PhyDesignGrid: maxLocalDensity 0.98
[02/27 20:07:45     36s] ### Creating PhyDesignMc. totSessionCpu=0:00:36.7 mem=1064.5M
[02/27 20:07:45     36s] OPERPROF: Starting DPlace-Init at level 1, MEM:1064.5M
[02/27 20:07:45     36s] #spOpts: N=45 mergeVia=F 
[02/27 20:07:45     36s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1064.5M
[02/27 20:07:45     36s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1064.5M
[02/27 20:07:45     36s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1064.5MB).
[02/27 20:07:45     36s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:1064.5M
[02/27 20:07:45     36s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:36.7 mem=1064.5M
[02/27 20:07:45     36s] Begin: Area Reclaim Optimization
[02/27 20:07:45     36s] 
[02/27 20:07:45     36s] Creating Lib Analyzer ...
[02/27 20:07:45     36s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/27 20:07:45     36s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/27 20:07:45     36s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/27 20:07:45     36s] 
[02/27 20:07:45     37s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:37.1 mem=1087.5M
[02/27 20:07:45     37s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:37.1 mem=1087.5M
[02/27 20:07:45     37s] Creating Lib Analyzer, finished. 
[02/27 20:07:45     37s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:37.1/0:00:37.8 (1.0), mem = 1087.5M
[02/27 20:07:45     37s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.55245.1
[02/27 20:07:45     37s] 
[02/27 20:07:45     37s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/27 20:07:45     37s] ### Creating LA Mngr. totSessionCpu=0:00:37.1 mem=1095.5M
[02/27 20:07:45     37s] ### Creating LA Mngr, finished. totSessionCpu=0:00:37.1 mem=1095.5M
[02/27 20:07:46     37s] Usable buffer cells for single buffer setup transform:
[02/27 20:07:46     37s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[02/27 20:07:46     37s] Number of usable buffer cells above: 9
[02/27 20:07:46     37s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1095.5M
[02/27 20:07:46     37s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1095.5M
[02/27 20:07:46     37s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 69.89
[02/27 20:07:46     37s] +----------+---------+--------+--------+------------+--------+
[02/27 20:07:46     37s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/27 20:07:46     37s] +----------+---------+--------+--------+------------+--------+
[02/27 20:07:46     37s] |    69.89%|        -|   0.020|   0.000|   0:00:00.0| 1095.5M|
[02/27 20:07:46     37s] |    69.89%|        0|   0.020|   0.000|   0:00:00.0| 1114.6M|
[02/27 20:07:46     37s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[02/27 20:07:46     37s] |    69.89%|        0|   0.020|   0.000|   0:00:00.0| 1114.6M|
[02/27 20:07:46     37s] |    69.89%|        0|   0.020|   0.000|   0:00:00.0| 1114.6M|
[02/27 20:07:46     37s] |    69.89%|        0|   0.020|   0.000|   0:00:00.0| 1114.6M|
[02/27 20:07:46     37s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[02/27 20:07:46     37s] |    69.89%|        0|   0.020|   0.000|   0:00:00.0| 1114.6M|
[02/27 20:07:46     37s] +----------+---------+--------+--------+------------+--------+
[02/27 20:07:46     37s] Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 69.89
[02/27 20:07:46     37s] 
[02/27 20:07:46     37s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/27 20:07:46     37s] --------------------------------------------------------------
[02/27 20:07:46     37s] |                                   | Total     | Sequential |
[02/27 20:07:46     37s] --------------------------------------------------------------
[02/27 20:07:46     37s] | Num insts resized                 |       0  |       0    |
[02/27 20:07:46     37s] | Num insts undone                  |       0  |       0    |
[02/27 20:07:46     37s] | Num insts Downsized               |       0  |       0    |
[02/27 20:07:46     37s] | Num insts Samesized               |       0  |       0    |
[02/27 20:07:46     37s] | Num insts Upsized                 |       0  |       0    |
[02/27 20:07:46     37s] | Num multiple commits+uncommits    |       0  |       -    |
[02/27 20:07:46     37s] --------------------------------------------------------------
[02/27 20:07:46     37s] **** Begin NDR-Layer Usage Statistics ****
[02/27 20:07:46     37s] Layer 3 has 1 constrained nets 
[02/27 20:07:46     37s] **** End NDR-Layer Usage Statistics ****
[02/27 20:07:46     37s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[02/27 20:07:46     37s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1114.6M
[02/27 20:07:46     37s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1114.6M
[02/27 20:07:46     37s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1114.6M
[02/27 20:07:46     37s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.027, MEM:1114.6M
[02/27 20:07:46     37s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1114.6M
[02/27 20:07:46     37s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1114.6M
[02/27 20:07:46     37s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.032, MEM:1114.6M
[02/27 20:07:46     37s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.032, MEM:1114.6M
[02/27 20:07:46     37s] OPERPROF: Starting RefinePlace at level 1, MEM:1114.6M
[02/27 20:07:46     37s] *** Starting refinePlace (0:00:37.3 mem=1114.6M) ***
[02/27 20:07:46     37s] Total net bbox length = 2.850e+03 (1.323e+03 1.527e+03) (ext = 1.600e+03)
[02/27 20:07:46     37s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 20:07:46     37s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1114.6M
[02/27 20:07:46     37s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1114.6M
[02/27 20:07:46     37s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1114.6M
[02/27 20:07:46     37s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1114.6M
[02/27 20:07:46     37s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1114.6M
[02/27 20:07:46     37s] Starting refinePlace ...
[02/27 20:07:46     37s] 
[02/27 20:07:46     37s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/27 20:07:46     37s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 20:07:46     37s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1114.6MB) @(0:00:37.4 - 0:00:37.4).
[02/27 20:07:46     37s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 20:07:46     37s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1114.6MB
[02/27 20:07:46     37s] Statistics of distance of Instance movement in refine placement:
[02/27 20:07:46     37s]   maximum (X+Y) =         0.00 um
[02/27 20:07:46     37s]   mean    (X+Y) =         0.00 um
[02/27 20:07:46     37s] Summary Report:
[02/27 20:07:46     37s] Instances move: 0 (out of 169 movable)
[02/27 20:07:46     37s] Instances flipped: 0
[02/27 20:07:46     37s] Mean displacement: 0.00 um
[02/27 20:07:46     37s] Max displacement: 0.00 um 
[02/27 20:07:46     37s] Total instances moved : 0
[02/27 20:07:46     37s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.010, MEM:1114.6M
[02/27 20:07:46     37s] Total net bbox length = 2.850e+03 (1.323e+03 1.527e+03) (ext = 1.600e+03)
[02/27 20:07:46     37s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1114.6MB
[02/27 20:07:46     37s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1114.6MB) @(0:00:37.3 - 0:00:37.4).
[02/27 20:07:46     37s] *** Finished refinePlace (0:00:37.4 mem=1114.6M) ***
[02/27 20:07:46     37s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.019, MEM:1114.6M
[02/27 20:07:46     37s] *** maximum move = 0.00 um ***
[02/27 20:07:46     37s] *** Finished re-routing un-routed nets (1114.6M) ***
[02/27 20:07:46     37s] OPERPROF: Starting DPlace-Init at level 1, MEM:1133.7M
[02/27 20:07:46     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1133.7M
[02/27 20:07:46     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:1133.7M
[02/27 20:07:46     37s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1133.7M
[02/27 20:07:46     37s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1133.7M
[02/27 20:07:46     37s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.033, MEM:1133.7M
[02/27 20:07:46     37s] 
[02/27 20:07:46     37s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1133.7M) ***
[02/27 20:07:46     37s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.55245.1
[02/27 20:07:46     37s] *** AreaOpt [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:37.4/0:00:38.1 (1.0), mem = 1133.7M
[02/27 20:07:46     37s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1053.34M, totSessionCpu=0:00:37).
[02/27 20:07:46     37s] ### Creating LA Mngr. totSessionCpu=0:00:37.7 mem=1053.3M
[02/27 20:07:46     37s] ### Creating LA Mngr, finished. totSessionCpu=0:00:37.7 mem=1053.3M
[02/27 20:07:46     37s] [PSP]    Started earlyGlobalRoute kernel
[02/27 20:07:46     37s] [PSP]    Initial Peak syMemory usage = 1053.3 MB
[02/27 20:07:46     37s] (I)       Reading DB...
[02/27 20:07:46     37s] (I)       Read data from FE... (mem=1053.3M)
[02/27 20:07:46     37s] (I)       Read nodes and places... (mem=1053.3M)
[02/27 20:07:46     37s] (I)       Done Read nodes and places (cpu=0.000s, mem=1053.3M)
[02/27 20:07:46     37s] (I)       Read nets... (mem=1053.3M)
[02/27 20:07:46     37s] (I)       Done Read nets (cpu=0.000s, mem=1053.3M)
[02/27 20:07:46     37s] (I)       Done Read data from FE (cpu=0.000s, mem=1053.3M)
[02/27 20:07:46     37s] (I)       before initializing RouteDB syMemory usage = 1053.3 MB
[02/27 20:07:46     37s] (I)       congestionReportName   : 
[02/27 20:07:46     37s] (I)       layerRangeFor2DCongestion : 
[02/27 20:07:46     37s] (I)       buildTerm2TermWires    : 1
[02/27 20:07:46     37s] (I)       doTrackAssignment      : 1
[02/27 20:07:46     37s] (I)       dumpBookshelfFiles     : 0
[02/27 20:07:46     37s] (I)       numThreads             : 1
[02/27 20:07:46     37s] (I)       bufferingAwareRouting  : false
[02/27 20:07:46     37s] [NR-eGR] honorMsvRouteConstraint: false
[02/27 20:07:46     37s] (I)       honorPin               : false
[02/27 20:07:46     37s] (I)       honorPinGuide          : true
[02/27 20:07:46     37s] (I)       honorPartition         : false
[02/27 20:07:46     37s] (I)       honorPartitionAllowFeedthru: false
[02/27 20:07:46     37s] (I)       allowPartitionCrossover: false
[02/27 20:07:46     37s] (I)       honorSingleEntry       : true
[02/27 20:07:46     37s] (I)       honorSingleEntryStrong : true
[02/27 20:07:46     37s] (I)       handleViaSpacingRule   : false
[02/27 20:07:46     37s] (I)       handleEolSpacingRule   : false
[02/27 20:07:46     37s] (I)       PDConstraint           : none
[02/27 20:07:46     37s] (I)       expBetterNDRHandling   : false
[02/27 20:07:46     37s] [NR-eGR] honorClockSpecNDR      : 0
[02/27 20:07:46     37s] (I)       routingEffortLevel     : 3
[02/27 20:07:46     37s] (I)       effortLevel            : standard
[02/27 20:07:46     37s] [NR-eGR] minRouteLayer          : 2
[02/27 20:07:46     37s] [NR-eGR] maxRouteLayer          : 127
[02/27 20:07:46     37s] (I)       relaxedTopLayerCeiling : 127
[02/27 20:07:46     37s] (I)       relaxedBottomLayerFloor: 2
[02/27 20:07:46     37s] (I)       numRowsPerGCell        : 1
[02/27 20:07:46     37s] (I)       speedUpLargeDesign     : 0
[02/27 20:07:46     37s] (I)       multiThreadingTA       : 1
[02/27 20:07:46     37s] (I)       optimizationMode       : false
[02/27 20:07:46     37s] (I)       routeSecondPG          : false
[02/27 20:07:46     37s] (I)       scenicRatioForLayerRelax: 0.00
[02/27 20:07:46     37s] (I)       detourLimitForLayerRelax: 0.00
[02/27 20:07:46     37s] (I)       punchThroughDistance   : 500.00
[02/27 20:07:46     37s] (I)       scenicBound            : 1.15
[02/27 20:07:46     37s] (I)       maxScenicToAvoidBlk    : 100.00
[02/27 20:07:46     37s] (I)       source-to-sink ratio   : 0.00
[02/27 20:07:46     37s] (I)       targetCongestionRatioH : 1.00
[02/27 20:07:46     37s] (I)       targetCongestionRatioV : 1.00
[02/27 20:07:46     37s] (I)       layerCongestionRatio   : 0.70
[02/27 20:07:46     37s] (I)       m1CongestionRatio      : 0.10
[02/27 20:07:46     37s] (I)       m2m3CongestionRatio    : 0.70
[02/27 20:07:46     37s] (I)       localRouteEffort       : 1.00
[02/27 20:07:46     37s] (I)       numSitesBlockedByOneVia: 8.00
[02/27 20:07:46     37s] (I)       supplyScaleFactorH     : 1.00
[02/27 20:07:46     37s] (I)       supplyScaleFactorV     : 1.00
[02/27 20:07:46     37s] (I)       highlight3DOverflowFactor: 0.00
[02/27 20:07:46     37s] (I)       routeVias              : 
[02/27 20:07:46     37s] (I)       readTROption           : true
[02/27 20:07:46     37s] (I)       extraSpacingFactor     : 1.00
[02/27 20:07:46     37s] [NR-eGR] numTracksPerClockWire  : 0
[02/27 20:07:46     37s] (I)       routeSelectedNetsOnly  : false
[02/27 20:07:46     37s] (I)       clkNetUseMaxDemand     : false
[02/27 20:07:46     37s] (I)       extraDemandForClocks   : 0
[02/27 20:07:46     37s] (I)       steinerRemoveLayers    : false
[02/27 20:07:46     37s] (I)       demoteLayerScenicScale : 1.00
[02/27 20:07:46     37s] (I)       nonpreferLayerCostScale : 100.00
[02/27 20:07:46     37s] (I)       similarTopologyRoutingFast : false
[02/27 20:07:46     37s] (I)       spanningTreeRefinement : false
[02/27 20:07:46     37s] (I)       spanningTreeRefinementAlpha : -1.00
[02/27 20:07:46     37s] (I)       starting read tracks
[02/27 20:07:46     37s] (I)       build grid graph
[02/27 20:07:46     37s] (I)       build grid graph start
[02/27 20:07:46     37s] [NR-eGR] metal1 has no routable track
[02/27 20:07:46     37s] [NR-eGR] metal2 has single uniform track structure
[02/27 20:07:46     37s] [NR-eGR] metal3 has single uniform track structure
[02/27 20:07:46     37s] [NR-eGR] metal4 has single uniform track structure
[02/27 20:07:46     37s] [NR-eGR] metal5 has single uniform track structure
[02/27 20:07:46     37s] [NR-eGR] metal6 has single uniform track structure
[02/27 20:07:46     37s] [NR-eGR] metal7 has single uniform track structure
[02/27 20:07:46     37s] [NR-eGR] metal8 has single uniform track structure
[02/27 20:07:46     37s] [NR-eGR] metal9 has single uniform track structure
[02/27 20:07:46     37s] [NR-eGR] metal10 has single uniform track structure
[02/27 20:07:46     37s] (I)       build grid graph end
[02/27 20:07:46     37s] (I)       ===========================================================================
[02/27 20:07:46     37s] (I)       == Report All Rule Vias ==
[02/27 20:07:46     37s] (I)       ===========================================================================
[02/27 20:07:46     37s] (I)        Via Rule : (Default)
[02/27 20:07:46     37s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/27 20:07:46     37s] (I)       ---------------------------------------------------------------------------
[02/27 20:07:46     37s] (I)        1    9 : via1_8                      9 : via1_8                   
[02/27 20:07:46     37s] (I)        2   10 : via2_8                     10 : via2_8                   
[02/27 20:07:46     37s] (I)        3   19 : via3_2                     19 : via3_2                   
[02/27 20:07:46     37s] (I)        4   22 : via4_0                     22 : via4_0                   
[02/27 20:07:46     37s] (I)        5   23 : via5_0                     23 : via5_0                   
[02/27 20:07:46     37s] (I)        6   24 : via6_0                     24 : via6_0                   
[02/27 20:07:46     37s] (I)        7   25 : via7_0                     25 : via7_0                   
[02/27 20:07:46     37s] (I)        8   26 : via8_0                     26 : via8_0                   
[02/27 20:07:46     37s] (I)        9   27 : via9_0                     27 : via9_0                   
[02/27 20:07:46     37s] (I)       10    0 : ---                         0 : ---                      
[02/27 20:07:46     37s] (I)       ===========================================================================
[02/27 20:07:46     37s] [NR-eGR] Read 974 PG shapes in 0.000 seconds
[02/27 20:07:46     37s] 
[02/27 20:07:46     37s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=974 numBumpBlks=0 numBoundaryFakeBlks=0
[02/27 20:07:46     37s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/27 20:07:46     37s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 118
[02/27 20:07:46     37s] (I)       readDataFromPlaceDB
[02/27 20:07:46     37s] (I)       Read net information..
[02/27 20:07:46     37s] [NR-eGR] Read numTotalNets=218  numIgnoredNets=1
[02/27 20:07:46     37s] (I)       Read testcase time = 0.000 seconds
[02/27 20:07:46     37s] 
[02/27 20:07:46     37s] (I)       early_global_route_priority property id does not exist.
[02/27 20:07:46     37s] (I)       Start initializing grid graph
[02/27 20:07:46     37s] (I)       End initializing grid graph
[02/27 20:07:46     37s] (I)       Model blockages into capacity
[02/27 20:07:46     37s] (I)       Read Num Blocks=974  Num Prerouted Wires=118  Num CS=0
[02/27 20:07:46     37s] (I)       Num blockages on layer 1: 170
[02/27 20:07:46     37s] (I)       Num blockages on layer 2: 170
[02/27 20:07:46     37s] (I)       Num blockages on layer 3: 170
[02/27 20:07:46     37s] (I)       Num blockages on layer 4: 170
[02/27 20:07:46     37s] (I)       Num blockages on layer 5: 190
[02/27 20:07:46     37s] (I)       Num blockages on layer 6: 104
[02/27 20:07:46     37s] (I)       Num blockages on layer 7: 0
[02/27 20:07:46     37s] (I)       Num blockages on layer 8: 0
[02/27 20:07:46     37s] (I)       Num blockages on layer 9: 0
[02/27 20:07:46     37s] (I)       Modeling time = 0.000 seconds
[02/27 20:07:46     37s] 
[02/27 20:07:46     37s] (I)       Number of ignored nets = 1
[02/27 20:07:46     37s] (I)       Number of fixed nets = 1.  Ignored: Yes
[02/27 20:07:46     37s] (I)       Number of clock nets = 1.  Ignored: No
[02/27 20:07:46     37s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/27 20:07:46     37s] (I)       Number of special nets = 0.  Ignored: Yes
[02/27 20:07:46     37s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/27 20:07:46     37s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/27 20:07:46     37s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/27 20:07:46     37s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/27 20:07:46     37s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/27 20:07:46     37s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1053.3 MB
[02/27 20:07:46     37s] (I)       Ndr track 0 does not exist
[02/27 20:07:46     37s] (I)       Ndr track 0 does not exist
[02/27 20:07:46     37s] (I)       Layer1  viaCost=200.00
[02/27 20:07:46     37s] (I)       Layer2  viaCost=200.00
[02/27 20:07:46     37s] (I)       Layer3  viaCost=100.00
[02/27 20:07:46     37s] (I)       Layer4  viaCost=100.00
[02/27 20:07:46     37s] (I)       Layer5  viaCost=100.00
[02/27 20:07:46     37s] (I)       Layer6  viaCost=100.00
[02/27 20:07:46     37s] (I)       Layer7  viaCost=100.00
[02/27 20:07:46     37s] (I)       Layer8  viaCost=100.00
[02/27 20:07:46     37s] (I)       Layer9  viaCost=100.00
[02/27 20:07:46     37s] (I)       ---------------------Grid Graph Info--------------------
[02/27 20:07:46     37s] (I)       Routing area        : (2760, 2520) - (64600, 61040)
[02/27 20:07:46     37s] (I)       Core area           : (8360, 8120) - (56240, 52920)
[02/27 20:07:46     37s] (I)       Site width          :   380  (dbu)
[02/27 20:07:46     37s] (I)       Row height          :  2800  (dbu)
[02/27 20:07:46     37s] (I)       GCell width         :  2800  (dbu)
[02/27 20:07:46     37s] (I)       GCell height        :  2800  (dbu)
[02/27 20:07:46     37s] (I)       Grid                :    23    21    10
[02/27 20:07:46     37s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/27 20:07:46     37s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/27 20:07:46     37s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/27 20:07:46     37s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/27 20:07:46     37s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/27 20:07:46     37s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/27 20:07:46     37s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[02/27 20:07:46     37s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[02/27 20:07:46     37s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/27 20:07:46     37s] (I)       Total num of tracks :     0   170   218   114   109   114    36    38    19    19
[02/27 20:07:46     37s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/27 20:07:46     37s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/27 20:07:46     37s] (I)       --------------------------------------------------------
[02/27 20:07:46     37s] 
[02/27 20:07:46     37s] [NR-eGR] ============ Routing rule table ============
[02/27 20:07:46     37s] [NR-eGR] Rule id: 0  Nets: 0 
[02/27 20:07:46     37s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[02/27 20:07:46     37s] (I)       Pitch:  L1=540  L2=560  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[02/27 20:07:46     37s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[02/27 20:07:46     37s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/27 20:07:46     37s] [NR-eGR] Rule id: 1  Nets: 217 
[02/27 20:07:46     37s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/27 20:07:46     37s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[02/27 20:07:46     37s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/27 20:07:46     37s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/27 20:07:46     37s] [NR-eGR] ========================================
[02/27 20:07:46     37s] [NR-eGR] 
[02/27 20:07:46     37s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/27 20:07:46     37s] (I)       blocked tracks on layer2 : = 578 / 3570 (16.19%)
[02/27 20:07:46     37s] (I)       blocked tracks on layer3 : = 222 / 5014 (4.43%)
[02/27 20:07:46     37s] (I)       blocked tracks on layer4 : = 494 / 2394 (20.63%)
[02/27 20:07:46     37s] (I)       blocked tracks on layer5 : = 254 / 2507 (10.13%)
[02/27 20:07:46     37s] (I)       blocked tracks on layer6 : = 1089 / 2394 (45.49%)
[02/27 20:07:46     37s] (I)       blocked tracks on layer7 : = 456 / 828 (55.07%)
[02/27 20:07:46     37s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[02/27 20:07:46     37s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[02/27 20:07:46     37s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[02/27 20:07:46     37s] (I)       After initializing earlyGlobalRoute syMemory usage = 1053.3 MB
[02/27 20:07:46     37s] (I)       Loading and dumping file time : 0.01 seconds
[02/27 20:07:46     37s] (I)       ============= Initialization =============
[02/27 20:07:46     37s] (I)       totalPins=707  totalGlobalPin=658 (93.07%)
[02/27 20:07:46     37s] (I)       total 2D Cap : 16015 = (7941 H, 8074 V)
[02/27 20:07:46     37s] [NR-eGR] Layer group 1: route 217 net(s) in layer range [2, 10]
[02/27 20:07:46     37s] (I)       ============  Phase 1a Route ============
[02/27 20:07:46     37s] (I)       Phase 1a runs 0.00 seconds
[02/27 20:07:46     37s] (I)       Usage: 1149 = (496 H, 653 V) = (6.25% H, 8.09% V) = (6.944e+02um H, 9.142e+02um V)
[02/27 20:07:46     37s] (I)       
[02/27 20:07:46     37s] (I)       ============  Phase 1b Route ============
[02/27 20:07:46     37s] (I)       Usage: 1149 = (496 H, 653 V) = (6.25% H, 8.09% V) = (6.944e+02um H, 9.142e+02um V)
[02/27 20:07:46     37s] (I)       
[02/27 20:07:46     37s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.59% V. EstWL: 1.608600e+03um
[02/27 20:07:46     37s] (I)       ============  Phase 1c Route ============
[02/27 20:07:46     37s] (I)       Usage: 1149 = (496 H, 653 V) = (6.25% H, 8.09% V) = (6.944e+02um H, 9.142e+02um V)
[02/27 20:07:46     37s] (I)       
[02/27 20:07:46     37s] (I)       ============  Phase 1d Route ============
[02/27 20:07:46     37s] (I)       Usage: 1149 = (496 H, 653 V) = (6.25% H, 8.09% V) = (6.944e+02um H, 9.142e+02um V)
[02/27 20:07:46     37s] (I)       
[02/27 20:07:46     37s] (I)       ============  Phase 1e Route ============
[02/27 20:07:46     37s] (I)       Phase 1e runs 0.00 seconds
[02/27 20:07:46     37s] (I)       Usage: 1149 = (496 H, 653 V) = (6.25% H, 8.09% V) = (6.944e+02um H, 9.142e+02um V)
[02/27 20:07:46     37s] (I)       
[02/27 20:07:46     37s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.59% V. EstWL: 1.608600e+03um
[02/27 20:07:46     37s] [NR-eGR] 
[02/27 20:07:46     37s] (I)       ============  Phase 1l Route ============
[02/27 20:07:46     37s] (I)       Phase 1l runs 0.00 seconds
[02/27 20:07:46     37s] (I)       
[02/27 20:07:46     37s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/27 20:07:46     37s] [NR-eGR]                        OverCon            
[02/27 20:07:46     37s] [NR-eGR]                         #Gcell     %Gcell
[02/27 20:07:46     37s] [NR-eGR]       Layer                (1)    OverCon 
[02/27 20:07:46     37s] [NR-eGR] ----------------------------------------------
[02/27 20:07:46     37s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:46     37s] [NR-eGR]  metal2  (2)         1( 0.22%)   ( 0.22%) 
[02/27 20:07:46     37s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:46     37s] [NR-eGR]  metal4  (4)         1( 0.23%)   ( 0.23%) 
[02/27 20:07:46     37s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:46     37s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:46     37s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:46     37s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:46     37s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:46     37s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:46     37s] [NR-eGR] ----------------------------------------------
[02/27 20:07:46     37s] [NR-eGR] Total                2( 0.05%)   ( 0.05%) 
[02/27 20:07:46     37s] [NR-eGR] 
[02/27 20:07:46     37s] (I)       Total Global Routing Runtime: 0.00 seconds
[02/27 20:07:46     37s] (I)       total 2D Cap : 16170 = (7993 H, 8177 V)
[02/27 20:07:46     37s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/27 20:07:46     37s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/27 20:07:46     37s] (I)       ============= track Assignment ============
[02/27 20:07:46     37s] (I)       extract Global 3D Wires
[02/27 20:07:46     37s] (I)       Extract Global WL : time=0.00
[02/27 20:07:46     37s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[02/27 20:07:46     37s] (I)       Initialization real time=0.00 seconds
[02/27 20:07:46     37s] (I)       Run Multi-thread track assignment
[02/27 20:07:46     37s] (I)       Kernel real time=0.01 seconds
[02/27 20:07:46     37s] (I)       End Greedy Track Assignment
[02/27 20:07:46     37s] [NR-eGR] --------------------------------------------------------------------------
[02/27 20:07:46     37s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 741
[02/27 20:07:46     37s] [NR-eGR] metal2  (2V) length: 6.187800e+02um, number of vias: 1003
[02/27 20:07:46     37s] [NR-eGR] metal3  (3H) length: 7.676800e+02um, number of vias: 322
[02/27 20:07:46     37s] [NR-eGR] metal4  (4V) length: 4.130150e+02um, number of vias: 52
[02/27 20:07:46     37s] [NR-eGR] metal5  (5H) length: 6.684450e+01um, number of vias: 33
[02/27 20:07:46     37s] [NR-eGR] metal6  (6V) length: 6.618500e+01um, number of vias: 0
[02/27 20:07:46     37s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:46     37s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:46     37s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:46     37s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[02/27 20:07:46     37s] [NR-eGR] Total length: 1.932504e+03um, number of vias: 2151
[02/27 20:07:46     37s] [NR-eGR] --------------------------------------------------------------------------
[02/27 20:07:46     37s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[02/27 20:07:46     37s] [NR-eGR] --------------------------------------------------------------------------
[02/27 20:07:46     37s] [NR-eGR] End Peak syMemory usage = 1035.8 MB
[02/27 20:07:46     37s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
[02/27 20:07:46     37s] Extraction called for design 'gcd' of instances=169 and nets=255 using extraction engine 'preRoute' .
[02/27 20:07:46     37s] PreRoute RC Extraction called for design gcd.
[02/27 20:07:46     37s] RC Extraction called in multi-corner(1) mode.
[02/27 20:07:46     37s] RCMode: PreRoute
[02/27 20:07:46     37s]       RC Corner Indexes            0   
[02/27 20:07:46     37s] Capacitance Scaling Factor   : 1.00000 
[02/27 20:07:46     37s] Resistance Scaling Factor    : 1.00000 
[02/27 20:07:46     37s] Clock Cap. Scaling Factor    : 1.00000 
[02/27 20:07:46     37s] Clock Res. Scaling Factor    : 1.00000 
[02/27 20:07:46     37s] Shrink Factor                : 1.00000
[02/27 20:07:46     37s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/27 20:07:46     37s] Using capacitance table file ...
[02/27 20:07:46     37s] Updating RC grid for preRoute extraction ...
[02/27 20:07:46     37s] Initializing multi-corner capacitance tables ... 
[02/27 20:07:46     37s] Initializing multi-corner resistance tables ...
[02/27 20:07:46     37s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1035.840M)
[02/27 20:07:46     37s] Compute RC Scale Done ...
[02/27 20:07:46     37s] OPERPROF: Starting HotSpotCal at level 1, MEM:1035.8M
[02/27 20:07:46     37s] [hotspot] +------------+---------------+---------------+
[02/27 20:07:46     37s] [hotspot] |            |   max hotspot | total hotspot |
[02/27 20:07:46     37s] [hotspot] +------------+---------------+---------------+
[02/27 20:07:46     37s] [hotspot] | normalized |          0.00 |          0.00 |
[02/27 20:07:46     37s] [hotspot] +------------+---------------+---------------+
[02/27 20:07:46     37s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/27 20:07:46     37s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/27 20:07:46     37s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1035.8M
[02/27 20:07:46     38s] #################################################################################
[02/27 20:07:46     38s] # Design Stage: PreRoute
[02/27 20:07:46     38s] # Design Name: gcd
[02/27 20:07:46     38s] # Design Mode: 45nm
[02/27 20:07:46     38s] # Analysis Mode: MMMC Non-OCV 
[02/27 20:07:46     38s] # Parasitics Mode: No SPEF/RCDB
[02/27 20:07:46     38s] # Signoff Settings: SI Off 
[02/27 20:07:46     38s] #################################################################################
[02/27 20:07:46     38s] AAE_INFO: 1 threads acquired from CTE.
[02/27 20:07:46     38s] Calculate delays in Single mode...
[02/27 20:07:46     38s] Topological Sorting (REAL = 0:00:00.0, MEM = 1035.8M, InitMEM = 1035.8M)
[02/27 20:07:46     38s] Start delay calculation (fullDC) (1 T). (MEM=1035.85)
[02/27 20:07:47     38s] End AAE Lib Interpolated Model. (MEM=1052.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:47     38s] Total number of fetched objects 253
[02/27 20:07:47     38s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:47     38s] End delay calculation. (MEM=1099.75 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 20:07:47     38s] End delay calculation (fullDC). (MEM=1099.75 CPU=0:00:00.4 REAL=0:00:01.0)
[02/27 20:07:47     38s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1099.7M) ***
[02/27 20:07:47     38s] Begin: GigaOpt postEco DRV Optimization
[02/27 20:07:47     38s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS
[02/27 20:07:47     38s] Info: 1 net with fixed/cover wires excluded.
[02/27 20:07:47     38s] Info: 1 clock net  excluded from IPO operation.
[02/27 20:07:47     38s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:38.5/0:00:39.2 (1.0), mem = 1099.7M
[02/27 20:07:47     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.55245.2
[02/27 20:07:47     38s] PhyDesignGrid: maxLocalDensity 0.98
[02/27 20:07:47     38s] ### Creating PhyDesignMc. totSessionCpu=0:00:38.5 mem=1099.7M
[02/27 20:07:47     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:1099.7M
[02/27 20:07:47     38s] #spOpts: N=45 mergeVia=F 
[02/27 20:07:47     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1099.7M
[02/27 20:07:47     38s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1099.7M
[02/27 20:07:47     38s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/27 20:07:47     38s] SiteArray: one-level site array dimensions = 16 x 126
[02/27 20:07:47     38s] SiteArray: use 8,064 bytes
[02/27 20:07:47     38s] SiteArray: current memory after site array memory allocation 1099.7M
[02/27 20:07:47     38s] SiteArray: FP blocked sites are writable
[02/27 20:07:47     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/27 20:07:47     38s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1099.7M
[02/27 20:07:47     38s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.001, MEM:1099.7M
[02/27 20:07:47     38s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.026, MEM:1099.7M
[02/27 20:07:47     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1099.7M
[02/27 20:07:47     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1099.7MB).
[02/27 20:07:47     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.032, MEM:1099.7M
[02/27 20:07:47     38s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:38.5 mem=1099.7M
[02/27 20:07:47     38s] 
[02/27 20:07:47     38s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[02/27 20:07:47     38s] ### Creating LA Mngr. totSessionCpu=0:00:38.5 mem=1099.7M
[02/27 20:07:47     38s] ### Creating LA Mngr, finished. totSessionCpu=0:00:38.5 mem=1099.7M
[02/27 20:07:47     38s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1118.8M
[02/27 20:07:47     38s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1118.8M
[02/27 20:07:47     38s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/27 20:07:47     38s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/27 20:07:47     38s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/27 20:07:47     38s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/27 20:07:47     38s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/27 20:07:47     38s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/27 20:07:47     38s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.17|     0.00|       0|       0|       0|  69.89|          |         |
[02/27 20:07:47     38s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/27 20:07:47     38s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.17|     0.00|       0|       0|       0|  69.89| 0:00:00.0|  1118.8M|
[02/27 20:07:47     38s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/27 20:07:47     38s] **** Begin NDR-Layer Usage Statistics ****
[02/27 20:07:47     38s] Layer 3 has 1 constrained nets 
[02/27 20:07:47     38s] **** End NDR-Layer Usage Statistics ****
[02/27 20:07:47     38s] 
[02/27 20:07:47     38s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1118.8M) ***
[02/27 20:07:47     38s] 
[02/27 20:07:47     38s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.55245.2
[02/27 20:07:47     38s] *** DrvOpt [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:38.8/0:00:39.5 (1.0), mem = 1099.7M
[02/27 20:07:47     38s] End: GigaOpt postEco DRV Optimization
[02/27 20:07:47     38s] **INFO: Flow update: Design timing is met.
[02/27 20:07:47     38s] **INFO: Flow update: Design timing is met.
[02/27 20:07:47     38s] **INFO: Flow update: Design timing is met.
[02/27 20:07:47     38s] *** Steiner Routed Nets: 13.834%; Threshold: 100; Threshold for Hold: 100
[02/27 20:07:47     38s] ### Creating LA Mngr. totSessionCpu=0:00:38.8 mem=1099.7M
[02/27 20:07:47     38s] ### Creating LA Mngr, finished. totSessionCpu=0:00:38.8 mem=1099.7M
[02/27 20:07:47     38s] Re-routed 35 nets
[02/27 20:07:47     38s] Extraction called for design 'gcd' of instances=169 and nets=255 using extraction engine 'preRoute' .
[02/27 20:07:47     38s] PreRoute RC Extraction called for design gcd.
[02/27 20:07:47     38s] RC Extraction called in multi-corner(1) mode.
[02/27 20:07:47     38s] RCMode: PreRoute
[02/27 20:07:47     38s]       RC Corner Indexes            0   
[02/27 20:07:47     38s] Capacitance Scaling Factor   : 1.00000 
[02/27 20:07:47     38s] Resistance Scaling Factor    : 1.00000 
[02/27 20:07:47     38s] Clock Cap. Scaling Factor    : 1.00000 
[02/27 20:07:47     38s] Clock Res. Scaling Factor    : 1.00000 
[02/27 20:07:47     38s] Shrink Factor                : 1.00000
[02/27 20:07:47     38s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/27 20:07:47     38s] Using capacitance table file ...
[02/27 20:07:47     38s] Initializing multi-corner capacitance tables ... 
[02/27 20:07:47     39s] Initializing multi-corner resistance tables ...
[02/27 20:07:47     39s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1061.590M)
[02/27 20:07:48     39s] #################################################################################
[02/27 20:07:48     39s] # Design Stage: PreRoute
[02/27 20:07:48     39s] # Design Name: gcd
[02/27 20:07:48     39s] # Design Mode: 45nm
[02/27 20:07:48     39s] # Analysis Mode: MMMC Non-OCV 
[02/27 20:07:48     39s] # Parasitics Mode: No SPEF/RCDB
[02/27 20:07:48     39s] # Signoff Settings: SI Off 
[02/27 20:07:48     39s] #################################################################################
[02/27 20:07:48     39s] AAE_INFO: 1 threads acquired from CTE.
[02/27 20:07:48     39s] Calculate delays in Single mode...
[02/27 20:07:48     39s] Topological Sorting (REAL = 0:00:00.0, MEM = 1045.4M, InitMEM = 1045.4M)
[02/27 20:07:48     39s] Start delay calculation (fullDC) (1 T). (MEM=1045.39)
[02/27 20:07:48     39s] End AAE Lib Interpolated Model. (MEM=1061.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:48     39s] Total number of fetched objects 253
[02/27 20:07:48     39s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:48     39s] End delay calculation. (MEM=1109.29 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 20:07:48     39s] End delay calculation (fullDC). (MEM=1109.29 CPU=0:00:00.4 REAL=0:00:00.0)
[02/27 20:07:48     39s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1109.3M) ***
[02/27 20:07:48     39s] #optDebug: fT-D <X 1 0 0 0>
[02/27 20:07:48     39s] 
[02/27 20:07:48     39s] Active setup views:
[02/27 20:07:48     39s]  analysis_default
[02/27 20:07:48     39s]   Dominating endpoints: 0
[02/27 20:07:48     39s]   Dominating TNS: -0.000
[02/27 20:07:48     39s] 
[02/27 20:07:48     39s] Extraction called for design 'gcd' of instances=169 and nets=255 using extraction engine 'preRoute' .
[02/27 20:07:48     39s] PreRoute RC Extraction called for design gcd.
[02/27 20:07:48     39s] RC Extraction called in multi-corner(1) mode.
[02/27 20:07:48     39s] RCMode: PreRoute
[02/27 20:07:48     39s]       RC Corner Indexes            0   
[02/27 20:07:48     39s] Capacitance Scaling Factor   : 1.00000 
[02/27 20:07:48     39s] Resistance Scaling Factor    : 1.00000 
[02/27 20:07:48     39s] Clock Cap. Scaling Factor    : 1.00000 
[02/27 20:07:48     39s] Clock Res. Scaling Factor    : 1.00000 
[02/27 20:07:48     39s] Shrink Factor                : 1.00000
[02/27 20:07:48     39s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/27 20:07:48     39s] Using capacitance table file ...
[02/27 20:07:48     39s] Initializing multi-corner capacitance tables ... 
[02/27 20:07:48     39s] Initializing multi-corner resistance tables ...
[02/27 20:07:48     39s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1045.379M)
[02/27 20:07:48     39s] [NR-eGR] Started earlyGlobalRoute kernel
[02/27 20:07:48     39s] [NR-eGR] Initial Peak syMemory usage = 1045.4 MB
[02/27 20:07:48     39s] (I)       Reading DB...
[02/27 20:07:48     39s] (I)       Read data from FE... (mem=1045.4M)
[02/27 20:07:48     39s] (I)       Read nodes and places... (mem=1045.4M)
[02/27 20:07:48     39s] (I)       Done Read nodes and places (cpu=0.000s, mem=1045.4M)
[02/27 20:07:48     39s] (I)       Read nets... (mem=1045.4M)
[02/27 20:07:48     39s] (I)       Done Read nets (cpu=0.000s, mem=1045.4M)
[02/27 20:07:48     39s] (I)       Done Read data from FE (cpu=0.000s, mem=1045.4M)
[02/27 20:07:48     39s] (I)       before initializing RouteDB syMemory usage = 1045.4 MB
[02/27 20:07:48     39s] (I)       congestionReportName   : 
[02/27 20:07:48     39s] (I)       layerRangeFor2DCongestion : 
[02/27 20:07:48     39s] (I)       buildTerm2TermWires    : 0
[02/27 20:07:48     39s] (I)       doTrackAssignment      : 1
[02/27 20:07:48     39s] (I)       dumpBookshelfFiles     : 0
[02/27 20:07:48     39s] (I)       numThreads             : 1
[02/27 20:07:48     39s] (I)       bufferingAwareRouting  : false
[02/27 20:07:48     39s] [NR-eGR] honorMsvRouteConstraint: false
[02/27 20:07:48     39s] (I)       honorPin               : false
[02/27 20:07:48     39s] (I)       honorPinGuide          : true
[02/27 20:07:48     39s] (I)       honorPartition         : false
[02/27 20:07:48     39s] (I)       honorPartitionAllowFeedthru: false
[02/27 20:07:48     39s] (I)       allowPartitionCrossover: false
[02/27 20:07:48     39s] (I)       honorSingleEntry       : true
[02/27 20:07:48     39s] (I)       honorSingleEntryStrong : true
[02/27 20:07:48     39s] (I)       handleViaSpacingRule   : false
[02/27 20:07:48     39s] (I)       handleEolSpacingRule   : false
[02/27 20:07:48     39s] (I)       PDConstraint           : none
[02/27 20:07:48     39s] (I)       expBetterNDRHandling   : false
[02/27 20:07:48     39s] [NR-eGR] honorClockSpecNDR      : 0
[02/27 20:07:48     39s] (I)       routingEffortLevel     : 3
[02/27 20:07:48     39s] (I)       effortLevel            : standard
[02/27 20:07:48     39s] [NR-eGR] minRouteLayer          : 2
[02/27 20:07:48     39s] [NR-eGR] maxRouteLayer          : 127
[02/27 20:07:48     39s] (I)       relaxedTopLayerCeiling : 127
[02/27 20:07:48     39s] (I)       relaxedBottomLayerFloor: 2
[02/27 20:07:48     39s] (I)       numRowsPerGCell        : 1
[02/27 20:07:48     39s] (I)       speedUpLargeDesign     : 0
[02/27 20:07:48     39s] (I)       multiThreadingTA       : 1
[02/27 20:07:48     39s] (I)       optimizationMode       : false
[02/27 20:07:48     39s] (I)       routeSecondPG          : false
[02/27 20:07:48     39s] (I)       scenicRatioForLayerRelax: 0.00
[02/27 20:07:48     39s] (I)       detourLimitForLayerRelax: 0.00
[02/27 20:07:48     39s] (I)       punchThroughDistance   : 500.00
[02/27 20:07:48     39s] (I)       scenicBound            : 1.15
[02/27 20:07:48     39s] (I)       maxScenicToAvoidBlk    : 100.00
[02/27 20:07:48     39s] (I)       source-to-sink ratio   : 0.00
[02/27 20:07:48     39s] (I)       targetCongestionRatioH : 1.00
[02/27 20:07:48     39s] (I)       targetCongestionRatioV : 1.00
[02/27 20:07:48     39s] (I)       layerCongestionRatio   : 0.70
[02/27 20:07:48     39s] (I)       m1CongestionRatio      : 0.10
[02/27 20:07:48     39s] (I)       m2m3CongestionRatio    : 0.70
[02/27 20:07:48     39s] (I)       localRouteEffort       : 1.00
[02/27 20:07:48     39s] (I)       numSitesBlockedByOneVia: 8.00
[02/27 20:07:48     39s] (I)       supplyScaleFactorH     : 1.00
[02/27 20:07:48     39s] (I)       supplyScaleFactorV     : 1.00
[02/27 20:07:48     39s] (I)       highlight3DOverflowFactor: 0.00
[02/27 20:07:48     39s] (I)       routeVias              : 
[02/27 20:07:48     39s] (I)       readTROption           : true
[02/27 20:07:48     39s] (I)       extraSpacingFactor     : 1.00
[02/27 20:07:48     39s] [NR-eGR] numTracksPerClockWire  : 0
[02/27 20:07:48     39s] (I)       routeSelectedNetsOnly  : false
[02/27 20:07:48     39s] (I)       clkNetUseMaxDemand     : false
[02/27 20:07:48     39s] (I)       extraDemandForClocks   : 0
[02/27 20:07:48     39s] (I)       steinerRemoveLayers    : false
[02/27 20:07:48     39s] (I)       demoteLayerScenicScale : 1.00
[02/27 20:07:48     39s] (I)       nonpreferLayerCostScale : 100.00
[02/27 20:07:48     39s] (I)       similarTopologyRoutingFast : false
[02/27 20:07:48     39s] (I)       spanningTreeRefinement : false
[02/27 20:07:48     39s] (I)       spanningTreeRefinementAlpha : -1.00
[02/27 20:07:48     39s] (I)       starting read tracks
[02/27 20:07:48     39s] (I)       build grid graph
[02/27 20:07:48     39s] (I)       build grid graph start
[02/27 20:07:48     39s] [NR-eGR] metal1 has no routable track
[02/27 20:07:48     39s] [NR-eGR] metal2 has single uniform track structure
[02/27 20:07:48     39s] [NR-eGR] metal3 has single uniform track structure
[02/27 20:07:48     39s] [NR-eGR] metal4 has single uniform track structure
[02/27 20:07:48     39s] [NR-eGR] metal5 has single uniform track structure
[02/27 20:07:48     39s] [NR-eGR] metal6 has single uniform track structure
[02/27 20:07:48     39s] [NR-eGR] metal7 has single uniform track structure
[02/27 20:07:48     39s] [NR-eGR] metal8 has single uniform track structure
[02/27 20:07:48     39s] [NR-eGR] metal9 has single uniform track structure
[02/27 20:07:48     39s] [NR-eGR] metal10 has single uniform track structure
[02/27 20:07:48     39s] (I)       build grid graph end
[02/27 20:07:48     39s] (I)       ===========================================================================
[02/27 20:07:48     39s] (I)       == Report All Rule Vias ==
[02/27 20:07:48     39s] (I)       ===========================================================================
[02/27 20:07:48     39s] (I)        Via Rule : (Default)
[02/27 20:07:48     39s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/27 20:07:48     39s] (I)       ---------------------------------------------------------------------------
[02/27 20:07:48     39s] (I)        1    9 : via1_8                      9 : via1_8                   
[02/27 20:07:48     39s] (I)        2   10 : via2_8                     10 : via2_8                   
[02/27 20:07:48     39s] (I)        3   19 : via3_2                     19 : via3_2                   
[02/27 20:07:48     39s] (I)        4   22 : via4_0                     22 : via4_0                   
[02/27 20:07:48     39s] (I)        5   23 : via5_0                     23 : via5_0                   
[02/27 20:07:48     39s] (I)        6   24 : via6_0                     24 : via6_0                   
[02/27 20:07:48     39s] (I)        7   25 : via7_0                     25 : via7_0                   
[02/27 20:07:48     39s] (I)        8   26 : via8_0                     26 : via8_0                   
[02/27 20:07:48     39s] (I)        9   27 : via9_0                     27 : via9_0                   
[02/27 20:07:48     39s] (I)       10    0 : ---                         0 : ---                      
[02/27 20:07:48     39s] (I)       ===========================================================================
[02/27 20:07:48     39s] [NR-eGR] Read 974 PG shapes in 0.010 seconds
[02/27 20:07:48     39s] 
[02/27 20:07:48     39s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=974 numBumpBlks=0 numBoundaryFakeBlks=0
[02/27 20:07:48     39s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/27 20:07:48     39s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 118
[02/27 20:07:48     39s] (I)       readDataFromPlaceDB
[02/27 20:07:48     39s] (I)       Read net information..
[02/27 20:07:48     39s] [NR-eGR] Read numTotalNets=218  numIgnoredNets=1
[02/27 20:07:48     39s] (I)       Read testcase time = 0.000 seconds
[02/27 20:07:48     39s] 
[02/27 20:07:48     39s] (I)       early_global_route_priority property id does not exist.
[02/27 20:07:48     39s] (I)       Start initializing grid graph
[02/27 20:07:48     39s] (I)       End initializing grid graph
[02/27 20:07:48     39s] (I)       Model blockages into capacity
[02/27 20:07:48     39s] (I)       Read Num Blocks=974  Num Prerouted Wires=118  Num CS=0
[02/27 20:07:48     39s] (I)       Num blockages on layer 1: 170
[02/27 20:07:48     39s] (I)       Num blockages on layer 2: 170
[02/27 20:07:48     39s] (I)       Num blockages on layer 3: 170
[02/27 20:07:48     39s] (I)       Num blockages on layer 4: 170
[02/27 20:07:48     39s] (I)       Num blockages on layer 5: 190
[02/27 20:07:48     39s] (I)       Num blockages on layer 6: 104
[02/27 20:07:48     39s] (I)       Num blockages on layer 7: 0
[02/27 20:07:48     39s] (I)       Num blockages on layer 8: 0
[02/27 20:07:48     39s] (I)       Num blockages on layer 9: 0
[02/27 20:07:48     39s] (I)       Modeling time = 0.000 seconds
[02/27 20:07:48     39s] 
[02/27 20:07:48     39s] (I)       Number of ignored nets = 1
[02/27 20:07:48     39s] (I)       Number of fixed nets = 1.  Ignored: Yes
[02/27 20:07:48     39s] (I)       Number of clock nets = 1.  Ignored: No
[02/27 20:07:48     39s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/27 20:07:48     39s] (I)       Number of special nets = 0.  Ignored: Yes
[02/27 20:07:48     39s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/27 20:07:48     39s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/27 20:07:48     39s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/27 20:07:48     39s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/27 20:07:48     39s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/27 20:07:48     39s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1045.4 MB
[02/27 20:07:48     39s] (I)       Ndr track 0 does not exist
[02/27 20:07:48     39s] (I)       Ndr track 0 does not exist
[02/27 20:07:48     39s] (I)       Layer1  viaCost=200.00
[02/27 20:07:48     39s] (I)       Layer2  viaCost=200.00
[02/27 20:07:48     39s] (I)       Layer3  viaCost=100.00
[02/27 20:07:48     39s] (I)       Layer4  viaCost=100.00
[02/27 20:07:48     39s] (I)       Layer5  viaCost=100.00
[02/27 20:07:48     39s] (I)       Layer6  viaCost=100.00
[02/27 20:07:48     39s] (I)       Layer7  viaCost=100.00
[02/27 20:07:48     39s] (I)       Layer8  viaCost=100.00
[02/27 20:07:48     39s] (I)       Layer9  viaCost=100.00
[02/27 20:07:48     39s] (I)       ---------------------Grid Graph Info--------------------
[02/27 20:07:48     39s] (I)       Routing area        : (2760, 2520) - (64600, 61040)
[02/27 20:07:48     39s] (I)       Core area           : (8360, 8120) - (56240, 52920)
[02/27 20:07:48     39s] (I)       Site width          :   380  (dbu)
[02/27 20:07:48     39s] (I)       Row height          :  2800  (dbu)
[02/27 20:07:48     39s] (I)       GCell width         :  2800  (dbu)
[02/27 20:07:48     39s] (I)       GCell height        :  2800  (dbu)
[02/27 20:07:48     39s] (I)       Grid                :    23    21    10
[02/27 20:07:48     39s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/27 20:07:48     39s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/27 20:07:48     39s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/27 20:07:48     39s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/27 20:07:48     39s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/27 20:07:48     39s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/27 20:07:48     39s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[02/27 20:07:48     39s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[02/27 20:07:48     39s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/27 20:07:48     39s] (I)       Total num of tracks :     0   170   218   114   109   114    36    38    19    19
[02/27 20:07:48     39s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/27 20:07:48     39s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/27 20:07:48     39s] (I)       --------------------------------------------------------
[02/27 20:07:48     39s] 
[02/27 20:07:48     39s] [NR-eGR] ============ Routing rule table ============
[02/27 20:07:48     39s] [NR-eGR] Rule id: 0  Nets: 0 
[02/27 20:07:48     39s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[02/27 20:07:48     39s] (I)       Pitch:  L1=540  L2=560  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[02/27 20:07:48     39s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[02/27 20:07:48     39s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/27 20:07:48     39s] [NR-eGR] Rule id: 1  Nets: 217 
[02/27 20:07:48     39s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/27 20:07:48     39s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[02/27 20:07:48     39s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/27 20:07:48     39s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/27 20:07:48     39s] [NR-eGR] ========================================
[02/27 20:07:48     39s] [NR-eGR] 
[02/27 20:07:48     39s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/27 20:07:48     39s] (I)       blocked tracks on layer2 : = 578 / 3570 (16.19%)
[02/27 20:07:48     39s] (I)       blocked tracks on layer3 : = 222 / 5014 (4.43%)
[02/27 20:07:48     39s] (I)       blocked tracks on layer4 : = 494 / 2394 (20.63%)
[02/27 20:07:48     39s] (I)       blocked tracks on layer5 : = 254 / 2507 (10.13%)
[02/27 20:07:48     39s] (I)       blocked tracks on layer6 : = 1089 / 2394 (45.49%)
[02/27 20:07:48     39s] (I)       blocked tracks on layer7 : = 456 / 828 (55.07%)
[02/27 20:07:48     39s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[02/27 20:07:48     39s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[02/27 20:07:48     39s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[02/27 20:07:48     39s] (I)       After initializing earlyGlobalRoute syMemory usage = 1045.4 MB
[02/27 20:07:48     39s] (I)       Loading and dumping file time : 0.02 seconds
[02/27 20:07:48     39s] (I)       ============= Initialization =============
[02/27 20:07:48     39s] (I)       totalPins=707  totalGlobalPin=658 (93.07%)
[02/27 20:07:48     39s] (I)       total 2D Cap : 16015 = (7941 H, 8074 V)
[02/27 20:07:48     39s] [NR-eGR] Layer group 1: route 217 net(s) in layer range [2, 10]
[02/27 20:07:48     39s] (I)       ============  Phase 1a Route ============
[02/27 20:07:48     39s] (I)       Phase 1a runs 0.00 seconds
[02/27 20:07:48     39s] (I)       Usage: 1149 = (496 H, 653 V) = (6.25% H, 8.09% V) = (6.944e+02um H, 9.142e+02um V)
[02/27 20:07:48     39s] (I)       
[02/27 20:07:48     39s] (I)       ============  Phase 1b Route ============
[02/27 20:07:48     39s] (I)       Usage: 1149 = (496 H, 653 V) = (6.25% H, 8.09% V) = (6.944e+02um H, 9.142e+02um V)
[02/27 20:07:48     39s] (I)       
[02/27 20:07:48     39s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.59% V. EstWL: 1.608600e+03um
[02/27 20:07:48     39s] (I)       ============  Phase 1c Route ============
[02/27 20:07:48     39s] (I)       Usage: 1149 = (496 H, 653 V) = (6.25% H, 8.09% V) = (6.944e+02um H, 9.142e+02um V)
[02/27 20:07:48     39s] (I)       
[02/27 20:07:48     39s] (I)       ============  Phase 1d Route ============
[02/27 20:07:48     39s] (I)       Usage: 1149 = (496 H, 653 V) = (6.25% H, 8.09% V) = (6.944e+02um H, 9.142e+02um V)
[02/27 20:07:48     39s] (I)       
[02/27 20:07:48     39s] (I)       ============  Phase 1e Route ============
[02/27 20:07:48     39s] (I)       Phase 1e runs 0.00 seconds
[02/27 20:07:48     39s] (I)       Usage: 1149 = (496 H, 653 V) = (6.25% H, 8.09% V) = (6.944e+02um H, 9.142e+02um V)
[02/27 20:07:48     39s] (I)       
[02/27 20:07:48     39s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.59% V. EstWL: 1.608600e+03um
[02/27 20:07:48     39s] [NR-eGR] 
[02/27 20:07:48     39s] (I)       ============  Phase 1l Route ============
[02/27 20:07:48     39s] (I)       Phase 1l runs 0.00 seconds
[02/27 20:07:48     39s] (I)       
[02/27 20:07:48     39s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/27 20:07:48     39s] [NR-eGR]                        OverCon            
[02/27 20:07:48     39s] [NR-eGR]                         #Gcell     %Gcell
[02/27 20:07:48     39s] [NR-eGR]       Layer                (1)    OverCon 
[02/27 20:07:48     39s] [NR-eGR] ----------------------------------------------
[02/27 20:07:48     39s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:48     39s] [NR-eGR]  metal2  (2)         1( 0.22%)   ( 0.22%) 
[02/27 20:07:48     39s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:48     39s] [NR-eGR]  metal4  (4)         1( 0.23%)   ( 0.23%) 
[02/27 20:07:48     39s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:48     39s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:48     39s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:48     39s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:48     39s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:48     39s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/27 20:07:48     39s] [NR-eGR] ----------------------------------------------
[02/27 20:07:48     39s] [NR-eGR] Total                2( 0.05%)   ( 0.05%) 
[02/27 20:07:48     39s] [NR-eGR] 
[02/27 20:07:48     39s] (I)       Total Global Routing Runtime: 0.00 seconds
[02/27 20:07:48     39s] (I)       total 2D Cap : 16170 = (7993 H, 8177 V)
[02/27 20:07:48     39s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/27 20:07:48     39s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/27 20:07:48     39s] [NR-eGR] End Peak syMemory usage = 1045.4 MB
[02/27 20:07:48     39s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[02/27 20:07:48     39s] OPERPROF: Starting HotSpotCal at level 1, MEM:1045.4M
[02/27 20:07:48     39s] [hotspot] +------------+---------------+---------------+
[02/27 20:07:48     39s] [hotspot] |            |   max hotspot | total hotspot |
[02/27 20:07:48     39s] [hotspot] +------------+---------------+---------------+
[02/27 20:07:48     39s] [hotspot] | normalized |          0.00 |          0.00 |
[02/27 20:07:48     39s] [hotspot] +------------+---------------+---------------+
[02/27 20:07:48     39s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/27 20:07:48     39s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/27 20:07:48     39s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1045.4M
[02/27 20:07:48     39s] Starting delay calculation for setup views
[02/27 20:07:48     39s] #################################################################################
[02/27 20:07:48     39s] # Design Stage: PreRoute
[02/27 20:07:48     39s] # Design Name: gcd
[02/27 20:07:48     39s] # Design Mode: 45nm
[02/27 20:07:48     39s] # Analysis Mode: MMMC Non-OCV 
[02/27 20:07:48     39s] # Parasitics Mode: No SPEF/RCDB
[02/27 20:07:48     39s] # Signoff Settings: SI Off 
[02/27 20:07:48     39s] #################################################################################
[02/27 20:07:48     39s] AAE_INFO: 1 threads acquired from CTE.
[02/27 20:07:48     39s] Calculate delays in Single mode...
[02/27 20:07:48     39s] Topological Sorting (REAL = 0:00:00.0, MEM = 1043.4M, InitMEM = 1043.4M)
[02/27 20:07:48     39s] Start delay calculation (fullDC) (1 T). (MEM=1043.38)
[02/27 20:07:49     40s] End AAE Lib Interpolated Model. (MEM=1059.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:49     40s] Total number of fetched objects 253
[02/27 20:07:49     40s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:49     40s] End delay calculation. (MEM=1107.28 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 20:07:49     40s] End delay calculation (fullDC). (MEM=1107.28 CPU=0:00:00.4 REAL=0:00:01.0)
[02/27 20:07:49     40s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1107.3M) ***
[02/27 20:07:49     40s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:40.4 mem=1107.3M)
[02/27 20:07:49     40s] Reported timing to dir ./timingReports
[02/27 20:07:49     40s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 872.9M, totSessionCpu=0:00:40 **
[02/27 20:07:49     40s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1059.6M
[02/27 20:07:49     40s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.025, MEM:1059.6M
[02/27 20:07:51     40s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.174  |  8.174  |  9.334  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   34    |   34    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.891%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 874.4M, totSessionCpu=0:00:41 **
[02/27 20:07:51     40s] *** Finished optDesign ***
[02/27 20:07:51     40s] 
[02/27 20:07:51     40s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:07.5 real=0:00:09.1)
[02/27 20:07:51     40s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[02/27 20:07:51     40s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[02/27 20:07:51     40s] Info: pop threads available for lower-level modules during optimization.
[02/27 20:07:51     40s] Deleting Lib Analyzer.
[02/27 20:07:51     40s] Info: Destroy the CCOpt slew target map.
[02/27 20:07:51     40s] Set place::cacheFPlanSiteMark to 0
[02/27 20:07:51     40s] 
[02/27 20:07:51     40s] *** Summary of all messages that are not suppressed in this session:
[02/27 20:07:51     40s] Severity  ID               Count  Summary                                  
[02/27 20:07:51     40s] WARNING   IMPESI-3014          1  The RC network is incomplete for net %s....
[02/27 20:07:51     40s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/27 20:07:51     40s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[02/27 20:07:51     40s] WARNING   IMPOPT-665          54  %s : Net has unplaced terms or is connec...
[02/27 20:07:51     40s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[02/27 20:07:51     40s] WARNING   IMPCCOPT-1184        2  The library has no usable balanced %ss f...
[02/27 20:07:51     40s] ERROR     IMPCCOPT-5054        1  Net %s is not completely connected after...
[02/27 20:07:51     40s] *** Message Summary: 65 warning(s), 1 error(s)
[02/27 20:07:51     40s] 
[02/27 20:07:51     40s] #% End ccopt_design (date=02/27 20:07:51, total cpu=0:00:13.2, real=0:00:15.0, peak res=876.6M, current mem=874.5M)
[02/27 20:07:51     40s] <CMD> routeDesign
[02/27 20:07:51     40s] #% Begin routeDesign (date=02/27 20:07:51, mem=874.5M)
[02/27 20:07:51     40s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 874.52 (MB), peak = 876.63 (MB)
[02/27 20:07:51     40s] #typical has no qx tech file defined
[02/27 20:07:51     40s] #No active RC corner or QRC tech file is missing.
[02/27 20:07:51     40s] #**INFO: setDesignMode -flowEffort standard
[02/27 20:07:51     40s] #**INFO: multi-cut via swapping will be performed after routing.
[02/27 20:07:51     40s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[02/27 20:07:51     40s] OPERPROF: Starting checkPlace at level 1, MEM:1053.6M
[02/27 20:07:51     40s] #spOpts: N=45 
[02/27 20:07:51     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1053.6M
[02/27 20:07:51     40s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1053.6M
[02/27 20:07:51     40s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/27 20:07:51     40s] SiteArray: one-level site array dimensions = 16 x 126
[02/27 20:07:51     40s] SiteArray: use 8,064 bytes
[02/27 20:07:51     40s] SiteArray: current memory after site array memory allocation 1053.6M
[02/27 20:07:51     40s] SiteArray: FP blocked sites are writable
[02/27 20:07:51     40s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.000, MEM:1053.6M
[02/27 20:07:51     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.001, MEM:1053.6M
[02/27 20:07:51     40s] Begin checking placement ... (start mem=1053.6M, init mem=1053.6M)
[02/27 20:07:51     40s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1053.6M
[02/27 20:07:51     40s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1053.6M
[02/27 20:07:51     40s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1053.6M
[02/27 20:07:51     40s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1053.6M
[02/27 20:07:51     40s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1053.6M
[02/27 20:07:51     40s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1053.6M
[02/27 20:07:51     40s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1053.6M
[02/27 20:07:51     40s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1053.6M
[02/27 20:07:51     40s] *info: Placed = 169           
[02/27 20:07:51     40s] *info: Unplaced = 0           
[02/27 20:07:51     40s] Placement Density:69.89%(375/536)
[02/27 20:07:51     40s] Placement Density (including fixed std cells):69.89%(375/536)
[02/27 20:07:51     40s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1053.6M)
[02/27 20:07:51     40s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.009, MEM:1053.6M
[02/27 20:07:51     40s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[02/27 20:07:51     40s] 
[02/27 20:07:51     40s] changeUseClockNetStatus Option :  -noFixedNetWires 
[02/27 20:07:51     40s] *** Changed status on (1) nets in Clock.
[02/27 20:07:51     40s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1053.6M) ***
[02/27 20:07:51     40s] #ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
[02/27 20:07:51     40s] #ROUTE-DESIGN-CMD: N3-process: 0 [db_process_node=]
[02/27 20:07:51     40s] #Start route 1 clock nets...
[02/27 20:07:51     40s] % Begin globalDetailRoute (date=02/27 20:07:51, mem=874.6M)
[02/27 20:07:51     40s] 
[02/27 20:07:51     40s] globalDetailRoute
[02/27 20:07:51     40s] 
[02/27 20:07:51     40s] #setNanoRouteMode -drouteEndIteration 5
[02/27 20:07:51     40s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[02/27 20:07:51     40s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[02/27 20:07:51     40s] #setNanoRouteMode -routeWithEco true
[02/27 20:07:51     40s] #setNanoRouteMode -routeWithSiDriven true
[02/27 20:07:51     40s] #setNanoRouteMode -routeWithTimingDriven true
[02/27 20:07:51     40s] #Start globalDetailRoute on Sat Feb 27 20:07:51 2021
[02/27 20:07:51     40s] #
[02/27 20:07:51     40s] Initializing multi-corner capacitance tables ... 
[02/27 20:07:51     41s] Initializing multi-corner resistance tables ...
[02/27 20:07:51     41s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_val of net req_val because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_rdy of net resp_rdy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[31] of net req_msg[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[30] of net req_msg[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[29] of net req_msg[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[28] of net req_msg[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[27] of net req_msg[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[26] of net req_msg[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[25] of net req_msg[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[24] of net req_msg[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[23] of net req_msg[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[22] of net req_msg[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[21] of net req_msg[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[20] of net req_msg[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[19] of net req_msg[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[18] of net req_msg[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[17] of net req_msg[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[16] of net req_msg[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[15] of net req_msg[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[14] of net req_msg[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[13] of net req_msg[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[12] of net req_msg[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[11] of net req_msg[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[10] of net req_msg[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[9] of net req_msg[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[8] of net req_msg[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[7] of net req_msg[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[6] of net req_msg[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[5] of net req_msg[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[4] of net req_msg[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[3] of net req_msg[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[2] of net req_msg[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[1] of net req_msg[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[0] of net req_msg[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_rdy of net req_rdy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_val of net resp_val because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[15] of net resp_msg[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[14] of net resp_msg[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[13] of net resp_msg[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[12] of net resp_msg[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[11] of net resp_msg[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[10] of net resp_msg[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[9] of net resp_msg[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[8] of net resp_msg[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[7] of net resp_msg[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[6] of net resp_msg[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[5] of net resp_msg[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[4] of net resp_msg[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[3] of net resp_msg[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[2] of net resp_msg[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[1] of net resp_msg[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[0] of net resp_msg[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:51     41s] ### Net info: total nets: 255
[02/27 20:07:51     41s] ### Net info: dirty nets: 0
[02/27 20:07:51     41s] ### Net info: marked as disconnected nets: 0
[02/27 20:07:51     41s] ### Net info: fully routed nets: 1
[02/27 20:07:51     41s] ### Net info: trivial (single pin) nets: 0
[02/27 20:07:51     41s] ### Net info: unrouted nets: 254
[02/27 20:07:51     41s] ### Net info: re-extraction nets: 0
[02/27 20:07:51     41s] ### Net info: ignored nets: 0
[02/27 20:07:51     41s] ### Net info: skip routing nets: 254
[02/27 20:07:51     41s] #NanoRoute Version 18.13-s088_1 NR190213-1431/18_13-UB
[02/27 20:07:51     41s] #RTESIG:78da8dcccd0ac230100460cf3ec592f610c1d6dda4a9c955f0aa22ea552aa43f505a48d2
[02/27 20:07:51     41s] #       f7b7e2b5b6ce6d673f268a1fc72b30d229c9c4a3d64f82d3950c8af1a64cd28ec64a26f7
[02/27 20:07:51     41s] #       035b47f1f972136840016fba602bebb63078ebc0db109aaeda7c89541a709e983d4259b4
[02/27 20:07:51     41s] #       de027ff57d3b69889401c294f013e065db17e18734b43c27a45a465268607553d50cb80f
[02/27 20:07:51     41s] #       6efc4c3ba532086e98ddca492f1b91ff61cc8c59bd011c988604
[02/27 20:07:51     41s] #
[02/27 20:07:51     41s] #RTESIG:78da8dcccd0ac230100460cf3ec592f610c1d6dda4a9c955f0aa22ea552aa43f505a48d2
[02/27 20:07:51     41s] #       f7b7e2b5b6ce6d673f268a1fc72b30d229c9c4a3d64f82d3950c8af1a64cd28ec64a26f7
[02/27 20:07:51     41s] #       035b47f1f972136840016fba602bebb63078ebc0db109aaeda7c89541a709e983d4259b4
[02/27 20:07:51     41s] #       de027ff57d3b69889401c294f013e065db17e18734b43c27a45a465268607553d50cb80f
[02/27 20:07:51     41s] #       6efc4c3ba532086e98ddca492f1b91ff61cc8c59bd011c988604
[02/27 20:07:51     41s] #
[02/27 20:07:51     41s] #Start routing data preparation on Sat Feb 27 20:07:51 2021
[02/27 20:07:51     41s] #
[02/27 20:07:51     41s] #Minimum voltage of a net in the design = 0.000.
[02/27 20:07:51     41s] #Maximum voltage of a net in the design = 1.100.
[02/27 20:07:51     41s] #Voltage range [0.000 - 0.000] has 1 net.
[02/27 20:07:51     41s] #Voltage range [1.100 - 1.100] has 1 net.
[02/27 20:07:51     41s] #Voltage range [0.000 - 1.100] has 253 nets.
[02/27 20:07:51     41s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[02/27 20:07:51     41s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[02/27 20:07:51     41s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[02/27 20:07:51     41s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/27 20:07:51     41s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/27 20:07:51     41s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/27 20:07:51     41s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/27 20:07:51     41s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/27 20:07:51     41s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[02/27 20:07:51     41s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[02/27 20:07:51     41s] #Regenerating Ggrids automatically.
[02/27 20:07:51     41s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[02/27 20:07:51     41s] #Using automatically generated G-grids.
[02/27 20:07:51     41s] #Done routing data preparation.
[02/27 20:07:51     41s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 795.02 (MB), peak = 876.63 (MB)
[02/27 20:07:51     41s] #Merging special wires: starts on Sat Feb 27 20:07:51 2021 with memory = 795.05 (MB), peak = 876.63 (MB)
[02/27 20:07:51     41s] #
[02/27 20:07:51     41s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:795.1 MB, peak:876.6 MB
[02/27 20:07:51     41s] #
[02/27 20:07:51     41s] #Finished routing data preparation on Sat Feb 27 20:07:51 2021
[02/27 20:07:51     41s] #
[02/27 20:07:51     41s] #Cpu time = 00:00:00
[02/27 20:07:51     41s] #Elapsed time = 00:00:00
[02/27 20:07:51     41s] #Increased memory = 4.62 (MB)
[02/27 20:07:51     41s] #Total memory = 795.07 (MB)
[02/27 20:07:51     41s] #Peak memory = 876.63 (MB)
[02/27 20:07:51     41s] #
[02/27 20:07:51     41s] #
[02/27 20:07:51     41s] #Start global routing on Sat Feb 27 20:07:51 2021
[02/27 20:07:51     41s] #
[02/27 20:07:51     41s] #
[02/27 20:07:51     41s] #Start global routing initialization on Sat Feb 27 20:07:51 2021
[02/27 20:07:51     41s] #
[02/27 20:07:51     41s] #WARNING (NRGR-22) Design is already detail routed.
[02/27 20:07:51     41s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/27 20:07:51     41s] #Cpu time = 00:00:00
[02/27 20:07:51     41s] #Elapsed time = 00:00:00
[02/27 20:07:51     41s] #Increased memory = 4.62 (MB)
[02/27 20:07:51     41s] #Total memory = 795.07 (MB)
[02/27 20:07:51     41s] #Peak memory = 876.63 (MB)
[02/27 20:07:51     41s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 14000 ( 7.00000 um)
[02/27 20:07:51     41s] #
[02/27 20:07:51     41s] #Start Detail Routing..
[02/27 20:07:51     41s] #start initial detail routing ...
[02/27 20:07:51     41s] ### Design has 0 dirty nets, has valid drcs
[02/27 20:07:51     41s] #   number of violations = 0
[02/27 20:07:51     41s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 797.43 (MB), peak = 876.63 (MB)
[02/27 20:07:51     41s] #Complete Detail Routing.
[02/27 20:07:51     41s] #Total number of nets with non-default rule or having extra spacing = 1
[02/27 20:07:51     41s] #Total wire length = 134 um.
[02/27 20:07:51     41s] #Total half perimeter of net bounding box = 42 um.
[02/27 20:07:51     41s] #Total wire length on LAYER metal1 = 0 um.
[02/27 20:07:51     41s] #Total wire length on LAYER metal2 = 1 um.
[02/27 20:07:51     41s] #Total wire length on LAYER metal3 = 59 um.
[02/27 20:07:51     41s] #Total wire length on LAYER metal4 = 73 um.
[02/27 20:07:51     41s] #Total wire length on LAYER metal5 = 0 um.
[02/27 20:07:51     41s] #Total wire length on LAYER metal6 = 0 um.
[02/27 20:07:51     41s] #Total wire length on LAYER metal7 = 0 um.
[02/27 20:07:51     41s] #Total wire length on LAYER metal8 = 0 um.
[02/27 20:07:51     41s] #Total wire length on LAYER metal9 = 0 um.
[02/27 20:07:51     41s] #Total wire length on LAYER metal10 = 0 um.
[02/27 20:07:51     41s] #Total number of vias = 101
[02/27 20:07:51     41s] #Up-Via Summary (total 101):
[02/27 20:07:51     41s] #           
[02/27 20:07:51     41s] #-----------------------
[02/27 20:07:51     41s] # metal1             34
[02/27 20:07:51     41s] # metal2             34
[02/27 20:07:51     41s] # metal3             33
[02/27 20:07:51     41s] #-----------------------
[02/27 20:07:51     41s] #                   101 
[02/27 20:07:51     41s] #
[02/27 20:07:51     41s] #Total number of DRC violations = 0
[02/27 20:07:51     41s] #Cpu time = 00:00:00
[02/27 20:07:51     41s] #Elapsed time = 00:00:00
[02/27 20:07:51     41s] #Increased memory = 0.25 (MB)
[02/27 20:07:51     41s] #Total memory = 795.34 (MB)
[02/27 20:07:51     41s] #Peak memory = 876.63 (MB)
[02/27 20:07:51     41s] #detailRoute Statistics:
[02/27 20:07:51     41s] #Cpu time = 00:00:00
[02/27 20:07:51     41s] #Elapsed time = 00:00:00
[02/27 20:07:51     41s] #Increased memory = 0.25 (MB)
[02/27 20:07:51     41s] #Total memory = 795.34 (MB)
[02/27 20:07:51     41s] #Peak memory = 876.63 (MB)
[02/27 20:07:51     41s] #
[02/27 20:07:51     41s] #globalDetailRoute statistics:
[02/27 20:07:51     41s] #Cpu time = 00:00:00
[02/27 20:07:51     41s] #Elapsed time = 00:00:00
[02/27 20:07:51     41s] #Increased memory = -79.78 (MB)
[02/27 20:07:51     41s] #Total memory = 794.85 (MB)
[02/27 20:07:51     41s] #Peak memory = 876.63 (MB)
[02/27 20:07:51     41s] #Number of warnings = 56
[02/27 20:07:51     41s] #Total number of warnings = 151
[02/27 20:07:51     41s] #Number of fails = 0
[02/27 20:07:51     41s] #Total number of fails = 0
[02/27 20:07:51     41s] #Complete globalDetailRoute on Sat Feb 27 20:07:51 2021
[02/27 20:07:51     41s] #
[02/27 20:07:51     41s] % End globalDetailRoute (date=02/27 20:07:51, total cpu=0:00:00.5, real=0:00:00.0, peak res=874.6M, current mem=795.0M)
[02/27 20:07:51     41s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[02/27 20:07:51     41s] % Begin globalDetailRoute (date=02/27 20:07:51, mem=795.0M)
[02/27 20:07:51     41s] 
[02/27 20:07:51     41s] globalDetailRoute
[02/27 20:07:51     41s] 
[02/27 20:07:51     41s] #setNanoRouteMode -droutePostRouteSwapVia "multiCut"
[02/27 20:07:51     41s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[02/27 20:07:51     41s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[02/27 20:07:51     41s] #setNanoRouteMode -routeWithSiDriven true
[02/27 20:07:51     41s] #setNanoRouteMode -routeWithTimingDriven true
[02/27 20:07:51     41s] #Start globalDetailRoute on Sat Feb 27 20:07:51 2021
[02/27 20:07:51     41s] #
[02/27 20:07:51     41s] #Generating timing data, please wait...
[02/27 20:07:51     41s] #253 total nets, 1 already routed, 1 will ignore in trialRoute
[02/27 20:07:52     41s] #Dump tif for version 2.1
[02/27 20:07:52     42s] End AAE Lib Interpolated Model. (MEM=986.898 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:52     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[02/27 20:07:52     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net req_rdy. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[02/27 20:07:52     42s] Total number of fetched objects 253
[02/27 20:07:52     42s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:52     42s] End delay calculation. (MEM=1034.59 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 20:07:52     42s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[02/27 20:07:52     42s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 788.52 (MB), peak = 876.63 (MB)
[02/27 20:07:52     42s] #Done generating timing data.
[02/27 20:07:52     42s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_val of net req_val because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_rdy of net resp_rdy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[31] of net req_msg[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[30] of net req_msg[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[29] of net req_msg[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[28] of net req_msg[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[27] of net req_msg[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[26] of net req_msg[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[25] of net req_msg[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[24] of net req_msg[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[23] of net req_msg[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[22] of net req_msg[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[21] of net req_msg[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[20] of net req_msg[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[19] of net req_msg[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[18] of net req_msg[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[17] of net req_msg[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[16] of net req_msg[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[15] of net req_msg[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[14] of net req_msg[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[13] of net req_msg[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[12] of net req_msg[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[11] of net req_msg[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[10] of net req_msg[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[9] of net req_msg[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[8] of net req_msg[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[7] of net req_msg[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[6] of net req_msg[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[5] of net req_msg[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[4] of net req_msg[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[3] of net req_msg[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[2] of net req_msg[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[1] of net req_msg[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[0] of net req_msg[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_rdy of net req_rdy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_val of net resp_val because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[15] of net resp_msg[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[14] of net resp_msg[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[13] of net resp_msg[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[12] of net resp_msg[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[11] of net resp_msg[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[10] of net resp_msg[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[9] of net resp_msg[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[8] of net resp_msg[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[7] of net resp_msg[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[6] of net resp_msg[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[5] of net resp_msg[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[4] of net resp_msg[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[3] of net resp_msg[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[2] of net resp_msg[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[1] of net resp_msg[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/resp_msg[0] of net resp_msg[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/27 20:07:52     42s] ### Net info: total nets: 255
[02/27 20:07:52     42s] ### Net info: dirty nets: 0
[02/27 20:07:52     42s] ### Net info: marked as disconnected nets: 0
[02/27 20:07:52     42s] ### Net info: fully routed nets: 1
[02/27 20:07:52     42s] ### Net info: trivial (single pin) nets: 0
[02/27 20:07:52     42s] ### Net info: unrouted nets: 254
[02/27 20:07:52     42s] ### Net info: re-extraction nets: 0
[02/27 20:07:52     42s] ### Net info: ignored nets: 0
[02/27 20:07:52     42s] ### Net info: skip routing nets: 0
[02/27 20:07:52     42s] #Start reading timing information from file .timing_file_55245.tif.gz ...
[02/27 20:07:52     42s] #Read in timing information for 54 ports, 169 instances from timing file .timing_file_55245.tif.gz.
[02/27 20:07:52     42s] #NanoRoute Version 18.13-s088_1 NR190213-1431/18_13-UB
[02/27 20:07:52     42s] #RTESIG:78da8d90cb0ac23010455dfb1543da45055b334953d2ade256a5a85ba990b681d8421eff
[02/27 20:07:52     42s] #       6fc46d7dcc6eee1cce8549d2ebbe0182b2409e3b2ae50de1d0604d59dcb1e4b8c118f1fc
[02/27 20:07:52     42s] #       b225cb243d9ece5c48a090e9d1ab5ed93504a72c38e5bd1efbd51b11ac06f208c6eb5df0
[02/27 20:07:52     42s] #       0432e76d3ccea288a206a405d2d740d699a9f5f324e302bad63805d97d9acc3cc4990432
[02/27 20:07:52     42s] #       e87ef8512b4409de86af2e51957fb92a56fd7455f1259f99c513afe97351
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] #RTESIG:78da8d90cb0ac23010455dfb1543da45055b334953d2ade256a5a85ba990b681d8421eff
[02/27 20:07:52     42s] #       6fc46d7dcc6eee1cce8549d2ebbe0182b2409e3b2ae50de1d0604d59dcb1e4b8c118f1fc
[02/27 20:07:52     42s] #       b225cb243d9ece5c48a090e9d1ab5ed93504a72c38e5bd1efbd51b11ac06f208c6eb5df0
[02/27 20:07:52     42s] #       0432e76d3ccea288a206a405d2d740d699a9f5f324e302bad63805d97d9acc3cc4990432
[02/27 20:07:52     42s] #       e87ef8512b4409de86af2e51957fb92a56fd7455f1259f99c513afe97351
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] #Start routing data preparation on Sat Feb 27 20:07:52 2021
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] #Minimum voltage of a net in the design = 0.000.
[02/27 20:07:52     42s] #Maximum voltage of a net in the design = 1.100.
[02/27 20:07:52     42s] #Voltage range [0.000 - 0.000] has 1 net.
[02/27 20:07:52     42s] #Voltage range [1.100 - 1.100] has 1 net.
[02/27 20:07:52     42s] #Voltage range [0.000 - 1.100] has 253 nets.
[02/27 20:07:52     42s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[02/27 20:07:52     42s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[02/27 20:07:52     42s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[02/27 20:07:52     42s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/27 20:07:52     42s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/27 20:07:52     42s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/27 20:07:52     42s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/27 20:07:52     42s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/27 20:07:52     42s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[02/27 20:07:52     42s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[02/27 20:07:52     42s] #Regenerating Ggrids automatically.
[02/27 20:07:52     42s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[02/27 20:07:52     42s] #Using automatically generated G-grids.
[02/27 20:07:52     42s] #Done routing data preparation.
[02/27 20:07:52     42s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 770.59 (MB), peak = 876.63 (MB)
[02/27 20:07:52     42s] #Merging special wires: starts on Sat Feb 27 20:07:52 2021 with memory = 770.76 (MB), peak = 876.63 (MB)
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:770.8 MB, peak:876.6 MB
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] #Finished routing data preparation on Sat Feb 27 20:07:52 2021
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] #Cpu time = 00:00:00
[02/27 20:07:52     42s] #Elapsed time = 00:00:00
[02/27 20:07:52     42s] #Increased memory = 4.46 (MB)
[02/27 20:07:52     42s] #Total memory = 770.79 (MB)
[02/27 20:07:52     42s] #Peak memory = 876.63 (MB)
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] #Start global routing on Sat Feb 27 20:07:52 2021
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] #Start global routing initialization on Sat Feb 27 20:07:52 2021
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] #Number of eco nets is 0
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] #Start global routing data preparation on Sat Feb 27 20:07:52 2021
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] ### build_merged_routing_blockage_rect_list starts on Sat Feb 27 20:07:52 2021 with memory = 770.82 (MB), peak = 876.63 (MB)
[02/27 20:07:52     42s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:770.8 MB, peak:876.6 MB
[02/27 20:07:52     42s] #Start routing resource analysis on Sat Feb 27 20:07:52 2021
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] ### init_is_bin_blocked starts on Sat Feb 27 20:07:52 2021 with memory = 770.82 (MB), peak = 876.63 (MB)
[02/27 20:07:52     42s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:770.8 MB, peak:876.6 MB
[02/27 20:07:52     42s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Feb 27 20:07:52 2021 with memory = 770.95 (MB), peak = 876.63 (MB)
[02/27 20:07:52     42s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:771.0 MB, peak:876.6 MB
[02/27 20:07:52     42s] ### adjust_flow_cap starts on Sat Feb 27 20:07:52 2021 with memory = 771.04 (MB), peak = 876.63 (MB)
[02/27 20:07:52     42s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:771.0 MB, peak:876.6 MB
[02/27 20:07:52     42s] ### adjust_partial_route_blockage starts on Sat Feb 27 20:07:52 2021 with memory = 771.04 (MB), peak = 876.63 (MB)
[02/27 20:07:52     42s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:771.0 MB, peak:876.6 MB
[02/27 20:07:52     42s] ### set_via_blocked starts on Sat Feb 27 20:07:52 2021 with memory = 771.04 (MB), peak = 876.63 (MB)
[02/27 20:07:52     42s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:771.0 MB, peak:876.6 MB
[02/27 20:07:52     42s] ### copy_flow starts on Sat Feb 27 20:07:52 2021 with memory = 771.04 (MB), peak = 876.63 (MB)
[02/27 20:07:52     42s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:771.0 MB, peak:876.6 MB
[02/27 20:07:52     42s] #Routing resource analysis is done on Sat Feb 27 20:07:52 2021
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] ### report_flow_cap starts on Sat Feb 27 20:07:52 2021 with memory = 771.04 (MB), peak = 876.63 (MB)
[02/27 20:07:52     42s] #  Resource Analysis:
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/27 20:07:52     42s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/27 20:07:52     42s] #  --------------------------------------------------------------
[02/27 20:07:52     42s] #  metal1         H         218           0         225    42.67%
[02/27 20:07:52     42s] #  metal2         V         170           0         225     0.00%
[02/27 20:07:52     42s] #  metal3         H         218           0         225     0.00%
[02/27 20:07:52     42s] #  metal4         V         114           0         225     0.00%
[02/27 20:07:52     42s] #  metal5         H         109           0         225     0.00%
[02/27 20:07:52     42s] #  metal6         V          64          50         225     0.00%
[02/27 20:07:52     42s] #  metal7         H          14          22         225    32.00%
[02/27 20:07:52     42s] #  metal8         V          38           0         225     0.00%
[02/27 20:07:52     42s] #  metal9         H          15           0         225     0.00%
[02/27 20:07:52     42s] #  metal10        V          16           0         225     0.00%
[02/27 20:07:52     42s] #  --------------------------------------------------------------
[02/27 20:07:52     42s] #  Total                    976      10.50%        2250     7.47%
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] #  1 nets (0.39%) with 1 preferred extra spacing.
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:771.0 MB, peak:876.6 MB
[02/27 20:07:52     42s] ### analyze_m2_tracks starts on Sat Feb 27 20:07:52 2021 with memory = 771.04 (MB), peak = 876.63 (MB)
[02/27 20:07:52     42s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:771.0 MB, peak:876.6 MB
[02/27 20:07:52     42s] ### report_initial_resource starts on Sat Feb 27 20:07:52 2021 with memory = 771.04 (MB), peak = 876.63 (MB)
[02/27 20:07:52     42s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:771.0 MB, peak:876.6 MB
[02/27 20:07:52     42s] ### mark_pg_pins_accessibility starts on Sat Feb 27 20:07:52 2021 with memory = 771.04 (MB), peak = 876.63 (MB)
[02/27 20:07:52     42s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:771.0 MB, peak:876.6 MB
[02/27 20:07:52     42s] ### set_net_region starts on Sat Feb 27 20:07:52 2021 with memory = 771.04 (MB), peak = 876.63 (MB)
[02/27 20:07:52     42s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:771.0 MB, peak:876.6 MB
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] #Global routing data preparation is done on Sat Feb 27 20:07:52 2021
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 771.04 (MB), peak = 876.63 (MB)
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] ### prepare_level starts on Sat Feb 27 20:07:52 2021 with memory = 771.04 (MB), peak = 876.63 (MB)
[02/27 20:07:52     42s] ### init level 1 starts on Sat Feb 27 20:07:52 2021 with memory = 771.04 (MB), peak = 876.63 (MB)
[02/27 20:07:52     42s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:771.0 MB, peak:876.6 MB
[02/27 20:07:52     42s] ### prepare_level_flow starts on Sat Feb 27 20:07:52 2021 with memory = 771.04 (MB), peak = 876.63 (MB)
[02/27 20:07:52     42s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:771.0 MB, peak:876.6 MB
[02/27 20:07:52     42s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:771.0 MB, peak:876.6 MB
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] #Global routing initialization is done on Sat Feb 27 20:07:52 2021
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 771.04 (MB), peak = 876.63 (MB)
[02/27 20:07:52     42s] #
[02/27 20:07:52     42s] #start global routing iteration 1...
[02/27 20:07:52     42s] ### init_flow_edge starts on Sat Feb 27 20:07:52 2021 with memory = 771.04 (MB), peak = 876.63 (MB)
[02/27 20:07:52     42s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:771.0 MB, peak:876.6 MB
[02/27 20:07:52     42s] #Initial_route: 0.04014
[02/27 20:07:53     42s] #Reroute: 0.08506
[02/27 20:07:53     42s] ### measure_qor starts on Sat Feb 27 20:07:53 2021 with memory = 772.29 (MB), peak = 876.63 (MB)
[02/27 20:07:53     42s] ### measure_congestion starts on Sat Feb 27 20:07:53 2021 with memory = 772.29 (MB), peak = 876.63 (MB)
[02/27 20:07:53     42s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:772.3 MB, peak:876.6 MB
[02/27 20:07:53     42s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:772.3 MB, peak:876.6 MB
[02/27 20:07:53     42s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 772.29 (MB), peak = 876.63 (MB)
[02/27 20:07:53     42s] #
[02/27 20:07:53     42s] #start global routing iteration 2...
[02/27 20:07:53     42s] ### measure_qor starts on Sat Feb 27 20:07:53 2021 with memory = 772.36 (MB), peak = 876.63 (MB)
[02/27 20:07:53     42s] ### measure_congestion starts on Sat Feb 27 20:07:53 2021 with memory = 772.36 (MB), peak = 876.63 (MB)
[02/27 20:07:53     42s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:772.4 MB, peak:876.6 MB
[02/27 20:07:53     42s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:772.4 MB, peak:876.6 MB
[02/27 20:07:53     42s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 772.36 (MB), peak = 876.63 (MB)
[02/27 20:07:53     42s] #
[02/27 20:07:53     42s] ### route_end starts on Sat Feb 27 20:07:53 2021 with memory = 772.36 (MB), peak = 876.63 (MB)
[02/27 20:07:53     42s] #
[02/27 20:07:53     42s] #Total number of trivial nets (e.g. < 2 pins) = 37 (skipped).
[02/27 20:07:53     42s] #Total number of routable nets = 218.
[02/27 20:07:53     42s] #Total number of nets in the design = 255.
[02/27 20:07:53     42s] #
[02/27 20:07:53     42s] #217 routable nets have only global wires.
[02/27 20:07:53     42s] #1 routable net has only detail routed wires.
[02/27 20:07:53     42s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/27 20:07:53     42s] #
[02/27 20:07:53     42s] #Routed nets constraints summary:
[02/27 20:07:53     42s] #-----------------------------
[02/27 20:07:53     42s] #        Rules   Unconstrained  
[02/27 20:07:53     42s] #-----------------------------
[02/27 20:07:53     42s] #      Default             217  
[02/27 20:07:53     42s] #-----------------------------
[02/27 20:07:53     42s] #        Total             217  
[02/27 20:07:53     42s] #-----------------------------
[02/27 20:07:53     42s] #
[02/27 20:07:53     42s] #Routing constraints summary of the whole design:
[02/27 20:07:53     42s] #------------------------------------------------
[02/27 20:07:53     42s] #        Rules   Pref Extra Space   Unconstrained  
[02/27 20:07:53     42s] #------------------------------------------------
[02/27 20:07:53     42s] #      Default                  1             217  
[02/27 20:07:53     42s] #------------------------------------------------
[02/27 20:07:53     42s] #        Total                  1             217  
[02/27 20:07:53     42s] #------------------------------------------------
[02/27 20:07:53     42s] #
[02/27 20:07:53     42s] ### cal_base_flow starts on Sat Feb 27 20:07:53 2021 with memory = 772.37 (MB), peak = 876.63 (MB)
[02/27 20:07:53     42s] ### init_flow_edge starts on Sat Feb 27 20:07:53 2021 with memory = 772.37 (MB), peak = 876.63 (MB)
[02/27 20:07:53     42s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:772.4 MB, peak:876.6 MB
[02/27 20:07:53     42s] ### cal_flow starts on Sat Feb 27 20:07:53 2021 with memory = 772.37 (MB), peak = 876.63 (MB)
[02/27 20:07:53     42s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:772.4 MB, peak:876.6 MB
[02/27 20:07:53     42s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:772.4 MB, peak:876.6 MB
[02/27 20:07:53     42s] ### report_overcon starts on Sat Feb 27 20:07:53 2021 with memory = 772.37 (MB), peak = 876.63 (MB)
[02/27 20:07:53     42s] #
[02/27 20:07:53     42s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/27 20:07:53     42s] #
[02/27 20:07:53     42s] #                 OverCon       OverCon       OverCon          
[02/27 20:07:53     42s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[02/27 20:07:53     42s] #     Layer           (1)           (2)           (3)   OverCon
[02/27 20:07:53     42s] #  ------------------------------------------------------------
[02/27 20:07:53     42s] #  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/27 20:07:53     42s] #  metal2        1(0.44%)      1(0.44%)      2(0.89%)   (1.78%)
[02/27 20:07:53     42s] #  metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/27 20:07:53     42s] #  metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/27 20:07:53     42s] #  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/27 20:07:53     42s] #  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/27 20:07:53     42s] #  metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/27 20:07:53     42s] #  metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/27 20:07:53     42s] #  metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/27 20:07:53     42s] #  metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/27 20:07:53     42s] #  ------------------------------------------------------------
[02/27 20:07:53     42s] #     Total      1(0.05%)      1(0.05%)      2(0.09%)   (0.19%)
[02/27 20:07:53     42s] #
[02/27 20:07:53     42s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[02/27 20:07:53     42s] #  Overflow after GR: 0.00% H + 0.19% V
[02/27 20:07:53     42s] #
[02/27 20:07:53     42s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:772.4 MB, peak:876.6 MB
[02/27 20:07:53     42s] ### cal_base_flow starts on Sat Feb 27 20:07:53 2021 with memory = 772.37 (MB), peak = 876.63 (MB)
[02/27 20:07:53     42s] ### init_flow_edge starts on Sat Feb 27 20:07:53 2021 with memory = 772.37 (MB), peak = 876.63 (MB)
[02/27 20:07:53     42s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:772.4 MB, peak:876.6 MB
[02/27 20:07:53     42s] ### cal_flow starts on Sat Feb 27 20:07:53 2021 with memory = 772.37 (MB), peak = 876.63 (MB)
[02/27 20:07:53     42s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:772.4 MB, peak:876.6 MB
[02/27 20:07:53     42s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:772.4 MB, peak:876.6 MB
[02/27 20:07:53     42s] ### export_cong_map starts on Sat Feb 27 20:07:53 2021 with memory = 772.37 (MB), peak = 876.63 (MB)
[02/27 20:07:53     42s] ### PDZT_Export::export_cong_map starts on Sat Feb 27 20:07:53 2021 with memory = 772.37 (MB), peak = 876.63 (MB)
[02/27 20:07:53     42s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:772.4 MB, peak:876.6 MB
[02/27 20:07:53     42s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:772.4 MB, peak:876.6 MB
[02/27 20:07:53     42s] ### import_cong_map starts on Sat Feb 27 20:07:53 2021 with memory = 772.37 (MB), peak = 876.63 (MB)
[02/27 20:07:53     42s] OPERPROF: Starting HotSpotCal at level 1, MEM:962.7M
[02/27 20:07:53     42s] [hotspot] +------------+---------------+---------------+
[02/27 20:07:53     42s] [hotspot] |            |   max hotspot | total hotspot |
[02/27 20:07:53     42s] [hotspot] +------------+---------------+---------------+
[02/27 20:07:53     42s] [hotspot] | normalized |          0.00 |          0.00 |
[02/27 20:07:53     42s] [hotspot] +------------+---------------+---------------+
[02/27 20:07:53     42s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/27 20:07:53     42s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/27 20:07:53     42s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:978.7M
[02/27 20:07:53     42s] #Hotspot report including placement blocked areas
[02/27 20:07:53     42s] OPERPROF: Starting HotSpotCal at level 1, MEM:978.7M
[02/27 20:07:53     42s] [hotspot] +------------+---------------+---------------+
[02/27 20:07:53     42s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[02/27 20:07:53     42s] [hotspot] +------------+---------------+---------------+
[02/27 20:07:53     42s] [hotspot] |   metal1(H)   |          4.00 |          5.00 |
[02/27 20:07:53     42s] [hotspot] |   metal2(V)   |          0.00 |          0.00 |
[02/27 20:07:53     42s] [hotspot] |   metal3(H)   |          0.00 |          0.00 |
[02/27 20:07:53     42s] [hotspot] |   metal4(V)   |          0.00 |          0.00 |
[02/27 20:07:53     42s] [hotspot] |   metal5(H)   |          0.00 |          0.00 |
[02/27 20:07:53     42s] [hotspot] |   metal6(V)   |          0.00 |          0.00 |
[02/27 20:07:53     42s] [hotspot] |   metal7(H)   |          0.00 |          0.00 |
[02/27 20:07:53     42s] [hotspot] |   metal8(V)   |          0.00 |          0.00 |
[02/27 20:07:53     42s] [hotspot] |   metal9(H)   |          0.00 |          0.00 |
[02/27 20:07:53     42s] [hotspot] |   metal10(V)   |          0.00 |          0.00 |
[02/27 20:07:53     42s] [hotspot] +------------+---------------+---------------+
[02/27 20:07:53     42s] [hotspot] |   worst    |(metal1     4.00 |(metal1     5.00 |
[02/27 20:07:53     42s] [hotspot] +------------+---------------+---------------+
[02/27 20:07:53     42s] [hotspot] | all layers |          0.00 |          0.00 |
[02/27 20:07:53     42s] [hotspot] +------------+---------------+---------------+
[02/27 20:07:53     42s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/27 20:07:53     42s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[02/27 20:07:53     42s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/27 20:07:53     42s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.008, MEM:978.7M
[02/27 20:07:53     42s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:773.0 MB, peak:876.6 MB
[02/27 20:07:53     42s] ### update starts on Sat Feb 27 20:07:53 2021 with memory = 772.95 (MB), peak = 876.63 (MB)
[02/27 20:07:53     42s] #Complete Global Routing.
[02/27 20:07:53     42s] #Total number of nets with non-default rule or having extra spacing = 1
[02/27 20:07:53     42s] #Total wire length = 1774 um.
[02/27 20:07:53     42s] #Total half perimeter of net bounding box = 1431 um.
[02/27 20:07:53     42s] #Total wire length on LAYER metal1 = 0 um.
[02/27 20:07:53     42s] #Total wire length on LAYER metal2 = 510 um.
[02/27 20:07:53     42s] #Total wire length on LAYER metal3 = 868 um.
[02/27 20:07:53     42s] #Total wire length on LAYER metal4 = 396 um.
[02/27 20:07:53     42s] #Total wire length on LAYER metal5 = 0 um.
[02/27 20:07:53     42s] #Total wire length on LAYER metal6 = 0 um.
[02/27 20:07:53     42s] #Total wire length on LAYER metal7 = 0 um.
[02/27 20:07:53     42s] #Total wire length on LAYER metal8 = 0 um.
[02/27 20:07:53     42s] #Total wire length on LAYER metal9 = 0 um.
[02/27 20:07:53     42s] #Total wire length on LAYER metal10 = 0 um.
[02/27 20:07:53     42s] #Total number of vias = 1363
[02/27 20:07:53     42s] #Up-Via Summary (total 1363):
[02/27 20:07:53     42s] #           
[02/27 20:07:53     42s] #-----------------------
[02/27 20:07:53     42s] # metal1            703
[02/27 20:07:53     42s] # metal2            487
[02/27 20:07:53     42s] # metal3            173
[02/27 20:07:53     42s] #-----------------------
[02/27 20:07:53     42s] #                  1363 
[02/27 20:07:53     42s] #
[02/27 20:07:53     42s] ### update cpu:00:00:00, real:00:00:00, mem:773.2 MB, peak:876.6 MB
[02/27 20:07:53     42s] ### report_overcon starts on Sat Feb 27 20:07:53 2021 with memory = 773.38 (MB), peak = 876.63 (MB)
[02/27 20:07:53     42s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:773.4 MB, peak:876.6 MB
[02/27 20:07:53     42s] ### report_overcon starts on Sat Feb 27 20:07:53 2021 with memory = 773.38 (MB), peak = 876.63 (MB)
[02/27 20:07:53     42s] #Max overcon = 3 tracks.
[02/27 20:07:53     42s] #Total overcon = 0.19%.
[02/27 20:07:53     42s] #Worst layer Gcell overcon rate = 0.00%.
[02/27 20:07:53     42s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:773.4 MB, peak:876.6 MB
[02/27 20:07:53     42s] ### route_end cpu:00:00:00, real:00:00:00, mem:773.4 MB, peak:876.6 MB
[02/27 20:07:53     42s] #
[02/27 20:07:53     42s] #Global routing statistics:
[02/27 20:07:53     42s] #Cpu time = 00:00:00
[02/27 20:07:53     42s] #Elapsed time = 00:00:00
[02/27 20:07:53     42s] #Increased memory = 2.59 (MB)
[02/27 20:07:53     42s] #Total memory = 773.38 (MB)
[02/27 20:07:53     42s] #Peak memory = 876.63 (MB)
[02/27 20:07:53     42s] #
[02/27 20:07:53     42s] #Finished global routing on Sat Feb 27 20:07:53 2021
[02/27 20:07:53     42s] #
[02/27 20:07:53     42s] #
[02/27 20:07:53     42s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 772.91 (MB), peak = 876.63 (MB)
[02/27 20:07:53     42s] #Start Track Assignment.
[02/27 20:07:53     42s] #Done with 298 horizontal wires in 1 hboxes and 305 vertical wires in 1 hboxes.
[02/27 20:07:53     42s] #Done with 68 horizontal wires in 1 hboxes and 79 vertical wires in 1 hboxes.
[02/27 20:07:53     42s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[02/27 20:07:53     42s] #
[02/27 20:07:53     42s] #Track assignment summary:
[02/27 20:07:53     42s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[02/27 20:07:53     42s] #------------------------------------------------------------------------
[02/27 20:07:53     42s] # metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[02/27 20:07:53     42s] # metal2       501.76 	  0.14%  	  0.00% 	  0.00%
[02/27 20:07:53     42s] # metal3       770.36 	  0.04%  	  0.00% 	  0.00%
[02/27 20:07:53     42s] # metal4       316.96 	  0.22%  	  0.00% 	  0.00%
[02/27 20:07:53     42s] # metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[02/27 20:07:53     42s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[02/27 20:07:53     42s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[02/27 20:07:53     42s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[02/27 20:07:53     42s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[02/27 20:07:53     42s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[02/27 20:07:53     42s] #------------------------------------------------------------------------
[02/27 20:07:53     42s] # All        1589.08  	  0.11% 	  0.00% 	  0.00%
[02/27 20:07:53     42s] #Complete Track Assignment.
[02/27 20:07:53     42s] #Total number of nets with non-default rule or having extra spacing = 1
[02/27 20:07:53     42s] #Total wire length = 1865 um.
[02/27 20:07:53     42s] #Total half perimeter of net bounding box = 1431 um.
[02/27 20:07:53     42s] #Total wire length on LAYER metal1 = 99 um.
[02/27 20:07:53     42s] #Total wire length on LAYER metal2 = 500 um.
[02/27 20:07:53     42s] #Total wire length on LAYER metal3 = 874 um.
[02/27 20:07:53     42s] #Total wire length on LAYER metal4 = 392 um.
[02/27 20:07:53     42s] #Total wire length on LAYER metal5 = 0 um.
[02/27 20:07:53     42s] #Total wire length on LAYER metal6 = 0 um.
[02/27 20:07:53     42s] #Total wire length on LAYER metal7 = 0 um.
[02/27 20:07:53     42s] #Total wire length on LAYER metal8 = 0 um.
[02/27 20:07:53     42s] #Total wire length on LAYER metal9 = 0 um.
[02/27 20:07:53     42s] #Total wire length on LAYER metal10 = 0 um.
[02/27 20:07:53     42s] #Total number of vias = 1363
[02/27 20:07:53     42s] #Up-Via Summary (total 1363):
[02/27 20:07:53     42s] #           
[02/27 20:07:53     42s] #-----------------------
[02/27 20:07:53     42s] # metal1            703
[02/27 20:07:53     42s] # metal2            487
[02/27 20:07:53     42s] # metal3            173
[02/27 20:07:53     42s] #-----------------------
[02/27 20:07:53     42s] #                  1363 
[02/27 20:07:53     42s] #
[02/27 20:07:53     42s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 773.64 (MB), peak = 876.63 (MB)
[02/27 20:07:53     42s] #
[02/27 20:07:53     42s] #number of short segments in preferred routing layers
[02/27 20:07:53     42s] #	
[02/27 20:07:53     42s] #	
[02/27 20:07:53     42s] #
[02/27 20:07:53     42s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/27 20:07:53     42s] #Cpu time = 00:00:00
[02/27 20:07:53     42s] #Elapsed time = 00:00:00
[02/27 20:07:53     42s] #Increased memory = 7.32 (MB)
[02/27 20:07:53     42s] #Total memory = 773.64 (MB)
[02/27 20:07:53     42s] #Peak memory = 876.63 (MB)
[02/27 20:07:53     42s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 14000 ( 7.00000 um)
[02/27 20:07:53     42s] #
[02/27 20:07:53     42s] #Start Detail Routing..
[02/27 20:07:53     42s] #start initial detail routing ...
[02/27 20:07:53     42s] ### Design has 0 dirty nets, has valid drcs
[02/27 20:07:55     44s] #   number of violations = 0
[02/27 20:07:55     44s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 813.98 (MB), peak = 876.63 (MB)
[02/27 20:07:55     44s] #Complete Detail Routing.
[02/27 20:07:55     44s] #Total number of nets with non-default rule or having extra spacing = 1
[02/27 20:07:55     44s] #Total wire length = 1910 um.
[02/27 20:07:55     44s] #Total half perimeter of net bounding box = 1431 um.
[02/27 20:07:55     44s] #Total wire length on LAYER metal1 = 32 um.
[02/27 20:07:55     44s] #Total wire length on LAYER metal2 = 773 um.
[02/27 20:07:55     44s] #Total wire length on LAYER metal3 = 769 um.
[02/27 20:07:55     44s] #Total wire length on LAYER metal4 = 336 um.
[02/27 20:07:55     44s] #Total wire length on LAYER metal5 = 0 um.
[02/27 20:07:55     44s] #Total wire length on LAYER metal6 = 0 um.
[02/27 20:07:55     44s] #Total wire length on LAYER metal7 = 0 um.
[02/27 20:07:55     44s] #Total wire length on LAYER metal8 = 0 um.
[02/27 20:07:55     44s] #Total wire length on LAYER metal9 = 0 um.
[02/27 20:07:55     44s] #Total wire length on LAYER metal10 = 0 um.
[02/27 20:07:55     44s] #Total number of vias = 1400
[02/27 20:07:55     44s] #Up-Via Summary (total 1400):
[02/27 20:07:55     44s] #           
[02/27 20:07:55     44s] #-----------------------
[02/27 20:07:55     44s] # metal1            742
[02/27 20:07:55     44s] # metal2            507
[02/27 20:07:55     44s] # metal3            151
[02/27 20:07:55     44s] #-----------------------
[02/27 20:07:55     44s] #                  1400 
[02/27 20:07:55     44s] #
[02/27 20:07:55     44s] #Total number of DRC violations = 0
[02/27 20:07:55     44s] #Cpu time = 00:00:02
[02/27 20:07:55     44s] #Elapsed time = 00:00:02
[02/27 20:07:55     44s] #Increased memory = 5.56 (MB)
[02/27 20:07:55     44s] #Total memory = 779.22 (MB)
[02/27 20:07:55     44s] #Peak memory = 876.63 (MB)
[02/27 20:07:55     44s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 14000 ( 7.00000 um)
[02/27 20:07:55     44s] #
[02/27 20:07:55     44s] #Start Post Route via swapping...
[02/27 20:07:55     44s] #99.56% of area are rerouted by ECO routing.
[02/27 20:07:55     44s] #   number of violations = 0
[02/27 20:07:55     44s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 779.23 (MB), peak = 876.63 (MB)
[02/27 20:07:55     44s] #CELL_VIEW gcd,init has no DRC violation.
[02/27 20:07:55     44s] #Total number of DRC violations = 0
[02/27 20:07:55     44s] #No via is swapped.
[02/27 20:07:55     44s] #Post Route via swapping is done.
[02/27 20:07:55     44s] #Total number of nets with non-default rule or having extra spacing = 1
[02/27 20:07:55     44s] #Total wire length = 1910 um.
[02/27 20:07:55     44s] #Total half perimeter of net bounding box = 1431 um.
[02/27 20:07:55     44s] #Total wire length on LAYER metal1 = 32 um.
[02/27 20:07:55     44s] #Total wire length on LAYER metal2 = 773 um.
[02/27 20:07:55     44s] #Total wire length on LAYER metal3 = 769 um.
[02/27 20:07:55     44s] #Total wire length on LAYER metal4 = 336 um.
[02/27 20:07:55     44s] #Total wire length on LAYER metal5 = 0 um.
[02/27 20:07:55     44s] #Total wire length on LAYER metal6 = 0 um.
[02/27 20:07:55     44s] #Total wire length on LAYER metal7 = 0 um.
[02/27 20:07:55     44s] #Total wire length on LAYER metal8 = 0 um.
[02/27 20:07:55     44s] #Total wire length on LAYER metal9 = 0 um.
[02/27 20:07:55     44s] #Total wire length on LAYER metal10 = 0 um.
[02/27 20:07:55     44s] #Total number of vias = 1400
[02/27 20:07:55     44s] #Up-Via Summary (total 1400):
[02/27 20:07:55     44s] #           
[02/27 20:07:55     44s] #-----------------------
[02/27 20:07:55     44s] # metal1            742
[02/27 20:07:55     44s] # metal2            507
[02/27 20:07:55     44s] # metal3            151
[02/27 20:07:55     44s] #-----------------------
[02/27 20:07:55     44s] #                  1400 
[02/27 20:07:55     44s] #
[02/27 20:07:55     44s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 14000 ( 7.00000 um)
[02/27 20:07:55     45s] #
[02/27 20:07:55     45s] #Start Post Route wire spreading..
[02/27 20:07:55     45s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 14000 ( 7.00000 um)
[02/27 20:07:55     45s] #
[02/27 20:07:55     45s] #Start DRC checking..
[02/27 20:07:55     45s] #   number of violations = 0
[02/27 20:07:55     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.14 (MB), peak = 876.63 (MB)
[02/27 20:07:55     45s] #CELL_VIEW gcd,init has no DRC violation.
[02/27 20:07:55     45s] #Total number of DRC violations = 0
[02/27 20:07:55     45s] #
[02/27 20:07:55     45s] #Start data preparation for wire spreading...
[02/27 20:07:55     45s] #
[02/27 20:07:55     45s] #Data preparation is done on Sat Feb 27 20:07:55 2021
[02/27 20:07:55     45s] #
[02/27 20:07:55     45s] #
[02/27 20:07:55     45s] #Start Post Route Wire Spread.
[02/27 20:07:55     45s] #Done with 34 horizontal wires in 1 hboxes and 33 vertical wires in 1 hboxes.
[02/27 20:07:55     45s] #Complete Post Route Wire Spread.
[02/27 20:07:55     45s] #
[02/27 20:07:55     45s] #Total number of nets with non-default rule or having extra spacing = 1
[02/27 20:07:55     45s] #Total wire length = 1929 um.
[02/27 20:07:55     45s] #Total half perimeter of net bounding box = 1431 um.
[02/27 20:07:55     45s] #Total wire length on LAYER metal1 = 32 um.
[02/27 20:07:55     45s] #Total wire length on LAYER metal2 = 780 um.
[02/27 20:07:55     45s] #Total wire length on LAYER metal3 = 777 um.
[02/27 20:07:55     45s] #Total wire length on LAYER metal4 = 339 um.
[02/27 20:07:55     45s] #Total wire length on LAYER metal5 = 0 um.
[02/27 20:07:55     45s] #Total wire length on LAYER metal6 = 0 um.
[02/27 20:07:55     45s] #Total wire length on LAYER metal7 = 0 um.
[02/27 20:07:55     45s] #Total wire length on LAYER metal8 = 0 um.
[02/27 20:07:55     45s] #Total wire length on LAYER metal9 = 0 um.
[02/27 20:07:55     45s] #Total wire length on LAYER metal10 = 0 um.
[02/27 20:07:55     45s] #Total number of vias = 1400
[02/27 20:07:55     45s] #Up-Via Summary (total 1400):
[02/27 20:07:55     45s] #           
[02/27 20:07:55     45s] #-----------------------
[02/27 20:07:55     45s] # metal1            742
[02/27 20:07:55     45s] # metal2            507
[02/27 20:07:55     45s] # metal3            151
[02/27 20:07:55     45s] #-----------------------
[02/27 20:07:55     45s] #                  1400 
[02/27 20:07:55     45s] #
[02/27 20:07:55     45s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 14000 ( 7.00000 um)
[02/27 20:07:55     45s] #
[02/27 20:07:55     45s] #Start DRC checking..
[02/27 20:07:55     45s] #   number of violations = 0
[02/27 20:07:55     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.05 (MB), peak = 876.63 (MB)
[02/27 20:07:55     45s] #CELL_VIEW gcd,init has no DRC violation.
[02/27 20:07:55     45s] #Total number of DRC violations = 0
[02/27 20:07:55     45s] #   number of violations = 0
[02/27 20:07:55     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 782.00 (MB), peak = 876.63 (MB)
[02/27 20:07:55     45s] #CELL_VIEW gcd,init has no DRC violation.
[02/27 20:07:55     45s] #Total number of DRC violations = 0
[02/27 20:07:55     45s] #Post Route wire spread is done.
[02/27 20:07:55     45s] #Total number of nets with non-default rule or having extra spacing = 1
[02/27 20:07:55     45s] #Total wire length = 1929 um.
[02/27 20:07:55     45s] #Total half perimeter of net bounding box = 1431 um.
[02/27 20:07:55     45s] #Total wire length on LAYER metal1 = 32 um.
[02/27 20:07:55     45s] #Total wire length on LAYER metal2 = 780 um.
[02/27 20:07:55     45s] #Total wire length on LAYER metal3 = 777 um.
[02/27 20:07:55     45s] #Total wire length on LAYER metal4 = 339 um.
[02/27 20:07:55     45s] #Total wire length on LAYER metal5 = 0 um.
[02/27 20:07:55     45s] #Total wire length on LAYER metal6 = 0 um.
[02/27 20:07:55     45s] #Total wire length on LAYER metal7 = 0 um.
[02/27 20:07:55     45s] #Total wire length on LAYER metal8 = 0 um.
[02/27 20:07:55     45s] #Total wire length on LAYER metal9 = 0 um.
[02/27 20:07:55     45s] #Total wire length on LAYER metal10 = 0 um.
[02/27 20:07:55     45s] #Total number of vias = 1400
[02/27 20:07:55     45s] #Up-Via Summary (total 1400):
[02/27 20:07:55     45s] #           
[02/27 20:07:55     45s] #-----------------------
[02/27 20:07:55     45s] # metal1            742
[02/27 20:07:55     45s] # metal2            507
[02/27 20:07:55     45s] # metal3            151
[02/27 20:07:55     45s] #-----------------------
[02/27 20:07:55     45s] #                  1400 
[02/27 20:07:55     45s] #
[02/27 20:07:55     45s] #detailRoute Statistics:
[02/27 20:07:55     45s] #Cpu time = 00:00:03
[02/27 20:07:55     45s] #Elapsed time = 00:00:03
[02/27 20:07:55     45s] #Increased memory = 6.21 (MB)
[02/27 20:07:55     45s] #Total memory = 779.88 (MB)
[02/27 20:07:55     45s] #Peak memory = 876.63 (MB)
[02/27 20:07:55     45s] #
[02/27 20:07:55     45s] #globalDetailRoute statistics:
[02/27 20:07:55     45s] #Cpu time = 00:00:04
[02/27 20:07:55     45s] #Elapsed time = 00:00:04
[02/27 20:07:55     45s] #Increased memory = -16.30 (MB)
[02/27 20:07:55     45s] #Total memory = 778.67 (MB)
[02/27 20:07:55     45s] #Peak memory = 876.63 (MB)
[02/27 20:07:55     45s] #Number of warnings = 55
[02/27 20:07:55     45s] #Total number of warnings = 207
[02/27 20:07:55     45s] #Number of fails = 0
[02/27 20:07:55     45s] #Total number of fails = 0
[02/27 20:07:55     45s] #Complete globalDetailRoute on Sat Feb 27 20:07:55 2021
[02/27 20:07:55     45s] #
[02/27 20:07:55     45s] % End globalDetailRoute (date=02/27 20:07:55, total cpu=0:00:04.0, real=0:00:04.0, peak res=795.0M, current mem=778.2M)
[02/27 20:07:55     45s] #routeDesign: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 778.16 (MB), peak = 876.63 (MB)
[02/27 20:07:55     45s] 
[02/27 20:07:55     45s] *** Summary of all messages that are not suppressed in this session:
[02/27 20:07:55     45s] Severity  ID               Count  Summary                                  
[02/27 20:07:55     45s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[02/27 20:07:55     45s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[02/27 20:07:55     45s] WARNING   IMPESI-3014          2  The RC network is incomplete for net %s....
[02/27 20:07:55     45s] *** Message Summary: 4 warning(s), 0 error(s)
[02/27 20:07:55     45s] 
[02/27 20:07:55     45s] ### 
[02/27 20:07:55     45s] ###   Scalability Statistics
[02/27 20:07:55     45s] ### 
[02/27 20:07:55     45s] ### --------------------------------+----------------+----------------+----------------+
[02/27 20:07:55     45s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[02/27 20:07:55     45s] ### --------------------------------+----------------+----------------+----------------+
[02/27 20:07:55     45s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/27 20:07:55     45s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/27 20:07:55     45s] ###   Timing Data Generation        |        00:00:01|        00:00:01|             1.0|
[02/27 20:07:55     45s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/27 20:07:55     45s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/27 20:07:55     45s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/27 20:07:55     45s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[02/27 20:07:55     45s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[02/27 20:07:55     45s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[02/27 20:07:55     45s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[02/27 20:07:55     45s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[02/27 20:07:55     45s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[02/27 20:07:55     45s] ###   Entire Command                |        00:00:05|        00:00:05|             1.0|
[02/27 20:07:55     45s] ### --------------------------------+----------------+----------------+----------------+
[02/27 20:07:55     45s] ### 
[02/27 20:07:55     45s] #% End routeDesign (date=02/27 20:07:55, total cpu=0:00:04.6, real=0:00:04.0, peak res=874.6M, current mem=778.2M)
[02/27 20:07:55     45s] <CMD> setFillerMode -corePrefix FILL -core {FILLCELL_X4 FILLCELL_X2 FILLCELL_X1}
[02/27 20:07:55     45s] <CMD> addFiller
[02/27 20:07:55     45s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[02/27 20:07:55     45s] Type 'man IMPSP-5217' for more detail.
[02/27 20:07:55     45s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:961.6M
[02/27 20:07:55     45s] OPERPROF:   Starting DPlace-Init at level 2, MEM:961.6M
[02/27 20:07:55     45s] #spOpts: N=45 
[02/27 20:07:55     45s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:961.6M
[02/27 20:07:55     45s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:961.6M
[02/27 20:07:55     45s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/27 20:07:56     45s] SiteArray: one-level site array dimensions = 16 x 126
[02/27 20:07:56     45s] SiteArray: use 8,064 bytes
[02/27 20:07:56     45s] SiteArray: current memory after site array memory allocation 961.6M
[02/27 20:07:56     45s] SiteArray: FP blocked sites are writable
[02/27 20:07:56     45s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/27 20:07:56     45s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:961.6M
[02/27 20:07:56     45s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.004, MEM:961.6M
[02/27 20:07:56     45s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.029, MEM:961.6M
[02/27 20:07:56     45s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.030, MEM:961.6M
[02/27 20:07:56     45s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=961.6MB).
[02/27 20:07:56     45s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.034, MEM:961.6M
[02/27 20:07:56     45s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:961.6M
[02/27 20:07:56     45s]   Signal wire search tree: 3315 elements. (cpu=0:00:00.0, mem=0.0M)
[02/27 20:07:56     45s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.002, MEM:961.6M
[02/27 20:07:56     45s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:961.6M
[02/27 20:07:56     45s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:961.6M
[02/27 20:07:56     45s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:961.6M
[02/27 20:07:56     45s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:961.6M
[02/27 20:07:56     45s] OPERPROF:           Starting spiAddFillerInstInBoxEx at level 6, MEM:961.6M
[02/27 20:07:56     45s] OPERPROF:           Finished spiAddFillerInstInBoxEx at level 6, CPU:0.010, REAL:0.010, MEM:961.6M
[02/27 20:07:56     45s] OPERPROF:           Starting spiAddFillerInstInBoxEx at level 6, MEM:961.6M
[02/27 20:07:56     45s] OPERPROF:           Finished spiAddFillerInstInBoxEx at level 6, CPU:0.000, REAL:0.000, MEM:961.6M
[02/27 20:07:56     45s] AddFiller main function time CPU:0.010, REAL:0.011
[02/27 20:07:56     45s] Filler instance commit time CPU:0.000, REAL:0.003
[02/27 20:07:56     45s] *INFO: Adding fillers to top-module.
[02/27 20:07:56     45s] *INFO:   Added 125 filler insts (cell FILLCELL_X4 / prefix FILL).
[02/27 20:07:56     45s] *INFO:   Added 107 filler insts (cell FILLCELL_X1 / prefix FILL).
[02/27 20:07:56     45s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILL).
[02/27 20:07:56     45s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.010, REAL:0.012, MEM:961.6M
[02/27 20:07:56     45s] *INFO: Total 232 filler insts added - prefix FILL (CPU: 0:00:00.0).
[02/27 20:07:56     45s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.010, REAL:0.012, MEM:961.6M
[02/27 20:07:56     45s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:961.6M
[02/27 20:07:56     45s] For 232 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/27 20:07:56     45s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.001, MEM:961.6M
[02/27 20:07:56     45s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.010, REAL:0.013, MEM:961.6M
[02/27 20:07:56     45s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.010, REAL:0.013, MEM:961.6M
[02/27 20:07:56     45s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.050, REAL:0.053, MEM:961.6M
[02/27 20:07:56     45s] <CMD> verifyConnectivity
[02/27 20:07:56     45s] VERIFY_CONNECTIVITY use new engine.
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] ******** Start: VERIFY CONNECTIVITY ********
[02/27 20:07:56     45s] Start Time: Sat Feb 27 20:07:56 2021
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] Design Name: gcd
[02/27 20:07:56     45s] Database Units: 2000
[02/27 20:07:56     45s] Design Boundary: (0.0000, 0.0000) (32.3000, 30.5200)
[02/27 20:07:56     45s] Error Limit = 1000; Warning Limit = 50
[02/27 20:07:56     45s] Check all nets
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin clk of net clk has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_val of net req_val has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin reset of net reset has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin resp_rdy of net resp_rdy has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[31] of net req_msg[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[30] of net req_msg[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[29] of net req_msg[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[28] of net req_msg[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[27] of net req_msg[27] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[26] of net req_msg[26] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[25] of net req_msg[25] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[24] of net req_msg[24] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[23] of net req_msg[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[22] of net req_msg[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[21] of net req_msg[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[20] of net req_msg[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[19] of net req_msg[19] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[18] of net req_msg[18] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[17] of net req_msg[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[16] of net req_msg[16] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[15] of net req_msg[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[14] of net req_msg[14] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[13] of net req_msg[13] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[12] of net req_msg[12] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[11] of net req_msg[11] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[10] of net req_msg[10] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[9] of net req_msg[9] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[8] of net req_msg[8] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[7] of net req_msg[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[6] of net req_msg[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[5] of net req_msg[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[4] of net req_msg[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[3] of net req_msg[3] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[2] of net req_msg[2] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[1] of net req_msg[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_msg[0] of net req_msg[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin req_rdy of net req_rdy has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin resp_val of net resp_val has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin resp_msg[15] of net resp_msg[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin resp_msg[14] of net resp_msg[14] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin resp_msg[13] of net resp_msg[13] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin resp_msg[12] of net resp_msg[12] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin resp_msg[11] of net resp_msg[11] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin resp_msg[10] of net resp_msg[10] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin resp_msg[9] of net resp_msg[9] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin resp_msg[8] of net resp_msg[8] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin resp_msg[7] of net resp_msg[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin resp_msg[6] of net resp_msg[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin resp_msg[5] of net resp_msg[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin resp_msg[4] of net resp_msg[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin resp_msg[3] of net resp_msg[3] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin resp_msg[2] of net resp_msg[2] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin resp_msg[1] of net resp_msg[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] **WARN: (IMPVFC-97):	IO pin resp_msg[0] of net resp_msg[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] Begin Summary 
[02/27 20:07:56     45s]   Found no problems or warnings.
[02/27 20:07:56     45s] End Summary
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] End Time: Sat Feb 27 20:07:56 2021
[02/27 20:07:56     45s] Time Elapsed: 0:00:00.0
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] ******** End: VERIFY CONNECTIVITY ********
[02/27 20:07:56     45s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/27 20:07:56     45s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] <CMD> verify_drc
[02/27 20:07:56     45s]  *** Starting Verify DRC (MEM: 961.6) ***
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s]   VERIFY DRC ...... Starting Verification
[02/27 20:07:56     45s]   VERIFY DRC ...... Initializing
[02/27 20:07:56     45s]   VERIFY DRC ...... Deleting Existing Violations
[02/27 20:07:56     45s]   VERIFY DRC ...... Creating Sub-Areas
[02/27 20:07:56     45s]   VERIFY DRC ...... Using new threading
[02/27 20:07:56     45s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 32.300 30.520} 1 of 1
[02/27 20:07:56     45s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s]   Verification Complete : 0 Viols.
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] <CMD> saveNetlist ./out/results/gcd-post-par.v
[02/27 20:07:56     45s] Writing Netlist "./out/results/gcd-post-par.v" ...
[02/27 20:07:56     45s] <CMD> extractRC
[02/27 20:07:56     45s] Extraction called for design 'gcd' of instances=401 and nets=255 using extraction engine 'preRoute' .
[02/27 20:07:56     45s] PreRoute RC Extraction called for design gcd.
[02/27 20:07:56     45s] RC Extraction called in multi-corner(1) mode.
[02/27 20:07:56     45s] RCMode: PreRoute
[02/27 20:07:56     45s]       RC Corner Indexes            0   
[02/27 20:07:56     45s] Capacitance Scaling Factor   : 1.00000 
[02/27 20:07:56     45s] Resistance Scaling Factor    : 1.00000 
[02/27 20:07:56     45s] Clock Cap. Scaling Factor    : 1.00000 
[02/27 20:07:56     45s] Clock Res. Scaling Factor    : 1.00000 
[02/27 20:07:56     45s] Shrink Factor                : 1.00000
[02/27 20:07:56     45s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/27 20:07:56     45s] Using capacitance table file ...
[02/27 20:07:56     45s] Updating RC grid for preRoute extraction ...
[02/27 20:07:56     45s] Initializing multi-corner capacitance tables ... 
[02/27 20:07:56     45s] Initializing multi-corner resistance tables ...
[02/27 20:07:56     45s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 961.613M)
[02/27 20:07:56     45s] <CMD> rcOut -rc_corner typical -spef ./out/results/gcd-post-par.spef
[02/27 20:07:56     45s] <CMD> streamOut ./out/./out/gds/gcd-post-par.gds -merge /home/abc586/freepdk-45nm/stdcells.gds -mapFile /home/abc586/freepdk-45nm/rtk-stream-out.map
[02/27 20:07:56     45s] ** NOTE: Created directory path './out/./out/gds' for file './out/./out/gds/gcd-post-par.gds'.
[02/27 20:07:56     45s] Finding the highest version number among the merge files
[02/27 20:07:56     45s] Merge file: /home/abc586/freepdk-45nm/stdcells.gds has version number: 600
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] Parse map file...
[02/27 20:07:56     45s] Writing GDSII file ...
[02/27 20:07:56     45s] 	****** db unit per micron = 2000 ******
[02/27 20:07:56     45s] 	****** output gds2 file unit per micron = 2000 ******
[02/27 20:07:56     45s] 	****** unit scaling factor = 1 ******
[02/27 20:07:56     45s] Output for instance
[02/27 20:07:56     45s] Output for bump
[02/27 20:07:56     45s] Output for physical terminals
[02/27 20:07:56     45s] Output for logical terminals
[02/27 20:07:56     45s] Output for regular nets
[02/27 20:07:56     45s] Output for special nets and metal fills
[02/27 20:07:56     45s] Output for via structure generation
[02/27 20:07:56     45s] Statistics for GDS generated (version 600)
[02/27 20:07:56     45s] ----------------------------------------
[02/27 20:07:56     45s] Stream Out Layer Mapping Information:
[02/27 20:07:56     45s] GDS Layer Number          GDS Layer Name
[02/27 20:07:56     45s] ----------------------------------------
[02/27 20:07:56     45s]     11                            metal1
[02/27 20:07:56     45s]     12                              via1
[02/27 20:07:56     45s]     13                            metal2
[02/27 20:07:56     45s]     14                              via2
[02/27 20:07:56     45s]     15                            metal3
[02/27 20:07:56     45s]     16                              via3
[02/27 20:07:56     45s]     17                            metal4
[02/27 20:07:56     45s]     18                              via4
[02/27 20:07:56     45s]     19                            metal5
[02/27 20:07:56     45s]     20                              via5
[02/27 20:07:56     45s]     21                            metal6
[02/27 20:07:56     45s]     22                              via6
[02/27 20:07:56     45s]     23                            metal7
[02/27 20:07:56     45s]     24                              via7
[02/27 20:07:56     45s]     25                            metal8
[02/27 20:07:56     45s]     26                              via8
[02/27 20:07:56     45s]     27                            metal9
[02/27 20:07:56     45s]     28                              via9
[02/27 20:07:56     45s]     29                           metal10
[02/27 20:07:56     45s]     11                            metal1
[02/27 20:07:56     45s]     13                            metal2
[02/27 20:07:56     45s]     15                            metal3
[02/27 20:07:56     45s]     17                            metal4
[02/27 20:07:56     45s]     23                            metal4
[02/27 20:07:56     45s]     19                            metal5
[02/27 20:07:56     45s]     25                            metal5
[02/27 20:07:56     45s]     21                            metal6
[02/27 20:07:56     45s]     27                            metal6
[02/27 20:07:56     45s]     29                            metal6
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] Stream Out Information Processed for GDS version 600:
[02/27 20:07:56     45s] Units: 2000 DBU
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] Object                             Count
[02/27 20:07:56     45s] ----------------------------------------
[02/27 20:07:56     45s] Instances                            401
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] Ports/Pins                             0
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] Nets                                1915
[02/27 20:07:56     45s]     metal layer metal1                83
[02/27 20:07:56     45s]     metal layer metal2              1120
[02/27 20:07:56     45s]     metal layer metal3               580
[02/27 20:07:56     45s]     metal layer metal4               132
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s]     Via Instances                   1400
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] Special Nets                          44
[02/27 20:07:56     45s]     metal layer metal1                17
[02/27 20:07:56     45s]     metal layer metal6                14
[02/27 20:07:56     45s]     metal layer metal7                13
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s]     Via Instances                    516
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] Metal Fills                            0
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s]     Via Instances                      0
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] Metal FillOPCs                         0
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s]     Via Instances                      0
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] Metal FillDRCs                         0
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s]     Via Instances                      0
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] Text                                  56
[02/27 20:07:56     45s]     metal layer metal1                56
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] Blockages                              0
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] Custom Text                            0
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] Custom Box                             0
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] Trim Metal                             0
[02/27 20:07:56     45s] 
[02/27 20:07:56     45s] Merging with GDS libraries
[02/27 20:07:56     45s] Scanning GDS file /home/abc586/freepdk-45nm/stdcells.gds to register cell name ......
[02/27 20:07:56     45s] Merging GDS file /home/abc586/freepdk-45nm/stdcells.gds ......
[02/27 20:07:56     45s] 	****** Merge file: /home/abc586/freepdk-45nm/stdcells.gds has version number: 600.
[02/27 20:07:56     45s] 	****** Merge file: /home/abc586/freepdk-45nm/stdcells.gds has units: 10000 per micron.
[02/27 20:07:56     45s] 	****** unit scaling factor = 0.2 ******
[02/27 20:07:56     45s] **WARN: (IMPOGDS-215):	Merge file : /home/abc586/freepdk-45nm/stdcells.gds has larger units than output file units. You may have rounding problem.
[02/27 20:07:56     46s] **WARN: (IMPOGDS-280):	Maximum units in merge file is 10000. Use -units 10000 to avoid rounding issue.
[02/27 20:07:56     46s] ######Streamout is finished!
[02/27 20:07:56     46s] <CMD> report_timing > ${REPORTS_DIR}/timing.rpt
[02/27 20:07:56     46s] #################################################################################
[02/27 20:07:56     46s] # Design Stage: PostRoute
[02/27 20:07:56     46s] # Design Name: gcd
[02/27 20:07:56     46s] # Design Mode: 45nm
[02/27 20:07:56     46s] # Analysis Mode: MMMC Non-OCV 
[02/27 20:07:56     46s] # Parasitics Mode: No SPEF/RCDB
[02/27 20:07:56     46s] # Signoff Settings: SI Off 
[02/27 20:07:56     46s] #################################################################################
[02/27 20:07:56     46s] AAE_INFO: 1 threads acquired from CTE.
[02/27 20:07:56     46s] Calculate delays in Single mode...
[02/27 20:07:56     46s] Topological Sorting (REAL = 0:00:00.0, MEM = 966.4M, InitMEM = 966.4M)
[02/27 20:07:56     46s] Start delay calculation (fullDC) (1 T). (MEM=966.398)
[02/27 20:07:56     46s] End AAE Lib Interpolated Model. (MEM=982.602 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:57     46s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[02/27 20:07:57     46s] **WARN: (IMPESI-3014):	The RC network is incomplete for net req_rdy. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[02/27 20:07:57     46s] Total number of fetched objects 253
[02/27 20:07:57     46s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 20:07:57     46s] End delay calculation. (MEM=1031.3 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 20:07:57     46s] End delay calculation (fullDC). (MEM=1031.3 CPU=0:00:00.4 REAL=0:00:01.0)
[02/27 20:07:57     46s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1031.3M) ***
[02/27 20:07:57     46s] 
[02/27 20:07:57     46s] *** Memory Usage v#1 (Current mem = 987.121M, initial mem = 251.555M) ***
[02/27 20:07:57     46s] 
[02/27 20:07:57     46s] *** Summary of all messages that are not suppressed in this session:
[02/27 20:07:57     46s] Severity  ID               Count  Summary                                  
[02/27 20:07:57     46s] WARNING   IMPOGDS-215          1  Merge file : %s has larger units than ou...
[02/27 20:07:57     46s] WARNING   IMPOGDS-280          1  Maximum units in merge file is %d. Use -...
[02/27 20:07:57     46s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[02/27 20:07:57     46s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[02/27 20:07:57     46s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/27 20:07:57     46s] WARNING   IMPESI-3014          5  The RC network is incomplete for net %s....
[02/27 20:07:57     46s] WARNING   IMPVFC-97           54  IO pin %s of net %s has not been assigne...
[02/27 20:07:57     46s] WARNING   IMPPP-532            4  ViaGen Warning: top layer and bottom lay...
[02/27 20:07:57     46s] WARNING   IMPPP-354            4  The power planner did not generate %s st...
[02/27 20:07:57     46s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[02/27 20:07:57     46s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[02/27 20:07:57     46s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[02/27 20:07:57     46s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[02/27 20:07:57     46s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[02/27 20:07:57     46s] WARNING   IMPOPT-665          54  %s : Net has unplaced terms or is connec...
[02/27 20:07:57     46s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[02/27 20:07:57     46s] WARNING   IMPCCOPT-1184        2  The library has no usable balanced %ss f...
[02/27 20:07:57     46s] ERROR     IMPCCOPT-5054        1  Net %s is not completely connected after...
[02/27 20:07:57     46s] ERROR     TCLCMD-1117         18  The constraint '%s' is not allowed on ou...
[02/27 20:07:57     46s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[02/27 20:07:57     46s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[02/27 20:07:57     46s] *** Message Summary: 166 warning(s), 19 error(s)
[02/27 20:07:57     46s] 
[02/27 20:07:57     46s] --- Ending "Innovus" (totcpu=0:00:46.5, real=0:00:50.0, mem=987.1M) ---
