# Copyright (C) 2023  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
# File: /home/edom/Documents/edom/digitais/SistemasDigitaisP14Bi/parte1-vhdl.csv
# Generated on: Mon Nov 27 13:27:55 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clk,Input,PIN_R8,3,B3_N0,PIN_R8,2.5 V,,,,,
reset_signal,Input,PIN_B12,7,B7_N0,PIN_T8,,,,,,
saida[1],Output,PIN_D3,8,B8_N0,PIN_E11,,,,,,
saida[0],Output,PIN_C3,8,B8_N0,PIN_B14,,,,,,
