\hypertarget{group___d_m_a__interrupt__enable__definitions}{}\doxysection{DMA interrupt enable definitions}
\label{group___d_m_a__interrupt__enable__definitions}\index{DMA interrupt enable definitions@{DMA interrupt enable definitions}}


DMA interrupts definition.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}\label{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}} 
\#define {\bfseries DMA\+\_\+\+IT\+\_\+\+TC}~((uint32\+\_\+t)DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE)
\item 
\mbox{\Hypertarget{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}\label{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}} 
\#define {\bfseries DMA\+\_\+\+IT\+\_\+\+HT}~((uint32\+\_\+t)DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE)
\item 
\mbox{\Hypertarget{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}\label{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}} 
\#define {\bfseries DMA\+\_\+\+IT\+\_\+\+TE}~((uint32\+\_\+t)DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE)
\item 
\mbox{\Hypertarget{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}\label{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}} 
\#define {\bfseries DMA\+\_\+\+IT\+\_\+\+DME}~((uint32\+\_\+t)DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE)
\item 
\mbox{\Hypertarget{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}\label{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}} 
\#define {\bfseries DMA\+\_\+\+IT\+\_\+\+FE}~0x00000080U
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA interrupts definition. 

