module TOP(
	input       i_Clock,
   input       i_Tx_DV,
   input [7:0] i_Tx_Byte,
	input 		i_Rx_Serial,
   output      o_Tx_Active,
   output	   o_Tx_Serial,
   output      o_Tx_Done,
	output      o_Rx_DV,
	output [7:0] o_Rx_Byte,
	
	output [6:0] seg1,
	output [6:0] seg2
);

parameter CLKS_PER_BIT = 5208;
reg [7:0] registro_bcd;
wire o_Tx_Serial_wire;


Transmisor #(.CLKS_PER_BIT(CLKS_PER_BIT)) TRANSMISOR(
	.i_Clock(i_Clock),
   .i_Tx_DV(i_Tx_DV),
   .i_Tx_Byte(i_Tx_Byte), 
   .o_Tx_Active(o_Tx_Active),
   .o_Tx_Serial(o_Tx_Serial_wire),
   .o_Tx_Done(o_Tx_Done)
);

Receptor RECEPTOR(
	.i_Clock(i_Clock),
   .i_Rx_Serial(o_Tx_Serial_wire),
   .o_Rx_DV(o_Rx_DV),
   .o_Rx_Byte(o_Rx_Byte)
);

seven7 DISPLAY_1(
	.bcd(registro_bcd[7:4]),
	.seg(seg1)

);

seven7 DISPLAY_2(
	.bcd(registro_bcd[3:0]),
	.seg(seg2)

);

always @(posedge i_Clock)
begin
	if (o_Rx_DV)
		registro_bcd <= o_Rx_Byte;
	else
		registro_bcd <= registro_bcd;
		
end

endmodule