TimeQuest Timing Analyzer report for DE2_115_CAMERA
Fri Dec 24 00:05:41 2021
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 16. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 18. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 19. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 20. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 22. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 23. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Propagation Delay
 35. Minimum Propagation Delay
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. Slow 1200mV 85C Model Metastability Summary
 41. Slow 1200mV 0C Model Fmax Summary
 42. Slow 1200mV 0C Model Setup Summary
 43. Slow 1200mV 0C Model Hold Summary
 44. Slow 1200mV 0C Model Recovery Summary
 45. Slow 1200mV 0C Model Removal Summary
 46. Slow 1200mV 0C Model Minimum Pulse Width Summary
 47. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 49. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 50. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 51. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 52. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 54. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
 56. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
 57. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Propagation Delay
 69. Minimum Propagation Delay
 70. Output Enable Times
 71. Minimum Output Enable Times
 72. Output Disable Times
 73. Minimum Output Disable Times
 74. Slow 1200mV 0C Model Metastability Summary
 75. Fast 1200mV 0C Model Setup Summary
 76. Fast 1200mV 0C Model Hold Summary
 77. Fast 1200mV 0C Model Recovery Summary
 78. Fast 1200mV 0C Model Removal Summary
 79. Fast 1200mV 0C Model Minimum Pulse Width Summary
 80. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 81. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 82. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
 83. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 84. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 85. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
 86. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 87. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
 89. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
 90. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 96. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 97. Setup Times
 98. Hold Times
 99. Clock to Output Times
100. Minimum Clock to Output Times
101. Propagation Delay
102. Minimum Propagation Delay
103. Output Enable Times
104. Minimum Output Enable Times
105. Output Disable Times
106. Minimum Output Disable Times
107. Fast 1200mV 0C Model Metastability Summary
108. Multicorner Timing Analysis Summary
109. Setup Times
110. Hold Times
111. Clock to Output Times
112. Minimum Clock to Output Times
113. Propagation Delay
114. Minimum Propagation Delay
115. Board Trace Model Assignments
116. Input Transition Times
117. Signal Integrity Metrics (Slow 1200mv 0c Model)
118. Signal Integrity Metrics (Slow 1200mv 85c Model)
119. Signal Integrity Metrics (Fast 1200mv 0c Model)
120. Setup Transfers
121. Hold Transfers
122. Recovery Transfers
123. Removal Transfers
124. Report TCCS
125. Report RSKM
126. Unconstrained Paths
127. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; DE2_115_CAMERA                                      ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; DE2_115_D5M_VGA.SDC ; OK     ; Fri Dec 24 00:05:38 2021 ;
+---------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK2_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK2_50 }                                      ;
; CLOCK3_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK3_50 }                                      ;
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK_50 }                                       ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[0] } ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -2.916 ; 2.084  ; 50.00      ; 1         ; 2           ; -105.0 ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[1] } ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[2] } ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000  ; 12.500 ; 50.00      ; 5         ; 4           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[4] } ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 106.25 MHz ; 106.25 MHz      ; u6|altpll_component|auto_generated|pll1|clk[4] ;      ;
; 141.12 MHz ; 141.12 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 165.48 MHz ; 165.48 MHz      ; CLOCK2_50                                      ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 1.912  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 7.794  ; 0.000         ;
; CLOCK2_50                                      ; 13.957 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.362 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.385 ; 0.000         ;
; CLOCK2_50                                      ; 0.402 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -4.181 ; -390.119      ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 3.114  ; 0.000         ;
; CLOCK2_50                                      ; 11.180 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 1.867 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 5.077 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.096 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.690  ; 0.000         ;
; CLOCK2_50                                      ; 9.606  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.191 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.912 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.192     ; 4.844      ;
; 1.912 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.192     ; 4.844      ;
; 1.912 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.192     ; 4.844      ;
; 2.070 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.203     ; 4.675      ;
; 2.070 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.203     ; 4.675      ;
; 2.070 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.203     ; 4.675      ;
; 2.070 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.203     ; 4.675      ;
; 2.105 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.202     ; 4.641      ;
; 2.105 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.202     ; 4.641      ;
; 2.105 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.202     ; 4.641      ;
; 2.105 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.202     ; 4.641      ;
; 2.111 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.190     ; 4.647      ;
; 2.111 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.190     ; 4.647      ;
; 2.111 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.190     ; 4.647      ;
; 2.394 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.188     ; 4.366      ;
; 2.394 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.188     ; 4.366      ;
; 2.755 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[7] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.186     ; 4.007      ;
; 2.758 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.188     ; 4.002      ;
; 2.758 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.188     ; 4.002      ;
; 2.914 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.990      ;
; 2.924 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.187     ; 3.837      ;
; 2.949 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.956      ;
; 2.966 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.951      ;
; 3.041 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.863      ;
; 3.068 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.836      ;
; 3.093 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.812      ;
; 3.103 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.802      ;
; 3.120 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.797      ;
; 3.137 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.767      ;
; 3.172 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.733      ;
; 3.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.728      ;
; 3.195 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.709      ;
; 3.224 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.680      ;
; 3.247 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.658      ;
; 3.259 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.646      ;
; 3.261 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.643      ;
; 3.264 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.640      ;
; 3.276 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.641      ;
; 3.296 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.609      ;
; 3.299 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.188     ; 3.461      ;
; 3.299 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.188     ; 3.461      ;
; 3.299 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.188     ; 3.461      ;
; 3.308 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.610      ;
; 3.313 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.604      ;
; 3.316 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.589      ;
; 3.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.576      ;
; 3.343 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|WR_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.576      ;
; 3.343 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|WR_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.576      ;
; 3.351 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.553      ;
; 3.360 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.571      ;
; 3.377 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 6.538      ;
; 3.377 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 6.538      ;
; 3.377 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 6.538      ;
; 3.383 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.534      ;
; 3.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.517      ;
; 3.388 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.516      ;
; 3.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.502      ;
; 3.418 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.500      ;
; 3.431 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.474      ;
; 3.434 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.471      ;
; 3.434 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.470      ;
; 3.435 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.483      ;
; 3.435 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.495      ;
; 3.435 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.482      ;
; 3.440 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.465      ;
; 3.463 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.454      ;
; 3.463 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.454      ;
; 3.469 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.436      ;
; 3.470 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.448      ;
; 3.483 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.434      ;
; 3.486 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.431      ;
; 3.487 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.432      ;
; 3.487 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.443      ;
; 3.490 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mWR        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.430      ;
; 3.497 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|WR_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.422      ;
; 3.497 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|WR_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.422      ;
; 3.504 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 6.402      ;
; 3.508 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.409      ;
; 3.510 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.407      ;
; 3.515 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.389      ;
; 3.518 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.400      ;
; 3.531 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 6.375      ;
; 3.531 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 6.384      ;
; 3.531 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 6.384      ;
; 3.531 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 6.384      ;
; 3.535 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.395      ;
; 3.539 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.368      ;
; 3.541 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.363      ;
; 3.543 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.375      ;
; 3.556 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.363      ;
; 3.560 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.370      ;
; 3.561 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.343      ;
; 3.562 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.356      ;
; 3.562 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.355      ;
; 3.566 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.351      ;
; 3.566 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.341      ;
; 3.566 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|WR_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.353      ;
; 3.566 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|WR_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.353      ;
; 3.569 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.348      ;
; 3.576 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.341      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 7.794  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.455     ; 4.249      ;
; 8.030  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.458     ; 4.010      ;
; 8.030  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.458     ; 4.010      ;
; 8.030  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.458     ; 4.010      ;
; 8.030  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.458     ; 4.010      ;
; 8.064  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.455     ; 3.979      ;
; 8.065  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.455     ; 3.978      ;
; 8.066  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.455     ; 3.977      ;
; 8.107  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.455     ; 3.936      ;
; 8.118  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.455     ; 3.925      ;
; 8.118  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.455     ; 3.925      ;
; 8.118  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.455     ; 3.925      ;
; 8.118  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.455     ; 3.925      ;
; 8.118  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.455     ; 3.925      ;
; 8.118  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.455     ; 3.925      ;
; 8.118  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.455     ; 3.925      ;
; 8.118  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.455     ; 3.925      ;
; 8.147  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.174     ; 4.101      ;
; 8.147  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.174     ; 4.101      ;
; 8.147  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.174     ; 4.101      ;
; 8.147  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.174     ; 4.101      ;
; 8.147  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.174     ; 4.101      ;
; 8.147  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.174     ; 4.101      ;
; 8.147  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.174     ; 4.101      ;
; 8.147  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.174     ; 4.101      ;
; 8.147  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.174     ; 4.101      ;
; 8.147  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.174     ; 4.101      ;
; 8.147  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.174     ; 4.101      ;
; 8.147  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.174     ; 4.101      ;
; 8.147  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.174     ; 4.101      ;
; 8.175  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.171     ; 4.076      ;
; 8.175  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.171     ; 4.076      ;
; 8.175  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.171     ; 4.076      ;
; 8.175  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.171     ; 4.076      ;
; 8.175  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.171     ; 4.076      ;
; 8.175  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.171     ; 4.076      ;
; 8.175  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.171     ; 4.076      ;
; 8.175  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.171     ; 4.076      ;
; 8.175  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.171     ; 4.076      ;
; 8.175  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.171     ; 4.076      ;
; 8.175  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.171     ; 4.076      ;
; 8.380  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.459     ; 3.659      ;
; 8.380  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.459     ; 3.659      ;
; 8.380  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.459     ; 3.659      ;
; 8.401  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.455     ; 3.642      ;
; 8.401  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.455     ; 3.642      ;
; 8.401  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.455     ; 3.642      ;
; 8.401  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.455     ; 3.642      ;
; 8.401  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.455     ; 3.642      ;
; 8.437  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.459     ; 3.602      ;
; 8.437  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.459     ; 3.602      ;
; 8.437  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.459     ; 3.602      ;
; 8.437  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.459     ; 3.602      ;
; 8.437  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.459     ; 3.602      ;
; 8.439  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.455     ; 3.604      ;
; 8.484  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.047     ; 3.967      ;
; 8.486  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.455     ; 3.557      ;
; 8.539  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.044     ; 3.915      ;
; 8.719  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.459     ; 3.320      ;
; 8.719  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.459     ; 3.320      ;
; 8.719  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.459     ; 3.320      ;
; 8.719  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.459     ; 3.320      ;
; 8.719  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.459     ; 3.320      ;
; 8.720  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.044     ; 3.734      ;
; 8.752  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.459     ; 3.287      ;
; 8.759  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.459     ; 3.280      ;
; 8.803  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.459     ; 3.236      ;
; 8.840  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.455     ; 3.203      ;
; 8.848  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.076     ; 3.574      ;
; 8.939  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.168     ; 3.431      ;
; 8.970  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.165     ; 3.403      ;
; 9.089  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.049     ; 3.360      ;
; 9.154  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.459     ; 2.885      ;
; 9.165  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.049     ; 3.284      ;
; 9.195  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.049     ; 3.254      ;
; 9.260  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.049     ; 3.189      ;
; 9.261  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.049     ; 3.188      ;
; 9.564  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.019     ; 2.915      ;
; 9.632  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.019     ; 2.847      ;
; 9.654  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.019     ; 2.825      ;
; 9.676  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.053     ; 2.769      ;
; 9.721  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.019     ; 2.758      ;
; 9.733  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.049     ; 2.716      ;
; 9.826  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.019     ; 2.653      ;
; 9.831  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.019     ; 2.648      ;
; 9.890  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.023     ; 2.585      ;
; 9.922  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.023     ; 2.553      ;
; 9.945  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.023     ; 2.530      ;
; 10.089 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.023     ; 2.386      ;
; 10.109 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.023     ; 2.366      ;
; 10.126 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.049     ; 2.323      ;
; 10.127 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.023     ; 2.348      ;
; 10.148 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.023     ; 2.327      ;
; 10.166 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.023     ; 2.309      ;
; 10.169 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.023     ; 2.306      ;
; 10.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.023     ; 2.293      ;
; 19.769 ; VGA_Controller:u1|V_Cont[12]                                                                                                                              ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.074     ; 5.155      ;
; 19.770 ; VGA_Controller:u1|V_Cont[12]                                                                                                                              ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.074     ; 5.154      ;
; 19.770 ; VGA_Controller:u1|V_Cont[12]                                                                                                                              ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.074     ; 5.154      ;
; 19.771 ; VGA_Controller:u1|V_Cont[12]                                                                                                                              ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.074     ; 5.153      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                                     ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.957 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.962      ;
; 14.054 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.865      ;
; 14.072 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.847      ;
; 14.179 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.740      ;
; 14.257 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.662      ;
; 14.265 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.655      ;
; 14.362 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.558      ;
; 14.380 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.540      ;
; 14.408 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.512      ;
; 14.461 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.458      ;
; 14.487 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.433      ;
; 14.505 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.415      ;
; 14.523 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.397      ;
; 14.528 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.391      ;
; 14.554 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.365      ;
; 14.565 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.355      ;
; 14.586 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.333      ;
; 14.593 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.326      ;
; 14.630 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.290      ;
; 14.673 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.246      ;
; 14.683 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.236      ;
; 14.701 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.218      ;
; 14.706 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.213      ;
; 14.706 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.213      ;
; 14.708 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.212      ;
; 14.724 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.195      ;
; 14.769 ; I2C_CCD_Config:u8|senosr_exposure[12] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.150      ;
; 14.803 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.116      ;
; 14.803 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.116      ;
; 14.808 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.111      ;
; 14.821 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.098      ;
; 14.821 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.098      ;
; 14.827 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.091      ;
; 14.836 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.084      ;
; 14.840 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.079      ;
; 14.842 ; I2C_CCD_Config:u8|senosr_exposure[10] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.078      ;
; 14.862 ; I2C_CCD_Config:u8|senosr_exposure[12] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.057      ;
; 14.867 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.051      ;
; 14.886 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.033      ;
; 14.888 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.031      ;
; 14.901 ; I2C_CCD_Config:u8|senosr_exposure[12] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.018      ;
; 14.928 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.991      ;
; 14.928 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.991      ;
; 14.937 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.982      ;
; 14.939 ; I2C_CCD_Config:u8|senosr_exposure[10] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.981      ;
; 14.955 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.964      ;
; 14.957 ; I2C_CCD_Config:u8|senosr_exposure[10] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.963      ;
; 14.973 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.937      ;
; 14.973 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.937      ;
; 14.973 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.937      ;
; 14.973 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.937      ;
; 14.973 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.937      ;
; 14.973 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.937      ;
; 14.973 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.937      ;
; 14.973 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.937      ;
; 14.979 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.941      ;
; 14.981 ; I2C_CCD_Config:u8|senosr_exposure[12] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.938      ;
; 14.984 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.926      ;
; 14.984 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.926      ;
; 14.984 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.926      ;
; 14.984 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.926      ;
; 14.984 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.926      ;
; 14.984 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.926      ;
; 14.984 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.926      ;
; 14.984 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.926      ;
; 14.991 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.924      ;
; 14.991 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.924      ;
; 14.991 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.924      ;
; 14.991 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.924      ;
; 14.991 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.924      ;
; 14.991 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.924      ;
; 14.991 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.924      ;
; 14.991 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.924      ;
; 15.000 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.918      ;
; 15.006 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.913      ;
; 15.006 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.913      ;
; 15.031 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.888      ;
; 15.032 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.887      ;
; 15.032 ; I2C_CCD_Config:u8|senosr_exposure[12] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.887      ;
; 15.050 ; I2C_CCD_Config:u8|senosr_exposure[14] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.869      ;
; 15.062 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.857      ;
; 15.064 ; I2C_CCD_Config:u8|senosr_exposure[10] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.856      ;
; 15.090 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.820      ;
; 15.090 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.820      ;
; 15.090 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.820      ;
; 15.090 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.820      ;
; 15.090 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.820      ;
; 15.090 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.820      ;
; 15.090 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.820      ;
; 15.090 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.088     ; 4.820      ;
; 15.135 ; I2C_CCD_Config:u8|senosr_exposure[15] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.785      ;
; 15.135 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.784      ;
; 15.140 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.779      ;
; 15.142 ; I2C_CCD_Config:u8|senosr_exposure[10] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.778      ;
; 15.143 ; I2C_CCD_Config:u8|senosr_exposure[14] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.776      ;
; 15.150 ; I2C_CCD_Config:u8|combo_cnt[11]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.765      ;
; 15.150 ; I2C_CCD_Config:u8|combo_cnt[11]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.765      ;
; 15.150 ; I2C_CCD_Config:u8|combo_cnt[11]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.765      ;
; 15.150 ; I2C_CCD_Config:u8|combo_cnt[11]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.765      ;
; 15.150 ; I2C_CCD_Config:u8|combo_cnt[11]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.765      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.362 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.026      ;
; 0.372 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.036      ;
; 0.374 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.038      ;
; 0.374 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.038      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.043      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.047      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.050      ;
; 0.391 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.055      ;
; 0.392 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.057      ;
; 0.392 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.056      ;
; 0.398 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.062      ;
; 0.402 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.067      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                        ; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                                        ; Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.428 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|mADDR[8]                                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|command:u_command|WE_N                                                                                                                                               ; Sdram_Control:u7|WE_N                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|command:u_command|RAS_N                                                                                                                                              ; Sdram_Control:u7|RAS_N                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[0]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_done                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[5]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.017      ;
; 0.430 ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; Sdram_Control:u7|BA[1]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; Sdram_Control:u7|BA[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                              ; Sdram_Control:u7|SA[6]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.432 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ; Sdram_Control:u7|SA[4]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.699      ;
; 0.432 ; Sdram_Control:u7|command:u_command|SA[0]                                                                                                                                              ; Sdram_Control:u7|SA[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.699      ;
; 0.432 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.442 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.708      ;
; 0.443 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.710      ;
; 0.444 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.711      ;
; 0.446 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.033      ;
; 0.450 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.052      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.388 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.696      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.697      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.697      ;
; 0.420 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.687      ;
; 0.422 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.688      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.366      ; 1.020      ;
; 0.432 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.699      ;
; 0.443 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.710      ;
; 0.450 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.366      ; 1.038      ;
; 0.451 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.366      ; 1.039      ;
; 0.451 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.366      ; 1.039      ;
; 0.452 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.720      ;
; 0.454 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.366      ; 1.042      ;
; 0.456 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.366      ; 1.044      ;
; 0.458 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.366      ; 1.046      ;
; 0.461 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.366      ; 1.049      ;
; 0.463 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.366      ; 1.051      ;
; 0.476 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.366      ; 1.064      ;
; 0.479 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.366      ; 1.067      ;
; 0.485 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.366      ; 1.073      ;
; 0.524 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.366      ; 1.112      ;
; 0.542 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.809      ;
; 0.543 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.809      ;
; 0.565 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.832      ;
; 0.582 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.866      ;
; 0.584 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.868      ;
; 0.585 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.869      ;
; 0.600 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 0.868      ;
; 0.600 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.867      ;
; 0.601 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.867      ;
; 0.603 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.869      ;
; 0.605 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.871      ;
; 0.606 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.872      ;
; 0.607 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.874      ;
; 0.614 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.894      ;
; 0.615 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.895      ;
; 0.622 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.888      ;
; 0.626 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.893      ;
; 0.626 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 0.894      ;
; 0.629 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.910      ;
; 0.629 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.910      ;
; 0.633 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.900      ;
; 0.635 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.916      ;
; 0.635 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.916      ;
; 0.636 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.917      ;
; 0.636 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.917      ;
; 0.636 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.917      ;
; 0.639 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.906      ;
; 0.639 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.920      ;
; 0.640 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.907      ;
; 0.640 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.906      ;
; 0.641 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.922      ;
; 0.642 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.923      ;
; 0.643 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.924      ;
; 0.643 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.924      ;
; 0.644 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 0.912      ;
; 0.644 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.925      ;
; 0.644 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.925      ;
; 0.644 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.925      ;
; 0.647 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.928      ;
; 0.647 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.928      ;
; 0.648 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.929      ;
; 0.648 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.929      ;
; 0.649 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.475      ; 1.310      ;
; 0.649 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.930      ;
; 0.649 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.930      ;
; 0.652 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.933      ;
; 0.652 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.933      ;
; 0.653 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.934      ;
; 0.656 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.937      ;
; 0.658 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.925      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                           ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.404 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.430 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.696      ;
; 0.440 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.596 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.862      ;
; 0.601 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.867      ;
; 0.635 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.901      ;
; 0.641 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.907      ;
; 0.641 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.907      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.911      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.912      ;
; 0.647 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.914      ;
; 0.648 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.913      ;
; 0.655 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.929      ;
; 0.664 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.930      ;
; 0.671 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.936      ;
; 0.672 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.939      ;
; 0.952 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.218      ;
; 0.954 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 1.224      ;
; 0.959 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.225      ;
; 0.959 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.224      ;
; 0.959 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.225      ;
; 0.959 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.226      ;
; 0.960 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.226      ;
; 0.960 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.225      ;
; 0.960 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.227      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.226      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.227      ;
; 0.962 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.228      ;
; 0.962 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.227      ;
; 0.962 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.227      ;
; 0.963 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.229      ;
; 0.965 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.231      ;
; 0.970 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.236      ;
; 0.970 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.237      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                               ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -4.181 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.276     ; 3.353      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.858     ; 3.359      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.858     ; 3.359      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.858     ; 3.359      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.858     ; 3.359      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.858     ; 3.359      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.858     ; 3.359      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.858     ; 3.359      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.858     ; 3.359      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.858     ; 3.359      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.858     ; 3.359      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.858     ; 3.359      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.858     ; 3.359      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.858     ; 3.359      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.354      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.354      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.354      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.354      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.354      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.354      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.864     ; 3.353      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.864     ; 3.353      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.354      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.354      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.354      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.864     ; 3.353      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.354      ;
; -3.763 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.378      ;
; -3.763 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.378      ;
; -3.763 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.378      ;
; -3.763 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.378      ;
; -3.763 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.378      ;
; -3.763 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.378      ;
; -3.763 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.378      ;
; -3.763 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.378      ;
; -3.763 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.378      ;
; -3.763 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.378      ;
; -3.763 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.378      ;
; -3.763 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.378      ;
; -3.763 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.378      ;
; -3.763 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.378      ;
; -3.763 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.378      ;
; -3.763 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.378      ;
; -3.759 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.854     ; 3.353      ;
; -3.759 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.854     ; 3.353      ;
; -3.759 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.854     ; 3.353      ;
; -3.759 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.854     ; 3.353      ;
; -3.759 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.854     ; 3.353      ;
; -3.759 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.854     ; 3.353      ;
; -3.759 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.854     ; 3.353      ;
; -3.759 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.854     ; 3.353      ;
; -3.759 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.854     ; 3.353      ;
; -3.759 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.854     ; 3.353      ;
; -3.759 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.854     ; 3.353      ;
; -3.759 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.854     ; 3.353      ;
; -3.759 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.854     ; 3.353      ;
; -1.888 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.917     ; 3.843      ;
; -1.888 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.917     ; 3.843      ;
; -1.888 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.917     ; 3.843      ;
; -1.888 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.917     ; 3.843      ;
; -1.888 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.917     ; 3.843      ;
; -1.888 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.917     ; 3.843      ;
; -1.888 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.917     ; 3.843      ;
; -1.888 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.917     ; 3.843      ;
; -1.888 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.917     ; 3.843      ;
; -1.888 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.917     ; 3.843      ;
; -1.888 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.917     ; 3.843      ;
; -1.888 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.917     ; 3.843      ;
; -1.888 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.917     ; 3.843      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.914     ; 3.843      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.914     ; 3.843      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.914     ; 3.843      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.914     ; 3.843      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.914     ; 3.843      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.914     ; 3.843      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.914     ; 3.843      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.914     ; 3.843      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.914     ; 3.843      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.914     ; 3.843      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.914     ; 3.843      ;
; -1.814 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.911     ; 3.891      ;
; -1.813 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.908     ; 3.893      ;
; -1.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.202     ; 3.412      ;
; -1.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.202     ; 3.412      ;
; -1.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.202     ; 3.412      ;
; -1.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.202     ; 3.412      ;
; -1.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.202     ; 3.412      ;
; -1.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.202     ; 3.412      ;
; -1.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.202     ; 3.412      ;
; -1.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.202     ; 3.412      ;
; -1.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.202     ; 3.412      ;
; -1.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.202     ; 3.412      ;
; -1.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.202     ; 3.412      ;
; -1.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.201     ; 3.413      ;
; -1.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.201     ; 3.413      ;
; -1.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.201     ; 3.413      ;
; -1.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.201     ; 3.413      ;
; -1.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.202     ; 3.412      ;
; -1.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.202     ; 3.412      ;
; -1.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.202     ; 3.411      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 3.829      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.809      ;
; 3.188 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.923     ; 3.877      ;
; 3.210 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.918     ; 3.860      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.400      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.400      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.400      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.400      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.400      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.400      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.400      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.400      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.400      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.400      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.400      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.400      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.400      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.400      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.400      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.401      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.401      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.401      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 3.407      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 3.407      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 3.407      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 3.408      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 3.408      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 3.408      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 3.408      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 3.408      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 3.408      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 3.408      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 3.407      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 3.408      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 3.408      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 3.407      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 3.407      ;
; 3.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 3.407      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                         ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.180 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.902     ; 7.916      ;
; 12.697 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 7.177      ;
; 12.697 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 7.177      ;
; 12.697 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 7.177      ;
; 12.697 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 7.177      ;
; 12.697 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 7.177      ;
; 12.697 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 7.177      ;
; 12.697 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 7.177      ;
; 12.697 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 7.177      ;
; 12.697 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 7.177      ;
; 12.697 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 7.177      ;
; 12.697 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 7.177      ;
; 12.697 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 7.177      ;
; 12.697 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 7.177      ;
; 12.697 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 7.177      ;
; 12.697 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 7.177      ;
; 12.697 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 7.177      ;
; 13.415 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.873     ; 5.710      ;
; 13.426 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.873     ; 5.699      ;
; 13.433 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.868     ; 5.697      ;
; 13.532 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.873     ; 5.593      ;
; 13.592 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.868     ; 5.538      ;
; 13.595 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.868     ; 5.535      ;
; 13.604 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.868     ; 5.526      ;
; 13.692 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.873     ; 5.433      ;
; 13.700 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.868     ; 5.430      ;
; 13.702 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.868     ; 5.428      ;
; 13.710 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.868     ; 5.420      ;
; 13.713 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.868     ; 5.417      ;
; 13.819 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.868     ; 5.311      ;
; 13.863 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.868     ; 5.267      ;
; 13.872 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.868     ; 5.258      ;
; 13.980 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.868     ; 5.150      ;
; 14.409 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.873     ; 4.716      ;
; 14.552 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.873     ; 4.573      ;
; 14.564 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.873     ; 4.561      ;
; 14.566 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.873     ; 4.559      ;
; 14.669 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.873     ; 4.456      ;
; 14.692 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.873     ; 4.433      ;
; 14.791 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.873     ; 4.334      ;
; 14.831 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.873     ; 4.294      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.932      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.932      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.932      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.932      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.932      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.932      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.932      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.932      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.932      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.932      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.932      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.932      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.932      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.932      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.932      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.932      ;
; 15.006 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.921      ;
; 15.006 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.921      ;
; 15.006 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.921      ;
; 15.006 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.921      ;
; 15.006 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.921      ;
; 15.006 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.921      ;
; 15.006 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.921      ;
; 15.006 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.921      ;
; 15.006 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.921      ;
; 15.006 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.921      ;
; 15.006 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.921      ;
; 15.006 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.921      ;
; 15.006 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.921      ;
; 15.006 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.921      ;
; 15.006 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.921      ;
; 15.006 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.921      ;
; 15.013 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.919      ;
; 15.013 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.919      ;
; 15.013 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.919      ;
; 15.013 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.919      ;
; 15.013 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.919      ;
; 15.013 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.919      ;
; 15.013 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.919      ;
; 15.013 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.919      ;
; 15.013 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.919      ;
; 15.013 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.919      ;
; 15.013 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.919      ;
; 15.013 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.919      ;
; 15.013 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.919      ;
; 15.013 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.919      ;
; 15.013 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.919      ;
; 15.013 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.919      ;
; 15.112 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.815      ;
; 15.112 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.815      ;
; 15.112 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.815      ;
; 15.112 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.815      ;
; 15.112 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.815      ;
; 15.112 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.815      ;
; 15.112 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.815      ;
; 15.112 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.815      ;
; 15.112 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.815      ;
; 15.112 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.815      ;
; 15.112 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.815      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                        ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.867 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.141      ;
; 1.867 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.141      ;
; 1.867 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.141      ;
; 1.867 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.141      ;
; 1.867 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.141      ;
; 1.867 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.141      ;
; 1.867 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.141      ;
; 1.867 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.141      ;
; 1.867 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.141      ;
; 1.867 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.141      ;
; 1.867 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.141      ;
; 1.867 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.141      ;
; 1.867 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.141      ;
; 1.867 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.141      ;
; 1.867 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.141      ;
; 1.867 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.141      ;
; 2.172 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.446      ;
; 2.172 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.446      ;
; 2.172 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.446      ;
; 2.172 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.446      ;
; 2.172 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.446      ;
; 2.172 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.446      ;
; 2.172 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.446      ;
; 2.172 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.446      ;
; 2.172 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.446      ;
; 2.172 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.446      ;
; 2.172 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.446      ;
; 2.172 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.446      ;
; 2.172 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.446      ;
; 2.172 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.446      ;
; 2.172 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.446      ;
; 2.172 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 2.446      ;
; 2.458 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.733      ;
; 2.458 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.733      ;
; 2.458 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.733      ;
; 2.458 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.733      ;
; 2.458 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.733      ;
; 2.458 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.733      ;
; 2.458 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.733      ;
; 2.458 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.733      ;
; 2.458 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.733      ;
; 2.458 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.733      ;
; 2.458 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.733      ;
; 2.458 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.733      ;
; 2.458 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.733      ;
; 2.458 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.733      ;
; 2.458 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.733      ;
; 2.458 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 2.733      ;
; 2.918 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.171      ;
; 2.918 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.171      ;
; 2.918 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.171      ;
; 2.918 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.171      ;
; 2.918 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.171      ;
; 2.918 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.171      ;
; 2.918 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.171      ;
; 2.918 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.171      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.182      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.182      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.182      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.182      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.176      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.176      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.176      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.176      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.176      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.176      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.176      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.176      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.176      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.176      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.176      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.176      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 3.181      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 3.181      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 3.181      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 3.181      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 3.181      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 3.181      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 3.181      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 3.181      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 3.181      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 3.181      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 3.181      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 3.181      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 3.181      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.171      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.171      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.171      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.171      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.171      ;
; 2.919 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.171      ;
; 3.010 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.285      ;
; 3.010 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.285      ;
; 3.010 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.285      ;
; 3.010 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.285      ;
; 3.010 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.285      ;
; 3.010 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.285      ;
; 3.010 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.285      ;
; 3.010 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.285      ;
; 3.010 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.285      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.077 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.199     ; 3.164      ;
; 5.088 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.169     ; 3.205      ;
; 5.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.186     ; 3.199      ;
; 5.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.186     ; 3.199      ;
; 5.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.186     ; 3.199      ;
; 5.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.186     ; 3.199      ;
; 5.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.186     ; 3.199      ;
; 5.126 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.199     ; 3.213      ;
; 5.126 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.199     ; 3.213      ;
; 5.126 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.199     ; 3.213      ;
; 5.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.235     ; 3.187      ;
; 5.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.235     ; 3.187      ;
; 5.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.235     ; 3.187      ;
; 5.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.235     ; 3.187      ;
; 5.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.235     ; 3.187      ;
; 5.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.235     ; 3.187      ;
; 5.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.235     ; 3.187      ;
; 5.506 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.180      ;
; 5.506 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.180      ;
; 5.506 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.180      ;
; 5.506 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.180      ;
; 5.506 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.180      ;
; 5.506 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.180      ;
; 5.506 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.180      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.629     ; 3.164      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.168      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.162      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.627     ; 3.166      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.168      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.168      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.627     ; 3.166      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.627     ; 3.166      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.627     ; 3.166      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.168      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.627     ; 3.166      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.162      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.627     ; 3.166      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.627     ; 3.166      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.627     ; 3.166      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.627     ; 3.166      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.627     ; 3.166      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.627     ; 3.166      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.168      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.168      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.168      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.168      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.627     ; 3.166      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.168      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.627     ; 3.166      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.168      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.168      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.627     ; 3.166      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.627     ; 3.166      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.168      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.168      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.627     ; 3.166      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.168      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.629     ; 3.164      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.629     ; 3.164      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.629     ; 3.164      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.629     ; 3.164      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.629     ; 3.164      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.629     ; 3.164      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.629     ; 3.164      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.629     ; 3.164      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.629     ; 3.164      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.629     ; 3.164      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.629     ; 3.164      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.629     ; 3.164      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.629     ; 3.164      ;
; 5.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.629     ; 3.164      ;
; 5.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.630     ; 3.164      ;
; 5.518 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.206      ;
; 5.518 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.206      ;
; 5.518 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.206      ;
; 5.518 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.206      ;
; 5.518 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.206      ;
; 5.518 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.206      ;
; 5.518 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.206      ;
; 5.518 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.206      ;
; 5.518 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.206      ;
; 5.518 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.206      ;
; 5.518 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.206      ;
; 5.518 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.206      ;
; 5.518 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.206      ;
; 5.518 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.206      ;
; 5.519 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.205      ;
; 5.519 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.205      ;
; 5.519 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.205      ;
; 5.519 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.206      ;
; 5.519 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.206      ;
; 5.519 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.206      ;
; 5.519 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.206      ;
; 5.519 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.206      ;
; 5.519 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.206      ;
; 5.519 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.205      ;
; 5.519 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.206      ;
; 5.519 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.205      ;
; 5.519 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.206      ;
; 5.519 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.206      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.096 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.178     ; 3.204      ;
; 5.096 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.178     ; 3.204      ;
; 5.096 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.178     ; 3.204      ;
; 5.096 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.178     ; 3.204      ;
; 5.097 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.172     ; 3.211      ;
; 5.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.172     ; 3.214      ;
; 5.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.175     ; 3.211      ;
; 5.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.172     ; 3.214      ;
; 5.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.172     ; 3.214      ;
; 5.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.172     ; 3.214      ;
; 5.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.172     ; 3.214      ;
; 5.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.172     ; 3.214      ;
; 5.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.172     ; 3.214      ;
; 5.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.172     ; 3.214      ;
; 5.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.172     ; 3.214      ;
; 5.132 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.206     ; 3.212      ;
; 5.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.212      ;
; 5.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.212      ;
; 5.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.212      ;
; 5.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.212      ;
; 5.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.212      ;
; 5.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.212      ;
; 5.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.212      ;
; 5.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.212      ;
; 5.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.212      ;
; 5.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.212      ;
; 5.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.212      ;
; 5.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.212      ;
; 5.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.212      ;
; 5.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.212      ;
; 5.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.600     ; 3.213      ;
; 5.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.600     ; 3.213      ;
; 5.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.600     ; 3.213      ;
; 5.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.600     ; 3.213      ;
; 5.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.600     ; 3.213      ;
; 5.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.600     ; 3.213      ;
; 5.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.600     ; 3.213      ;
; 5.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.600     ; 3.213      ;
; 5.528 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.602     ; 3.212      ;
; 5.528 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.602     ; 3.212      ;
; 5.528 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.602     ; 3.212      ;
; 5.528 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.602     ; 3.212      ;
; 5.528 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.602     ; 3.212      ;
; 5.528 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.602     ; 3.212      ;
; 5.528 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.602     ; 3.212      ;
; 5.528 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.602     ; 3.212      ;
; 5.528 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.602     ; 3.212      ;
; 5.528 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.602     ; 3.212      ;
; 5.528 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.602     ; 3.212      ;
; 5.528 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.602     ; 3.212      ;
; 5.528 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.602     ; 3.212      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.212      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.212      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.212      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.212      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.212      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.212      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.212      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.212      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.212      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.212      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.212      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.213      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.213      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.213      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.211      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.213      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.211      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.211      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.212      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.211      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.211      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.211      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.211      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.211      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.211      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.211      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.211      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.211      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.211      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.211      ;
; 5.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.212      ;
; 5.612 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.315     ; 3.619      ;
; 5.616 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 3.619      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 3.617      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 3.617      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 3.617      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 3.617      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 3.617      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 3.617      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 3.617      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 3.617      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 3.617      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 3.617      ;
; 5.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.319     ; 3.617      ;
; 5.652 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.323     ; 3.615      ;
; 5.652 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.323     ; 3.615      ;
; 5.652 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.323     ; 3.615      ;
; 5.652 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.323     ; 3.615      ;
; 5.652 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.323     ; 3.615      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[3]                                                                                                                                                          ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|PM_STOP                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[4]                                                                                                                                                                ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[8]                                                                                                                                                                ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[8]                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|do_initial                                                                                                                                         ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|do_reada                                                                                                                                           ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rp_done                                                                                                                                            ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[12]                                                                                                                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[18]                                                                                                                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[7]                                                                                                                       ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[24]                                                                                                                                                         ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[5]                                                                                                                                                          ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[6]                                                                                                                                                          ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|BA[0]                                                                                                                                                                ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|BA[1]                                                                                                                                                                ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CKE                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                            ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; 9.606 ; 9.794        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]             ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]             ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]             ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]             ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]             ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]             ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]          ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]          ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]          ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]          ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]          ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]          ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]           ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]                 ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]                ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]                ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]                ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]                ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]                ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]                ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]                ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]                ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]                ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]                ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]                 ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]                ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]                ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]                ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]                ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]                ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]                 ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]                 ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]                 ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]                 ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]                 ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]                 ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]                 ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]                 ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]       ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]       ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]       ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]       ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u8|mI2C_CTRL_CLK|clk                           ;
; 9.818 ; 9.818        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                              ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 12.247 ; 12.482       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 12.248 ; 12.483       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 12.250 ; 12.438       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ;
; 12.250 ; 12.438       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                          ;
; 12.250 ; 12.438       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                 ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.920 ; 5.518 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.920 ; 5.518 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 4.532 ; 5.025 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 4.532 ; 5.025 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.415 ; 5.913 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.475 ; 4.887 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.141 ; 5.564 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.781 ; 5.221 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.859 ; 5.303 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.595 ; 5.027 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.959 ; 5.405 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.325 ; 5.808 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.195 ; 5.687 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.294 ; 5.760 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.109 ; 5.540 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.413 ; 5.886 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.239 ; 5.709 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.251 ; 5.733 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.057 ; 5.516 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.142 ; 5.597 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.080 ; 5.511 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.415 ; 5.913 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.091 ; 5.556 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.390 ; 5.878 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.909 ; 5.332 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.945 ; 5.409 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.959 ; 5.427 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.816 ; 5.266 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.769 ; 5.222 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.795 ; 5.255 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.052 ; 5.522 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 7.289 ; 7.896 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 7.289 ; 7.896 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -2.696 ; -3.253 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -2.696 ; -3.253 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -2.086 ; -2.539 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -2.086 ; -2.539 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -3.660 ; -4.050 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -3.660 ; -4.050 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -4.300 ; -4.700 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -3.952 ; -4.368 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -4.029 ; -4.449 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -3.775 ; -4.183 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -4.138 ; -4.569 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -4.489 ; -4.956 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -4.349 ; -4.815 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -4.446 ; -4.887 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -4.267 ; -4.674 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -4.574 ; -5.031 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -4.393 ; -4.838 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -4.403 ; -4.860 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -4.231 ; -4.676 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -4.298 ; -4.730 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -4.238 ; -4.646 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -4.574 ; -5.057 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -4.249 ; -4.689 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -4.549 ; -5.022 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -4.074 ; -4.474 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -4.107 ; -4.547 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -4.122 ; -4.566 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -3.985 ; -4.411 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -3.939 ; -4.368 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -3.964 ; -4.400 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -4.226 ; -4.681 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -5.597 ; -6.195 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -5.597 ; -6.195 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 10.211 ; 10.291 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.944  ; 8.695  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 5.999  ; 5.862  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.526  ; 4.435  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.110  ; 5.002  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.741  ; 4.669  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 5.216  ; 5.100  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.131  ; 5.047  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.999  ; 5.862  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.024  ; 4.967  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.162  ; 5.095  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.131  ; 5.047  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.695  ; 4.653  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.369  ; 4.287  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.572  ; 5.502  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.848  ; 4.758  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.848  ; 4.758  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.315  ; 4.232  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.076  ; 4.991  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 4.947  ; 4.886  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.336  ; 4.253  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 11.116 ; 11.092 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 11.116 ; 11.092 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 9.571  ; 9.439  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 9.793  ; 9.623  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 10.484 ; 10.318 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 8.879  ; 8.816  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 9.033  ; 8.971  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 9.573  ; 9.455  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 9.465  ; 9.278  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 10.617 ; 10.532 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 8.921  ; 8.789  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 8.483  ; 8.390  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 9.559  ; 9.448  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 9.727  ; 9.507  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 10.486 ; 10.170 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 10.831 ; 10.564 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 10.383 ; 10.218 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 9.869  ; 9.643  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 9.714  ; 9.561  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 9.147  ; 8.962  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 9.623  ; 9.589  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 10.152 ; 9.871  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 10.543 ; 10.450 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 9.333  ; 9.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 10.403 ; 10.399 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 9.349  ; 9.141  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 9.399  ; 9.212  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 10.237 ; 9.991  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 8.975  ; 8.837  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 8.989  ; 8.904  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 9.559  ; 9.416  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 8.942  ; 8.815  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 8.588  ; 8.513  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 5.722  ; 5.637  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.027  ; 3.951  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 5.722  ; 5.637  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 5.252  ; 5.152  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.855  ; 4.781  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.665  ; 4.606  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.271  ; 5.203  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.095 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.251 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 7.689  ; 7.548  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.395  ; 5.378  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.680  ; 5.629  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.520  ; 5.537  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 6.040  ; 6.051  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 6.722  ; 6.615  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.914  ; 5.802  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 7.689  ; 7.548  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 6.002  ; 5.903  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.842  ; 5.804  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 8.594  ; 8.409  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 6.185  ; 6.222  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 7.905  ; 7.803  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 8.594  ; 8.409  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.785  ; 5.707  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 8.156  ; 7.967  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 8.189  ; 8.034  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 6.055  ; 5.973  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 6.466  ; 6.381  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 6.299  ; 6.328  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 8.034  ; 7.899  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 6.451  ; 6.501  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.758  ; 5.757  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 7.214  ; 7.210  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 6.246  ; 6.309  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 8.034  ; 7.899  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 5.092  ; 5.068  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 7.173  ; 7.238  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 6.095  ; 6.014  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 5.690  ; 5.548  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 9.842  ; 9.915  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.629  ; 8.386  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.747  ; 3.665  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 3.903  ; 3.811  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.463  ; 4.356  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.104  ; 4.031  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.568  ; 4.452  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.484  ; 4.399  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.317  ; 5.182  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.376  ; 4.318  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.509  ; 4.441  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.483  ; 4.399  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.066  ; 4.022  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.747  ; 3.665  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.908  ; 4.837  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 3.700  ; 3.618  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.207  ; 4.117  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 3.700  ; 3.618  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.431  ; 4.345  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 4.308  ; 4.245  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 3.722  ; 3.639  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.852  ; 5.792  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 8.213  ; 8.086  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 7.252  ; 7.132  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 7.475  ; 7.282  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 7.963  ; 7.748  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 6.541  ; 6.480  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.536  ; 6.490  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 7.244  ; 7.130  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 7.193  ; 7.002  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 7.828  ; 7.695  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 5.972  ; 5.907  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 5.852  ; 5.792  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 6.756  ; 6.601  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 7.365  ; 7.139  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 7.475  ; 7.232  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 7.938  ; 7.737  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 7.404  ; 7.270  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 7.147  ; 6.945  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 6.209  ; 6.115  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 5.949  ; 5.796  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 6.865  ; 6.787  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.326  ; 7.080  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.927  ; 7.816  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 6.308  ; 6.160  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 7.226  ; 7.171  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 6.642  ; 6.498  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 6.892  ; 6.655  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.307  ; 7.134  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 6.488  ; 6.302  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 6.134  ; 5.950  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 7.102  ; 6.909  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.469  ; 6.289  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.165  ; 6.039  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 3.426  ; 3.350  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.426  ; 3.350  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 5.052  ; 4.966  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.601  ; 4.502  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.212  ; 4.138  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.036  ; 3.976  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.619  ; 4.549  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.639 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.793 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.306  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.153  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.288  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 4.740  ; 4.719  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.740  ; 4.719  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.013  ; 4.961  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 4.859  ; 4.871  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.359  ; 5.365  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 6.013  ; 5.906  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.236  ; 5.125  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 6.940  ; 6.800  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.321  ; 5.222  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.166  ; 5.126  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.134  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 5.111  ; 5.032  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.496  ; 5.527  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 7.148  ; 7.045  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 7.809  ; 7.628  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.111  ; 5.032  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 7.390  ; 7.204  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 7.422  ; 7.268  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.371  ; 5.288  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.767  ; 5.681  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 5.604  ; 5.629  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 4.447  ; 4.420  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.751  ; 5.795  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.087  ; 5.081  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 6.485  ; 6.477  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.554  ; 5.611  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 7.271  ; 7.138  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.447  ; 4.420  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 6.445  ; 6.503  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.410  ; 5.327  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 5.021  ; 4.881  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.651  ;    ;    ; 9.190  ;
; SW[1]      ; LEDR[1]     ; 8.443  ;    ;    ; 8.975  ;
; SW[2]      ; LEDR[2]     ; 8.542  ;    ;    ; 9.005  ;
; SW[3]      ; LEDR[3]     ; 8.473  ;    ;    ; 8.897  ;
; SW[4]      ; LEDR[4]     ; 8.386  ;    ;    ; 8.896  ;
; SW[5]      ; LEDR[5]     ; 8.533  ;    ;    ; 9.090  ;
; SW[6]      ; LEDR[6]     ; 8.915  ;    ;    ; 9.466  ;
; SW[7]      ; LEDR[7]     ; 8.593  ;    ;    ; 9.154  ;
; SW[8]      ; LEDR[8]     ; 8.837  ;    ;    ; 9.400  ;
; SW[9]      ; LEDR[9]     ; 9.790  ;    ;    ; 10.421 ;
; SW[10]     ; LEDR[10]    ; 9.234  ;    ;    ; 9.830  ;
; SW[11]     ; LEDR[11]    ; 9.202  ;    ;    ; 9.744  ;
; SW[12]     ; LEDR[12]    ; 9.146  ;    ;    ; 9.703  ;
; SW[13]     ; LEDR[13]    ; 8.847  ;    ;    ; 9.427  ;
; SW[14]     ; LEDR[14]    ; 8.879  ;    ;    ; 9.465  ;
; SW[15]     ; LEDR[15]    ; 10.480 ;    ;    ; 11.153 ;
; SW[16]     ; LEDR[16]    ; 8.875  ;    ;    ; 9.465  ;
; SW[17]     ; LEDR[17]    ; 8.834  ;    ;    ; 9.406  ;
; UART_RXD   ; UART_TXD    ; 8.996  ;    ;    ; 9.009  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.355  ;    ;    ; 8.874  ;
; SW[1]      ; LEDR[1]     ; 8.153  ;    ;    ; 8.666  ;
; SW[2]      ; LEDR[2]     ; 8.248  ;    ;    ; 8.695  ;
; SW[3]      ; LEDR[3]     ; 8.182  ;    ;    ; 8.591  ;
; SW[4]      ; LEDR[4]     ; 8.098  ;    ;    ; 8.589  ;
; SW[5]      ; LEDR[5]     ; 8.240  ;    ;    ; 8.777  ;
; SW[6]      ; LEDR[6]     ; 8.607  ;    ;    ; 9.138  ;
; SW[7]      ; LEDR[7]     ; 8.298  ;    ;    ; 8.838  ;
; SW[8]      ; LEDR[8]     ; 8.530  ;    ;    ; 9.072  ;
; SW[9]      ; LEDR[9]     ; 9.500  ;    ;    ; 10.112 ;
; SW[10]     ; LEDR[10]    ; 8.911  ;    ;    ; 9.486  ;
; SW[11]     ; LEDR[11]    ; 8.881  ;    ;    ; 9.403  ;
; SW[12]     ; LEDR[12]    ; 8.827  ;    ;    ; 9.364  ;
; SW[13]     ; LEDR[13]    ; 8.540  ;    ;    ; 9.099  ;
; SW[14]     ; LEDR[14]    ; 8.570  ;    ;    ; 9.135  ;
; SW[15]     ; LEDR[15]    ; 10.161 ;    ;    ; 10.813 ;
; SW[16]     ; LEDR[16]    ; 8.566  ;    ;    ; 9.135  ;
; SW[17]     ; LEDR[17]    ; 8.526  ;    ;    ; 9.077  ;
; UART_RXD   ; UART_TXD    ; 8.757  ;    ;    ; 8.761  ;
+------------+-------------+--------+----+----+--------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.108 ; 3.963 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.895 ; 5.750 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.509 ; 4.364 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.465 ; 4.320 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.841 ; 4.696 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.465 ; 4.320 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.482 ; 4.337 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.482 ; 4.337 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.026 ; 4.881 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.857 ; 4.712 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.857 ; 4.712 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.522 ; 4.377 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.259 ; 5.114 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.522 ; 4.377 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.896 ; 4.751 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.066 ; 4.928 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.857 ; 4.712 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.825 ; 5.680 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.454 ; 5.309 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.709 ; 4.564 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.832 ; 5.687 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.832 ; 5.687 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.111 ; 4.966 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.825 ; 5.680 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.825 ; 5.680 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.857 ; 4.712 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.012 ; 4.867 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.012 ; 4.867 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.012 ; 4.867 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.026 ; 4.881 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.348 ; 5.203 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.026 ; 4.881 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.108 ; 3.963 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.511 ; 3.366 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.227 ; 5.082 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.896 ; 3.751 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.854 ; 3.709 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.215 ; 4.070 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.854 ; 3.709 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.871 ; 3.726 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.871 ; 3.726 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.393 ; 4.248 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.231 ; 4.086 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.231 ; 4.086 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.909 ; 3.764 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.617 ; 4.472 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.909 ; 3.764 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.268 ; 4.123 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.425 ; 4.287 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.231 ; 4.086 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.160 ; 5.015 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.804 ; 4.659 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.088 ; 3.943 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.166 ; 5.021 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.166 ; 5.021 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.474 ; 4.329 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.160 ; 5.015 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.160 ; 5.015 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.231 ; 4.086 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.379 ; 4.234 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.379 ; 4.234 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.379 ; 4.234 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.393 ; 4.248 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.702 ; 4.557 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.393 ; 4.248 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.511 ; 3.366 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.993     ; 4.138     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.770     ; 5.915     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.391     ; 4.536     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.342     ; 4.487     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.721     ; 4.866     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.342     ; 4.487     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.364     ; 4.509     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.364     ; 4.509     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.922     ; 5.067     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.739     ; 4.884     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.739     ; 4.884     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.410     ; 4.555     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.147     ; 5.292     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.410     ; 4.555     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.783     ; 4.928     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.954     ; 5.092     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.739     ; 4.884     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.730     ; 5.875     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.366     ; 5.511     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.611     ; 4.756     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.756     ; 5.901     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.756     ; 5.901     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.046     ; 5.191     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.730     ; 5.875     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.749     ; 5.894     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.739     ; 4.884     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.903     ; 5.048     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.903     ; 5.048     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.903     ; 5.048     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.922     ; 5.067     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.233     ; 5.378     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.922     ; 5.067     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.993     ; 4.138     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.395     ; 3.540     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.102     ; 5.247     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.778     ; 3.923     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.731     ; 3.876     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.094     ; 4.239     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.731     ; 3.876     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.752     ; 3.897     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.752     ; 3.897     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.287     ; 4.432     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.112     ; 4.257     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.112     ; 4.257     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.795     ; 3.940     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.503     ; 4.648     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.795     ; 3.940     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.153     ; 4.298     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.313     ; 4.451     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.112     ; 4.257     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.063     ; 5.208     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.713     ; 4.858     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.989     ; 4.134     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.088     ; 5.233     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.088     ; 5.233     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.406     ; 4.551     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.063     ; 5.208     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.081     ; 5.226     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.112     ; 4.257     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.269     ; 4.414     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.269     ; 4.414     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.269     ; 4.414     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.287     ; 4.432     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.586     ; 4.731     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.287     ; 4.432     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.395     ; 3.540     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 13.897 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 116.25 MHz ; 116.25 MHz      ; u6|altpll_component|auto_generated|pll1|clk[4] ;      ;
; 154.56 MHz ; 154.56 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 184.06 MHz ; 184.06 MHz      ; CLOCK2_50                                      ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.659  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 8.199  ; 0.000         ;
; CLOCK2_50                                      ; 14.567 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.338 ; 0.000         ;
; CLOCK2_50                                      ; 0.353 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -3.414 ; -266.295      ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 3.897  ; 0.000         ;
; CLOCK2_50                                      ; 11.969 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 1.706 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.461 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 4.480 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.683  ; 0.000         ;
; CLOCK2_50                                      ; 9.582  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.183 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.659 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.790     ; 4.500      ;
; 2.659 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.790     ; 4.500      ;
; 2.659 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.790     ; 4.500      ;
; 2.807 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.800     ; 4.342      ;
; 2.807 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.800     ; 4.342      ;
; 2.807 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.800     ; 4.342      ;
; 2.807 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.800     ; 4.342      ;
; 2.839 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.800     ; 4.310      ;
; 2.839 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.800     ; 4.310      ;
; 2.839 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.800     ; 4.310      ;
; 2.839 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.800     ; 4.310      ;
; 2.848 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.788     ; 4.313      ;
; 2.848 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.788     ; 4.313      ;
; 2.848 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.788     ; 4.313      ;
; 3.118 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.787     ; 4.044      ;
; 3.118 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.787     ; 4.044      ;
; 3.425 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 3.738      ;
; 3.425 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 3.738      ;
; 3.428 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[7] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.784     ; 3.737      ;
; 3.530 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.384      ;
; 3.588 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.785     ; 3.576      ;
; 3.606 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.308      ;
; 3.644 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.282      ;
; 3.665 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.249      ;
; 3.715 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.199      ;
; 3.726 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.188      ;
; 3.741 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.173      ;
; 3.779 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.135      ;
; 3.779 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.147      ;
; 3.802 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.112      ;
; 3.805 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.109      ;
; 3.835 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.079      ;
; 3.840 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.086      ;
; 3.850 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.064      ;
; 3.881 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.033      ;
; 3.911 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.003      ;
; 3.911 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.003      ;
; 3.914 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.000      ;
; 3.918 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.016      ;
; 3.919 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.007      ;
; 3.923 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.001      ;
; 3.923 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.001      ;
; 3.923 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.001      ;
; 3.924 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|WR_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.004      ;
; 3.924 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|WR_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.004      ;
; 3.949 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 3.214      ;
; 3.949 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 3.214      ;
; 3.949 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 3.214      ;
; 3.949 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.977      ;
; 3.962 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.971      ;
; 3.975 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.939      ;
; 3.986 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.928      ;
; 3.990 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.924      ;
; 3.994 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.940      ;
; 4.006 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.908      ;
; 4.020 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.894      ;
; 4.032 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.914      ;
; 4.033 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.900      ;
; 4.038 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.895      ;
; 4.041 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 5.875      ;
; 4.054 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.860      ;
; 4.058 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.866      ;
; 4.058 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.866      ;
; 4.058 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.866      ;
; 4.059 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|WR_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.869      ;
; 4.059 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|WR_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.869      ;
; 4.062 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.852      ;
; 4.062 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.852      ;
; 4.062 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.852      ;
; 4.070 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.863      ;
; 4.071 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.843      ;
; 4.076 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.869      ;
; 4.077 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.856      ;
; 4.079 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.847      ;
; 4.080 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.846      ;
; 4.084 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.830      ;
; 4.087 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mWR        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 5.842      ;
; 4.100 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.826      ;
; 4.103 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.831      ;
; 4.109 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.824      ;
; 4.117 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 5.799      ;
; 4.119 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.805      ;
; 4.119 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.805      ;
; 4.119 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.805      ;
; 4.120 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|WR_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.808      ;
; 4.120 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|WR_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.808      ;
; 4.124 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 5.792      ;
; 4.130 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.814      ;
; 4.130 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.814      ;
; 4.130 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.814      ;
; 4.141 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.773      ;
; 4.146 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.787      ;
; 4.147 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.798      ;
; 4.147 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.786      ;
; 4.149 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.784      ;
; 4.153 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.780      ;
; 4.153 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 5.780      ;
; 4.155 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.773      ;
; 4.157 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 5.759      ;
; 4.160 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.774      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 8.199  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 3.911      ;
; 8.435  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.390     ; 3.674      ;
; 8.435  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.390     ; 3.674      ;
; 8.435  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.390     ; 3.674      ;
; 8.435  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.390     ; 3.674      ;
; 8.520  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 3.590      ;
; 8.520  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 3.590      ;
; 8.521  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.388     ; 3.590      ;
; 8.521  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.388     ; 3.590      ;
; 8.521  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.388     ; 3.590      ;
; 8.521  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.388     ; 3.590      ;
; 8.521  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.388     ; 3.590      ;
; 8.521  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.388     ; 3.590      ;
; 8.521  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.388     ; 3.590      ;
; 8.521  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.388     ; 3.590      ;
; 8.521  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 3.589      ;
; 8.567  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.140     ; 3.724      ;
; 8.567  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.140     ; 3.724      ;
; 8.567  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.140     ; 3.724      ;
; 8.567  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.140     ; 3.724      ;
; 8.567  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.140     ; 3.724      ;
; 8.567  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.140     ; 3.724      ;
; 8.567  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.140     ; 3.724      ;
; 8.567  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.140     ; 3.724      ;
; 8.567  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.140     ; 3.724      ;
; 8.567  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.140     ; 3.724      ;
; 8.567  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.140     ; 3.724      ;
; 8.567  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.140     ; 3.724      ;
; 8.567  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.140     ; 3.724      ;
; 8.575  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 3.535      ;
; 8.616  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 3.677      ;
; 8.616  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 3.677      ;
; 8.616  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 3.677      ;
; 8.616  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 3.677      ;
; 8.616  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 3.677      ;
; 8.616  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 3.677      ;
; 8.616  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 3.677      ;
; 8.616  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 3.677      ;
; 8.616  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 3.677      ;
; 8.616  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 3.677      ;
; 8.616  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 3.677      ;
; 8.804  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 3.306      ;
; 8.804  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 3.306      ;
; 8.804  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 3.306      ;
; 8.804  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 3.306      ;
; 8.804  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 3.306      ;
; 8.806  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.391     ; 3.302      ;
; 8.806  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.391     ; 3.302      ;
; 8.806  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.391     ; 3.302      ;
; 8.837  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.012     ; 3.650      ;
; 8.853  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.392     ; 3.254      ;
; 8.853  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.392     ; 3.254      ;
; 8.853  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.392     ; 3.254      ;
; 8.853  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.392     ; 3.254      ;
; 8.853  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.392     ; 3.254      ;
; 8.865  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 3.245      ;
; 8.880  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.009     ; 3.610      ;
; 8.901  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 3.209      ;
; 9.096  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.391     ; 3.012      ;
; 9.096  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.391     ; 3.012      ;
; 9.096  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.391     ; 3.012      ;
; 9.096  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.391     ; 3.012      ;
; 9.096  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.391     ; 3.012      ;
; 9.111  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.010     ; 3.378      ;
; 9.150  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.391     ; 2.958      ;
; 9.157  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.391     ; 2.951      ;
; 9.192  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.391     ; 2.916      ;
; 9.230  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.043     ; 3.226      ;
; 9.235  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 2.875      ;
; 9.258  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 3.137      ;
; 9.310  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 3.087      ;
; 9.356  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.056     ; 3.087      ;
; 9.399  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.056     ; 3.044      ;
; 9.423  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.056     ; 3.020      ;
; 9.489  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.056     ; 2.954      ;
; 9.494  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.056     ; 2.949      ;
; 9.519  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.391     ; 2.589      ;
; 9.770  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.027     ; 2.702      ;
; 9.878  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.027     ; 2.594      ;
; 9.878  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.027     ; 2.594      ;
; 9.917  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.056     ; 2.526      ;
; 9.921  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.027     ; 2.551      ;
; 9.936  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.058     ; 2.505      ;
; 9.994  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.027     ; 2.478      ;
; 9.999  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.027     ; 2.473      ;
; 10.050 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.029     ; 2.420      ;
; 10.072 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.029     ; 2.398      ;
; 10.096 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.029     ; 2.374      ;
; 10.239 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.029     ; 2.231      ;
; 10.260 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.029     ; 2.210      ;
; 10.272 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.029     ; 2.198      ;
; 10.287 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.029     ; 2.183      ;
; 10.315 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.029     ; 2.155      ;
; 10.316 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.029     ; 2.154      ;
; 10.324 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.029     ; 2.146      ;
; 10.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.056     ; 2.089      ;
; 20.139 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.073     ; 4.787      ;
; 20.158 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.073     ; 4.768      ;
; 20.259 ; VGA_Controller:u1|V_Cont[3]                                                                                                                               ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.062     ; 4.678      ;
; 20.259 ; VGA_Controller:u1|V_Cont[3]                                                                                                                               ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.062     ; 4.678      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.567 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.360      ;
; 14.631 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.296      ;
; 14.670 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.257      ;
; 14.745 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.182      ;
; 14.804 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.124      ;
; 14.826 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.101      ;
; 14.868 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.060      ;
; 14.907 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.021      ;
; 14.929 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.999      ;
; 14.982 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.946      ;
; 14.984 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.943      ;
; 14.993 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.935      ;
; 15.032 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.896      ;
; 15.063 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.865      ;
; 15.070 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.857      ;
; 15.094 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.833      ;
; 15.107 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.821      ;
; 15.110 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.817      ;
; 15.114 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.813      ;
; 15.188 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.740      ;
; 15.192 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.735      ;
; 15.207 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.720      ;
; 15.211 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.716      ;
; 15.231 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.696      ;
; 15.239 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.688      ;
; 15.243 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.684      ;
; 15.254 ; I2C_CCD_Config:u8|senosr_exposure[12] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.673      ;
; 15.295 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.632      ;
; 15.303 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.624      ;
; 15.306 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.621      ;
; 15.307 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.621      ;
; 15.314 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.613      ;
; 15.334 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.593      ;
; 15.337 ; I2C_CCD_Config:u8|senosr_exposure[10] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.591      ;
; 15.338 ; I2C_CCD_Config:u8|senosr_exposure[12] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.589      ;
; 15.342 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.585      ;
; 15.347 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.580      ;
; 15.364 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.563      ;
; 15.369 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.558      ;
; 15.371 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.549      ;
; 15.371 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.549      ;
; 15.371 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.549      ;
; 15.371 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.549      ;
; 15.371 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.549      ;
; 15.371 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.549      ;
; 15.371 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.549      ;
; 15.371 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.549      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.377 ; I2C_CCD_Config:u8|senosr_exposure[12] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.550      ;
; 15.378 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.549      ;
; 15.409 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.518      ;
; 15.417 ; I2C_CCD_Config:u8|senosr_exposure[10] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.511      ;
; 15.417 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.510      ;
; 15.417 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.510      ;
; 15.424 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.503      ;
; 15.432 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.496      ;
; 15.445 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.479      ;
; 15.445 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.479      ;
; 15.445 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.479      ;
; 15.445 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.479      ;
; 15.445 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.479      ;
; 15.445 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.479      ;
; 15.445 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.479      ;
; 15.445 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.479      ;
; 15.452 ; I2C_CCD_Config:u8|senosr_exposure[12] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.475      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.465      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.465      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.465      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.465      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.465      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.465      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.465      ;
; 15.455 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.465      ;
; 15.456 ; I2C_CCD_Config:u8|senosr_exposure[10] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.472      ;
; 15.466 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.461      ;
; 15.492 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.435      ;
; 15.498 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.429      ;
; 15.502 ; I2C_CCD_Config:u8|senosr_exposure[14] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.425      ;
; 15.504 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.423      ;
; 15.513 ; I2C_CCD_Config:u8|senosr_exposure[12] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.414      ;
; 15.521 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.406      ;
; 15.525 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.402      ;
; 15.531 ; I2C_CCD_Config:u8|senosr_exposure[10] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.397      ;
; 15.570 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.350      ;
; 15.570 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.350      ;
; 15.570 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.350      ;
; 15.570 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.350      ;
; 15.570 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.350      ;
; 15.570 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.350      ;
; 15.570 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.350      ;
; 15.570 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.350      ;
; 15.573 ; I2C_CCD_Config:u8|senosr_exposure[15] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.355      ;
; 15.573 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.354      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.597      ;
; 0.342 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.624      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.624      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.640      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.642      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.644      ;
; 0.416 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.659      ;
; 0.418 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.661      ;
; 0.436 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.323      ; 0.960      ;
; 0.451 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.323      ; 0.975      ;
; 0.453 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.323      ; 0.977      ;
; 0.454 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.323      ; 0.978      ;
; 0.458 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.323      ; 0.982      ;
; 0.460 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.323      ; 0.984      ;
; 0.460 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.323      ; 0.984      ;
; 0.461 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.323      ; 0.985      ;
; 0.464 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.323      ; 0.988      ;
; 0.477 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.323      ; 1.001      ;
; 0.480 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.323      ; 1.004      ;
; 0.484 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.323      ; 1.008      ;
; 0.492 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.735      ;
; 0.492 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.735      ;
; 0.513 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.756      ;
; 0.520 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.323      ; 1.044      ;
; 0.532 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.791      ;
; 0.533 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.792      ;
; 0.534 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.793      ;
; 0.548 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.793      ;
; 0.556 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.800      ;
; 0.558 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.801      ;
; 0.561 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.804      ;
; 0.561 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.804      ;
; 0.568 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.812      ;
; 0.570 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 0.824      ;
; 0.571 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 0.825      ;
; 0.574 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.816      ;
; 0.574 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.830      ;
; 0.576 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.832      ;
; 0.577 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.821      ;
; 0.579 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.823      ;
; 0.579 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.835      ;
; 0.580 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.836      ;
; 0.581 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.824      ;
; 0.581 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.837      ;
; 0.581 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.837      ;
; 0.583 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.838      ;
; 0.584 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.840      ;
; 0.586 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.843      ;
; 0.587 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.843      ;
; 0.587 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.843      ;
; 0.588 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.844      ;
; 0.589 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.845      ;
; 0.590 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.846      ;
; 0.590 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.846      ;
; 0.591 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.835      ;
; 0.592 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.836      ;
; 0.592 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.848      ;
; 0.592 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.848      ;
; 0.593 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.849      ;
; 0.593 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.849      ;
; 0.593 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.849      ;
; 0.594 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.838      ;
; 0.594 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.837      ;
; 0.594 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.850      ;
; 0.597 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.853      ;
; 0.597 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.853      ;
; 0.597 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.853      ;
; 0.600 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.856      ;
; 0.602 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.845      ;
; 0.604 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.847      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.355 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.364 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.608      ;
; 0.387 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.396 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.639      ;
; 0.542 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.785      ;
; 0.549 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.792      ;
; 0.581 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.824      ;
; 0.585 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.829      ;
; 0.586 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.828      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.831      ;
; 0.588 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.832      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.835      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.834      ;
; 0.593 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.835      ;
; 0.598 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.847      ;
; 0.607 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.849      ;
; 0.608 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.850      ;
; 0.613 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.855      ;
; 0.617 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.861      ;
; 0.867 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 1.113      ;
; 0.868 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.111      ;
; 0.871 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.113      ;
; 0.871 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.114      ;
; 0.871 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.115      ;
; 0.872 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.114      ;
; 0.873 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.115      ;
; 0.873 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.115      ;
; 0.873 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.115      ;
; 0.874 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.116      ;
; 0.875 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.117      ;
; 0.875 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.119      ;
; 0.875 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.119      ;
; 0.877 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.119      ;
; 0.878 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.120      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.359 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.955      ;
; 0.364 ; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                        ; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                                        ; Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.367 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.964      ;
; 0.371 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.968      ;
; 0.373 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.969      ;
; 0.376 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.972      ;
; 0.378 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.974      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.979      ;
; 0.384 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.981      ;
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.982      ;
; 0.390 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.986      ;
; 0.391 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.988      ;
; 0.393 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.990      ;
; 0.394 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|command:u_command|RAS_N                                                                                                                                              ; Sdram_Control:u7|RAS_N                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|mADDR[8]                                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control:u7|command:u_command|WE_N                                                                                                                                               ; Sdram_Control:u7|WE_N                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; Sdram_Control:u7|BA[1]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; Sdram_Control:u7|BA[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[5]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[0]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_done                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                              ; Sdram_Control:u7|SA[6]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.642      ;
; 0.398 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Sdram_Control:u7|command:u_command|SA[0]                                                                                                                                              ; Sdram_Control:u7|SA[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.642      ;
; 0.398 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.642      ;
; 0.398 ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ; Sdram_Control:u7|SA[4]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.400 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.644      ;
; 0.400 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.407 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[9]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|PRECHARGE                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.651      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.655      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -3.414 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.879     ; 2.984      ;
; -3.050 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.515     ; 2.984      ;
; -3.050 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.515     ; 2.984      ;
; -3.050 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.515     ; 2.984      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.990      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.990      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.990      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.990      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.990      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.990      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.990      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.990      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.990      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.990      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.990      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.990      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.990      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.514     ; 2.984      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.514     ; 2.984      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.514     ; 2.984      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.514     ; 2.984      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.514     ; 2.984      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.514     ; 2.984      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.514     ; 2.984      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.514     ; 2.984      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.514     ; 2.984      ;
; -3.049 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.514     ; 2.984      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.485     ; 3.009      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.485     ; 3.009      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.485     ; 3.009      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.485     ; 3.009      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.485     ; 3.009      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.485     ; 3.009      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.485     ; 3.009      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.485     ; 3.009      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.485     ; 3.009      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.485     ; 3.009      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.485     ; 3.009      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.485     ; 3.009      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.485     ; 3.009      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.485     ; 3.009      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.485     ; 3.009      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.485     ; 3.009      ;
; -3.042 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.983      ;
; -3.042 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.983      ;
; -3.042 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.983      ;
; -3.042 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.983      ;
; -3.042 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.983      ;
; -3.042 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.983      ;
; -3.042 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.983      ;
; -3.042 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.983      ;
; -3.042 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.983      ;
; -3.042 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.983      ;
; -3.042 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.983      ;
; -3.042 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.983      ;
; -3.042 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.983      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.548     ; 3.436      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.548     ; 3.436      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.548     ; 3.436      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.548     ; 3.436      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.548     ; 3.436      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.548     ; 3.436      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.548     ; 3.436      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.548     ; 3.436      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.548     ; 3.436      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.548     ; 3.436      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.548     ; 3.436      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.548     ; 3.436      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.548     ; 3.436      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.546     ; 3.438      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.546     ; 3.438      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.546     ; 3.438      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.546     ; 3.438      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.546     ; 3.438      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.546     ; 3.438      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.546     ; 3.438      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.546     ; 3.438      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.546     ; 3.438      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.546     ; 3.438      ;
; -1.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.546     ; 3.438      ;
; -1.034 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.543     ; 3.471      ;
; -1.034 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.541     ; 3.473      ;
; -0.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.800     ; 3.038      ;
; -0.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.800     ; 3.038      ;
; -0.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.800     ; 3.038      ;
; -0.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.797     ; 3.041      ;
; -0.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.797     ; 3.041      ;
; -0.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.797     ; 3.041      ;
; -0.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.797     ; 3.041      ;
; -0.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.797     ; 3.041      ;
; -0.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.797     ; 3.041      ;
; -0.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.797     ; 3.041      ;
; -0.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.797     ; 3.041      ;
; -0.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.797     ; 3.041      ;
; -0.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.797     ; 3.041      ;
; -0.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.797     ; 3.041      ;
; -0.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.797     ; 3.041      ;
; -0.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.797     ; 3.041      ;
; -0.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.797     ; 3.041      ;
; -0.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.800     ; 3.038      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.421      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.559     ; 3.403      ;
; 3.965 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.457      ;
; 3.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.440      ;
; 4.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.803     ; 3.035      ;
; 4.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.803     ; 3.035      ;
; 4.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.803     ; 3.035      ;
; 4.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.803     ; 3.035      ;
; 4.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.803     ; 3.035      ;
; 4.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.803     ; 3.035      ;
; 4.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.803     ; 3.035      ;
; 4.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.803     ; 3.035      ;
; 4.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.803     ; 3.035      ;
; 4.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.803     ; 3.035      ;
; 4.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.803     ; 3.035      ;
; 4.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.803     ; 3.035      ;
; 4.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.803     ; 3.035      ;
; 4.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.803     ; 3.035      ;
; 4.112 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.026      ;
; 4.112 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.026      ;
; 4.112 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.026      ;
; 4.112 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.026      ;
; 4.112 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.026      ;
; 4.112 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.026      ;
; 4.112 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.026      ;
; 4.112 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.026      ;
; 4.112 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.026      ;
; 4.112 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.026      ;
; 4.112 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.026      ;
; 4.112 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.026      ;
; 4.112 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.026      ;
; 4.112 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.026      ;
; 4.112 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.026      ;
; 4.112 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.813     ; 3.024      ;
; 4.112 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.813     ; 3.024      ;
; 4.112 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.813     ; 3.024      ;
; 4.112 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.027      ;
; 4.112 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.813     ; 3.024      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.969 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.791     ; 7.239      ;
; 13.340 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 6.547      ;
; 13.340 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 6.547      ;
; 13.340 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 6.547      ;
; 13.340 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 6.547      ;
; 13.340 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 6.547      ;
; 13.340 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 6.547      ;
; 13.340 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 6.547      ;
; 13.340 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 6.547      ;
; 13.340 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 6.547      ;
; 13.340 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 6.547      ;
; 13.340 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 6.547      ;
; 13.340 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 6.547      ;
; 13.340 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 6.547      ;
; 13.340 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 6.547      ;
; 13.340 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 6.547      ;
; 13.340 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.112     ; 6.547      ;
; 14.094 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.761     ; 5.144      ;
; 14.098 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.761     ; 5.140      ;
; 14.140 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.757     ; 5.102      ;
; 14.178 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.761     ; 5.060      ;
; 14.277 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.757     ; 4.965      ;
; 14.282 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.757     ; 4.960      ;
; 14.290 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.757     ; 4.952      ;
; 14.293 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.761     ; 4.945      ;
; 14.368 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.757     ; 4.874      ;
; 14.370 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.757     ; 4.872      ;
; 14.377 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.757     ; 4.865      ;
; 14.381 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.757     ; 4.861      ;
; 14.470 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.757     ; 4.772      ;
; 14.518 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.757     ; 4.724      ;
; 14.527 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.757     ; 4.715      ;
; 14.616 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.757     ; 4.626      ;
; 14.894 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.761     ; 4.344      ;
; 15.030 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.761     ; 4.208      ;
; 15.134 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.761     ; 4.104      ;
; 15.139 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.761     ; 4.099      ;
; 15.151 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.761     ; 4.087      ;
; 15.239 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.761     ; 3.999      ;
; 15.300 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.761     ; 3.938      ;
; 15.386 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.761     ; 3.852      ;
; 15.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.455      ;
; 15.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.455      ;
; 15.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.455      ;
; 15.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.455      ;
; 15.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.455      ;
; 15.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.455      ;
; 15.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.455      ;
; 15.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.455      ;
; 15.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.455      ;
; 15.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.455      ;
; 15.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.455      ;
; 15.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.455      ;
; 15.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.455      ;
; 15.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.455      ;
; 15.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.455      ;
; 15.483 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.455      ;
; 15.487 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.451      ;
; 15.487 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.451      ;
; 15.487 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.451      ;
; 15.487 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.451      ;
; 15.487 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.451      ;
; 15.487 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.451      ;
; 15.487 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.451      ;
; 15.487 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.451      ;
; 15.487 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.451      ;
; 15.487 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.451      ;
; 15.487 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.451      ;
; 15.487 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.451      ;
; 15.487 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.451      ;
; 15.487 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.451      ;
; 15.487 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.451      ;
; 15.487 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.451      ;
; 15.532 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.410      ;
; 15.532 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.410      ;
; 15.532 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.410      ;
; 15.532 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.410      ;
; 15.532 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.410      ;
; 15.532 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.410      ;
; 15.532 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.410      ;
; 15.532 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.410      ;
; 15.532 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.410      ;
; 15.532 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.410      ;
; 15.532 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.410      ;
; 15.532 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.410      ;
; 15.532 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.410      ;
; 15.532 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.410      ;
; 15.532 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.410      ;
; 15.532 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.057     ; 4.410      ;
; 15.567 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.371      ;
; 15.567 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.371      ;
; 15.567 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.371      ;
; 15.567 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.371      ;
; 15.567 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.371      ;
; 15.567 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.371      ;
; 15.567 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.371      ;
; 15.567 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.371      ;
; 15.567 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.371      ;
; 15.567 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.371      ;
; 15.567 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.371      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.706 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.959      ;
; 1.706 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.959      ;
; 1.706 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.959      ;
; 1.706 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.959      ;
; 1.706 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.959      ;
; 1.706 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.959      ;
; 1.706 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.959      ;
; 1.706 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.959      ;
; 1.706 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.959      ;
; 1.706 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.959      ;
; 1.706 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.959      ;
; 1.706 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.959      ;
; 1.706 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.959      ;
; 1.706 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.959      ;
; 1.706 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.959      ;
; 1.706 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.959      ;
; 1.990 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.243      ;
; 1.990 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.243      ;
; 1.990 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.243      ;
; 1.990 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.243      ;
; 1.990 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.243      ;
; 1.990 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.243      ;
; 1.990 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.243      ;
; 1.990 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.243      ;
; 1.990 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.243      ;
; 1.990 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.243      ;
; 1.990 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.243      ;
; 1.990 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.243      ;
; 1.990 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.243      ;
; 1.990 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.243      ;
; 1.990 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.243      ;
; 1.990 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.243      ;
; 2.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.482      ;
; 2.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.482      ;
; 2.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.482      ;
; 2.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.482      ;
; 2.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.482      ;
; 2.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.482      ;
; 2.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.482      ;
; 2.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.482      ;
; 2.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.482      ;
; 2.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.482      ;
; 2.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.482      ;
; 2.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.482      ;
; 2.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.482      ;
; 2.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.482      ;
; 2.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.482      ;
; 2.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 2.482      ;
; 2.613 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.841      ;
; 2.613 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 2.840      ;
; 2.613 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.841      ;
; 2.613 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.841      ;
; 2.613 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.841      ;
; 2.613 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 2.840      ;
; 2.613 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.841      ;
; 2.613 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.841      ;
; 2.613 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 2.840      ;
; 2.613 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.841      ;
; 2.613 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 2.840      ;
; 2.613 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 2.840      ;
; 2.613 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.841      ;
; 2.613 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 2.840      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 2.850      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 2.850      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 2.850      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 2.850      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 2.845      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 2.845      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 2.845      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 2.845      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 2.845      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 2.845      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 2.845      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 2.845      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 2.845      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 2.845      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 2.845      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.060      ; 2.845      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.849      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.849      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.849      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.849      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.849      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.849      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.849      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.849      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.849      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.849      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.849      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.849      ;
; 2.614 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.849      ;
; 2.778 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.031      ;
; 2.778 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.031      ;
; 2.778 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.031      ;
; 2.778 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.031      ;
; 2.778 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.031      ;
; 2.778 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.031      ;
; 2.778 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.031      ;
; 2.778 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.031      ;
; 2.778 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.031      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.901     ; 2.831      ;
; 4.470 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.869     ; 2.872      ;
; 4.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 2.865      ;
; 4.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 2.865      ;
; 4.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 2.865      ;
; 4.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 2.865      ;
; 4.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 2.865      ;
; 4.511 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.900     ; 2.882      ;
; 4.511 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.900     ; 2.882      ;
; 4.511 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.900     ; 2.882      ;
; 4.517 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.936     ; 2.852      ;
; 4.517 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.936     ; 2.852      ;
; 4.517 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.936     ; 2.852      ;
; 4.517 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.936     ; 2.852      ;
; 4.517 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.936     ; 2.852      ;
; 4.517 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.936     ; 2.852      ;
; 4.517 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.936     ; 2.852      ;
; 4.856 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.848      ;
; 4.856 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.848      ;
; 4.856 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.848      ;
; 4.856 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.848      ;
; 4.856 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.848      ;
; 4.856 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.848      ;
; 4.856 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.848      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.831      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.835      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.299     ; 2.829      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.833      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.835      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.835      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.833      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.833      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.833      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.835      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.833      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.299     ; 2.829      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.833      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.833      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.833      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.833      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.833      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.833      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.835      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.835      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.835      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.835      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.833      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.835      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.833      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.835      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.835      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.833      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.833      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.835      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.835      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.833      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.835      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.831      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.831      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.831      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.831      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.831      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.831      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.831      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.831      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.831      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.831      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.831      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.831      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.831      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.831      ;
; 4.858 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.298     ; 2.831      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.873      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 2.877      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.873      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.873      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.873      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.873      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.873      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.873      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.873      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.873      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.873      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.873      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 2.877      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 2.877      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 2.877      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 2.877      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 2.877      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 2.877      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 2.877      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.873      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.880      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.880      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.880      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.880      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.873      ;
; 4.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.873      ;
; 4.866 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.872      ;
; 4.866 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.872      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.480 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.871     ; 2.880      ;
; 4.480 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.874     ; 2.877      ;
; 4.480 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.872     ; 2.879      ;
; 4.480 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.871     ; 2.880      ;
; 4.480 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.871     ; 2.880      ;
; 4.480 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.871     ; 2.880      ;
; 4.480 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.871     ; 2.880      ;
; 4.480 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.871     ; 2.880      ;
; 4.480 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.871     ; 2.880      ;
; 4.480 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.871     ; 2.880      ;
; 4.480 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.871     ; 2.880      ;
; 4.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.879     ; 2.873      ;
; 4.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.879     ; 2.873      ;
; 4.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.879     ; 2.873      ;
; 4.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.879     ; 2.873      ;
; 4.515 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.906     ; 2.880      ;
; 4.876 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.880      ;
; 4.876 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.880      ;
; 4.876 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.880      ;
; 4.876 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.880      ;
; 4.876 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.880      ;
; 4.876 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.880      ;
; 4.876 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.880      ;
; 4.876 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.880      ;
; 4.876 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.880      ;
; 4.876 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.880      ;
; 4.876 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.880      ;
; 4.876 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.880      ;
; 4.876 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.880      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.879      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.879      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.879      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.879      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.879      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.879      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.879      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.879      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.879      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.879      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.879      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.268     ; 2.880      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.268     ; 2.880      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.268     ; 2.880      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.878      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.268     ; 2.880      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.878      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.878      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.881      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.881      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.881      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.881      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.881      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.881      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.881      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.881      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.881      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.881      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.881      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.881      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.881      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.267     ; 2.881      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.266     ; 2.882      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.266     ; 2.882      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.266     ; 2.882      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.266     ; 2.882      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.266     ; 2.882      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.266     ; 2.882      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.266     ; 2.882      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.266     ; 2.882      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.879      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.878      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.878      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.878      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.878      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.878      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.878      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.878      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.878      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.878      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.878      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.878      ;
; 4.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.879      ;
; 4.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.018     ; 3.238      ;
; 4.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.016     ; 3.240      ;
; 4.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.023     ; 3.227      ;
; 4.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.023     ; 3.227      ;
; 4.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.023     ; 3.227      ;
; 4.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.023     ; 3.227      ;
; 4.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.023     ; 3.227      ;
; 4.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.023     ; 3.227      ;
; 4.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.023     ; 3.227      ;
; 4.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.023     ; 3.227      ;
; 4.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.023     ; 3.227      ;
; 4.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.023     ; 3.227      ;
; 4.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.023     ; 3.227      ;
; 4.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.023     ; 3.227      ;
; 4.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.023     ; 3.227      ;
; 4.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.021     ; 3.229      ;
; 4.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.021     ; 3.229      ;
; 4.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.021     ; 3.229      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|BA[0]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|BA[1]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CKE                                                                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[0]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[2]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|OE                                                                                                                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[0]                                                                                                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[4]                                                                                                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[7]                                                                                                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_done                                                                                                                                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|INIT_REQ                                                                                                                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|LOAD_MODE                                                                                                                      ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|PRECHARGE                                                                                                                      ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|REFRESH                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[10]                                                                                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[11]                                                                                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[12]                                                                                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[13]                                                                                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[14]                                                                                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[15]                                                                                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[1]                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[2]                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[3]                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[4]                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[5]                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[6]                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[7]                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[8]                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[9]                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[12]                                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[13]                                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[14]                                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[22]                                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[3]                                                                                                                                                          ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[10]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[11]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[12]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[13]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[14]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[15]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[16]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[17]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[18]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[19]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[20]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[21]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[22]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[7]                                                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[8]                                                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[9]                                                                                                                                                         ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CAS_N                                                                                                                                                                ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[0]                                                                                                                                                               ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[1]                                                                                                                                                               ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[1]                                                                                                                                                               ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[3]                                                                                                                                                               ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                             ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; 9.582 ; 9.768        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]       ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]       ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]       ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]       ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]                ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]                ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]                ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]                ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]                ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]                ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]                ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]                ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]                ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]                ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]                ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]                ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]                ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]                ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]                ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]             ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]             ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]             ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]             ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]             ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]             ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]           ;
; 9.728 ; 9.728        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u8|mI2C_CTRL_CLK|clk                           ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.183 ; 12.401       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                          ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                          ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                          ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                          ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                          ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                          ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                          ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                          ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                          ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                          ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                          ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.430 ; 4.899 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.430 ; 4.899 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 4.093 ; 4.426 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 4.093 ; 4.426 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.767 ; 5.126 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.890 ; 4.194 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.522 ; 4.809 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.183 ; 4.497 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.257 ; 4.570 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.001 ; 4.325 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.341 ; 4.674 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.680 ; 5.033 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.565 ; 4.907 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.653 ; 4.986 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.480 ; 4.778 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.765 ; 5.107 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.607 ; 4.928 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.616 ; 4.950 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.426 ; 4.769 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.521 ; 4.826 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.453 ; 4.752 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.767 ; 5.126 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.470 ; 4.788 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.740 ; 5.090 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.288 ; 4.596 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.325 ; 4.664 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.341 ; 4.678 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.215 ; 4.535 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.166 ; 4.489 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.189 ; 4.520 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.423 ; 4.778 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 6.508 ; 6.910 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 6.508 ; 6.910 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -2.425 ; -2.813 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -2.425 ; -2.813 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.854 ; -2.171 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.854 ; -2.171 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -3.166 ; -3.452 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -3.166 ; -3.452 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -3.774 ; -4.043 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -3.445 ; -3.741 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -3.519 ; -3.813 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -3.273 ; -3.578 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -3.613 ; -3.934 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -3.938 ; -4.278 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -3.812 ; -4.134 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -3.898 ; -4.212 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -3.732 ; -4.011 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -4.018 ; -4.348 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -3.854 ; -4.156 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -3.861 ; -4.176 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -3.694 ; -4.024 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -3.771 ; -4.058 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -3.705 ; -3.986 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -4.020 ; -4.367 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -3.721 ; -4.021 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -3.993 ; -4.332 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -3.546 ; -3.836 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -3.580 ; -3.899 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -3.597 ; -3.914 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -3.477 ; -3.778 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -3.429 ; -3.733 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -3.450 ; -3.761 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -3.689 ; -4.032 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -4.973 ; -5.370 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -4.973 ; -5.370 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 9.358  ; 9.254  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.159  ; 7.903  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 5.575  ; 5.283  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.178  ; 4.001  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.744  ; 4.506  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.425  ; 4.272  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.832  ; 4.616  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.758  ; 4.549  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.575  ; 5.283  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.701  ; 4.535  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.816  ; 4.662  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.759  ; 4.548  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.332  ; 4.198  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.078  ; 3.933  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.157  ; 4.968  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.519  ; 4.364  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.519  ; 4.364  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 3.979  ; 3.826  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.706  ; 4.500  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 4.572  ; 4.413  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.001  ; 3.844  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 10.288 ; 9.980  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 10.288 ; 9.980  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 8.823  ; 8.523  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 9.051  ; 8.664  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 9.700  ; 9.285  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 8.158  ; 7.983  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 8.314  ; 8.095  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 8.835  ; 8.529  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 8.743  ; 8.348  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 9.812  ; 9.477  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 8.157  ; 8.012  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 7.788  ; 7.579  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 8.828  ; 8.498  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 9.017  ; 8.587  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 9.672  ; 9.248  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 10.017 ; 9.640  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 9.562  ; 9.274  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 9.117  ; 8.718  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 8.905  ; 8.725  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 8.382  ; 8.161  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 8.853  ; 8.628  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 9.348  ; 8.969  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 9.748  ; 9.398  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 8.638  ; 8.303  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 9.641  ; 9.359  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 8.575  ; 8.320  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 8.679  ; 8.286  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 9.415  ; 9.104  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 8.266  ; 7.952  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 8.294  ; 8.010  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 8.814  ; 8.480  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 8.246  ; 7.936  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 7.895  ; 7.662  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 5.290  ; 5.093  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.711  ; 3.574  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 5.290  ; 5.093  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.854  ; 4.670  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.528  ; 4.374  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.307  ; 4.153  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.875  ; 4.697  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.286 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.449 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.659  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.495  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.642  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 7.154  ; 6.846  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.996  ; 4.893  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.262  ; 5.124  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.111  ; 5.048  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.604  ; 5.497  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 6.229  ; 6.036  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.474  ; 5.286  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 7.154  ; 6.846  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.549  ; 5.377  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.420  ; 5.267  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.481  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 8.007  ; 7.635  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.732  ; 5.657  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 7.337  ; 7.083  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 8.007  ; 7.635  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.365  ; 5.178  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 7.611  ; 7.236  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 7.642  ; 7.282  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.625  ; 5.417  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 6.012  ; 5.798  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 5.847  ; 5.734  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 7.481  ; 7.169  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.982  ; 5.903  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.335  ; 5.238  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 6.684  ; 6.548  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.792  ; 5.735  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 7.481  ; 7.169  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.710  ; 4.618  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 6.653  ; 6.569  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.666  ; 5.456  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 5.288  ; 5.055  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 9.004  ; 8.901  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 7.856  ; 7.606  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.508  ; 3.366  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 3.608  ; 3.433  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.151  ; 3.918  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 3.841  ; 3.691  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.238  ; 4.026  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.165  ; 3.960  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.949  ; 4.664  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.106  ; 3.943  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.218  ; 4.066  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.166  ; 3.959  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 3.756  ; 3.623  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.508  ; 3.366  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.548  ; 4.362  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 3.416  ; 3.264  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 3.931  ; 3.779  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 3.416  ; 3.264  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.115  ; 3.912  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 3.987  ; 3.830  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 3.438  ; 3.283  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.404  ; 5.194  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 7.648  ; 7.250  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.732  ; 6.397  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 6.961  ; 6.534  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 7.429  ; 6.948  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 6.047  ; 5.811  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.065  ; 5.818  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.735  ; 6.387  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 6.696  ; 6.276  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 7.287  ; 6.901  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 5.515  ; 5.300  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 5.404  ; 5.194  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 6.293  ; 5.914  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.868  ; 6.383  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.968  ; 6.486  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 7.434  ; 7.015  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 6.898  ; 6.516  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 6.642  ; 6.224  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 5.754  ; 5.481  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 5.516  ; 5.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 6.357  ; 6.088  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 6.828  ; 6.346  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.373  ; 7.004  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 5.855  ; 5.525  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 6.703  ; 6.424  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 6.159  ; 5.824  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 6.421  ; 5.964  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 6.804  ; 6.395  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 6.028  ; 5.651  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 5.704  ; 5.330  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 6.599  ; 6.198  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.019  ; 5.639  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 5.717  ; 5.413  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 3.161  ; 3.024  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.161  ; 3.024  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.676  ; 4.482  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.257  ; 4.076  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 3.940  ; 3.788  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 3.732  ; 3.578  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.277  ; 4.101  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.786 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.945 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.160  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.000  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.142  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 4.394  ; 4.292  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.394  ; 4.292  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.649  ; 4.513  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 4.503  ; 4.439  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.978  ; 4.871  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.577  ; 5.388  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.852  ; 4.668  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 6.464  ; 6.164  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.925  ; 4.756  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.800  ; 4.648  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.984  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 4.746  ; 4.563  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.099  ; 5.023  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 6.639  ; 6.392  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 7.283  ; 6.922  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.746  ; 4.563  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 6.904  ; 6.540  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 6.934  ; 6.584  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 4.996  ; 4.793  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.369  ; 5.160  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 5.209  ; 5.096  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 4.117  ; 4.025  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.338  ; 5.258  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.717  ; 4.620  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 6.013  ; 5.879  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.155  ; 5.097  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 6.777  ; 6.474  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.117  ; 4.025  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.983  ; 5.898  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.035  ; 4.830  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 4.674  ; 4.446  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 7.752 ;    ;    ; 8.143 ;
; SW[1]      ; LEDR[1]     ; 7.558 ;    ;    ; 7.938 ;
; SW[2]      ; LEDR[2]     ; 7.659 ;    ;    ; 7.964 ;
; SW[3]      ; LEDR[3]     ; 7.589 ;    ;    ; 7.865 ;
; SW[4]      ; LEDR[4]     ; 7.508 ;    ;    ; 7.865 ;
; SW[5]      ; LEDR[5]     ; 7.641 ;    ;    ; 8.050 ;
; SW[6]      ; LEDR[6]     ; 8.000 ;    ;    ; 8.391 ;
; SW[7]      ; LEDR[7]     ; 7.699 ;    ;    ; 8.102 ;
; SW[8]      ; LEDR[8]     ; 7.926 ;    ;    ; 8.317 ;
; SW[9]      ; LEDR[9]     ; 8.738 ;    ;    ; 9.172 ;
; SW[10]     ; LEDR[10]    ; 8.297 ;    ;    ; 8.703 ;
; SW[11]     ; LEDR[11]    ; 8.261 ;    ;    ; 8.636 ;
; SW[12]     ; LEDR[12]    ; 8.220 ;    ;    ; 8.592 ;
; SW[13]     ; LEDR[13]    ; 7.937 ;    ;    ; 8.345 ;
; SW[14]     ; LEDR[14]    ; 7.969 ;    ;    ; 8.379 ;
; SW[15]     ; LEDR[15]    ; 9.378 ;    ;    ; 9.826 ;
; SW[16]     ; LEDR[16]    ; 7.960 ;    ;    ; 8.375 ;
; SW[17]     ; LEDR[17]    ; 7.923 ;    ;    ; 8.323 ;
; UART_RXD   ; UART_TXD    ; 7.986 ;    ;    ; 7.870 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 7.472 ;    ;    ; 7.849 ;
; SW[1]      ; LEDR[1]     ; 7.284 ;    ;    ; 7.649 ;
; SW[2]      ; LEDR[2]     ; 7.381 ;    ;    ; 7.675 ;
; SW[3]      ; LEDR[3]     ; 7.313 ;    ;    ; 7.579 ;
; SW[4]      ; LEDR[4]     ; 7.235 ;    ;    ; 7.579 ;
; SW[5]      ; LEDR[5]     ; 7.363 ;    ;    ; 7.757 ;
; SW[6]      ; LEDR[6]     ; 7.709 ;    ;    ; 8.085 ;
; SW[7]      ; LEDR[7]     ; 7.419 ;    ;    ; 7.807 ;
; SW[8]      ; LEDR[8]     ; 7.636 ;    ;    ; 8.012 ;
; SW[9]      ; LEDR[9]     ; 8.463 ;    ;    ; 8.883 ;
; SW[10]     ; LEDR[10]    ; 7.992 ;    ;    ; 8.383 ;
; SW[11]     ; LEDR[11]    ; 7.957 ;    ;    ; 8.318 ;
; SW[12]     ; LEDR[12]    ; 7.918 ;    ;    ; 8.276 ;
; SW[13]     ; LEDR[13]    ; 7.646 ;    ;    ; 8.039 ;
; SW[14]     ; LEDR[14]    ; 7.677 ;    ;    ; 8.072 ;
; SW[15]     ; LEDR[15]    ; 9.076 ;    ;    ; 9.509 ;
; SW[16]     ; LEDR[16]    ; 7.667 ;    ;    ; 8.067 ;
; SW[17]     ; LEDR[17]    ; 7.632 ;    ;    ; 8.017 ;
; UART_RXD   ; UART_TXD    ; 7.761 ;    ;    ; 7.637 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.763 ; 3.598 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.427 ; 5.262 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.136 ; 3.971 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.092 ; 3.927 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.443 ; 4.278 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.092 ; 3.927 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.110 ; 3.945 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.110 ; 3.945 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.628 ; 4.463 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.459 ; 4.294 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.459 ; 4.294 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.148 ; 3.983 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.834 ; 4.669 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.148 ; 3.983 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.495 ; 4.330 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.690 ; 4.560 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.459 ; 4.294 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.365 ; 5.200 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.022 ; 4.857 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.332 ; 4.167 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.373 ; 5.208 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.373 ; 5.208 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.703 ; 4.538 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.365 ; 5.200 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.366 ; 5.201 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.459 ; 4.294 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.614 ; 4.449 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.614 ; 4.449 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.614 ; 4.449 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.628 ; 4.463 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.925 ; 4.760 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.628 ; 4.463 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.763 ; 3.598 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.230 ; 3.065 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.828 ; 4.663 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.588 ; 3.423 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.546 ; 3.381 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.883 ; 3.718 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.546 ; 3.381 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.563 ; 3.398 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.563 ; 3.398 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.060 ; 3.895 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.898 ; 3.733 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.898 ; 3.733 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.599 ; 3.434 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.259 ; 4.094 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.599 ; 3.434 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.933 ; 3.768 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.117 ; 3.987 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.898 ; 3.733 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.768 ; 4.603 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.439 ; 4.274 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.776 ; 3.611 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.775 ; 4.610 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.775 ; 4.610 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.133 ; 3.968 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.768 ; 4.603 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.769 ; 4.604 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.898 ; 3.733 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.047 ; 3.882 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.047 ; 3.882 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.047 ; 3.882 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.060 ; 3.895 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.346 ; 4.181 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.060 ; 3.895 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.230 ; 3.065 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.591     ; 3.756     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.202     ; 5.367     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.951     ; 4.116     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.907     ; 4.072     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.251     ; 4.416     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.907     ; 4.072     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.925     ; 4.090     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.925     ; 4.090     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.420     ; 4.585     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.268     ; 4.433     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.268     ; 4.433     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.970     ; 4.135     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.639     ; 4.804     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.970     ; 4.135     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.308     ; 4.473     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.527     ; 4.657     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.268     ; 4.433     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.151     ; 5.316     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.819     ; 4.984     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.141     ; 4.306     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.174     ; 5.339     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.174     ; 5.339     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.530     ; 4.695     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.151     ; 5.316     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.167     ; 5.332     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.268     ; 4.433     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.402     ; 4.567     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.402     ; 4.567     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.402     ; 4.567     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.420     ; 4.585     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.699     ; 4.864     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.420     ; 4.585     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.591     ; 3.756     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.058     ; 3.223     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.605     ; 4.770     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.404     ; 3.569     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.362     ; 3.527     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.692     ; 3.857     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.362     ; 3.527     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.380     ; 3.545     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.380     ; 3.545     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.854     ; 4.019     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.709     ; 3.874     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.709     ; 3.874     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.422     ; 3.587     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.064     ; 4.229     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.422     ; 3.587     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.747     ; 3.912     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.955     ; 4.085     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.709     ; 3.874     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.556     ; 4.721     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.237     ; 4.402     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.586     ; 3.751     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.578     ; 4.743     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.578     ; 4.743     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.960     ; 4.125     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.556     ; 4.721     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.571     ; 4.736     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.709     ; 3.874     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.837     ; 4.002     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.837     ; 4.002     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.837     ; 4.002     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.854     ; 4.019     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.122     ; 4.287     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.854     ; 4.019     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.058     ; 3.223     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.386 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 5.752  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 10.026 ; 0.000         ;
; CLOCK2_50                                      ; 16.981 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.153 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.171 ; 0.000         ;
; CLOCK2_50                                      ; 0.181 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -1.124 ; -50.935       ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 6.275  ; 0.000         ;
; CLOCK2_50                                      ; 15.274 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 0.897 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.717 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.728 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.757  ; 0.000         ;
; CLOCK2_50                                      ; 9.272  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.256 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.752 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.756     ; 2.429      ;
; 5.752 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.756     ; 2.429      ;
; 5.752 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.756     ; 2.429      ;
; 5.816 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 2.358      ;
; 5.816 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 2.358      ;
; 5.816 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 2.358      ;
; 5.816 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 2.358      ;
; 5.834 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 2.340      ;
; 5.834 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 2.340      ;
; 5.834 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 2.340      ;
; 5.834 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 2.340      ;
; 5.845 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.755     ; 2.337      ;
; 5.845 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.755     ; 2.337      ;
; 5.845 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.755     ; 2.337      ;
; 6.004 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.754     ; 2.179      ;
; 6.004 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.754     ; 2.179      ;
; 6.141 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[7] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.753     ; 2.043      ;
; 6.199 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.753     ; 1.985      ;
; 6.199 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.753     ; 1.985      ;
; 6.279 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.753     ; 1.905      ;
; 6.327 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.610      ;
; 6.350 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.587      ;
; 6.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.592      ;
; 6.391 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.546      ;
; 6.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.532      ;
; 6.421 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.516      ;
; 6.428 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.509      ;
; 6.431 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.514      ;
; 6.441 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.496      ;
; 6.464 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.473      ;
; 6.467 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.478      ;
; 6.469 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.468      ;
; 6.471 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.753     ; 1.713      ;
; 6.471 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.753     ; 1.713      ;
; 6.471 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.753     ; 1.713      ;
; 6.495 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.442      ;
; 6.499 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.438      ;
; 6.505 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.432      ;
; 6.505 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.432      ;
; 6.518 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.419      ;
; 6.521 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.424      ;
; 6.528 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.409      ;
; 6.531 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.414      ;
; 6.535 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.402      ;
; 6.547 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.415      ;
; 6.556 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.381      ;
; 6.559 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.378      ;
; 6.562 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.382      ;
; 6.562 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.382      ;
; 6.562 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.382      ;
; 6.569 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.368      ;
; 6.570 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.392      ;
; 6.573 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 3.397      ;
; 6.587 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.350      ;
; 6.588 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.349      ;
; 6.589 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.348      ;
; 6.594 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.343      ;
; 6.599 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]  ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.338      ;
; 6.604 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|WR_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.343      ;
; 6.604 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|WR_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.343      ;
; 6.610 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.335      ;
; 6.610 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.335      ;
; 6.611 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.351      ;
; 6.617 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.320      ;
; 6.620 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.325      ;
; 6.626 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 3.335      ;
; 6.626 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.311      ;
; 6.627 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 3.334      ;
; 6.634 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.303      ;
; 6.640 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.304      ;
; 6.640 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.304      ;
; 6.640 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.304      ;
; 6.641 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.321      ;
; 6.641 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 3.320      ;
; 6.649 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 3.312      ;
; 6.649 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.290      ;
; 6.650 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 3.311      ;
; 6.652 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 3.317      ;
; 6.653 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 3.316      ;
; 6.658 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.279      ;
; 6.661 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]  ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.278      ;
; 6.664 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 3.297      ;
; 6.665 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.272      ;
; 6.666 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.271      ;
; 6.667 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 3.302      ;
; 6.670 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.267      ;
; 6.672 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.267      ;
; 6.675 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.272      ;
; 6.676 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.268      ;
; 6.676 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.268      ;
; 6.676 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.268      ;
; 6.682 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|WR_MASK[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.265      ;
; 6.682 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|WR_MASK[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.265      ;
; 6.684 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 3.277      ;
; 6.684 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mWR        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.263      ;
; 6.684 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]  ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.255      ;
; 6.687 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.260      ;
; 6.688 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]  ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.249      ;
; 6.688 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.257      ;
; 6.688 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.257      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 10.026 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.255     ; 2.206      ;
; 10.137 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.257     ; 2.093      ;
; 10.137 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.257     ; 2.093      ;
; 10.137 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.257     ; 2.093      ;
; 10.137 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.257     ; 2.093      ;
; 10.172 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.255     ; 2.060      ;
; 10.174 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.255     ; 2.058      ;
; 10.174 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.255     ; 2.058      ;
; 10.187 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.255     ; 2.045      ;
; 10.189 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.115     ; 2.151      ;
; 10.189 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.115     ; 2.151      ;
; 10.189 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.115     ; 2.151      ;
; 10.189 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.115     ; 2.151      ;
; 10.189 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.115     ; 2.151      ;
; 10.189 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.115     ; 2.151      ;
; 10.189 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.115     ; 2.151      ;
; 10.189 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.115     ; 2.151      ;
; 10.189 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.115     ; 2.151      ;
; 10.189 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.115     ; 2.151      ;
; 10.189 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.115     ; 2.151      ;
; 10.189 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.115     ; 2.151      ;
; 10.189 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.115     ; 2.151      ;
; 10.197 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.254     ; 2.036      ;
; 10.197 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.254     ; 2.036      ;
; 10.197 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.254     ; 2.036      ;
; 10.197 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.254     ; 2.036      ;
; 10.197 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.254     ; 2.036      ;
; 10.197 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.254     ; 2.036      ;
; 10.197 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.254     ; 2.036      ;
; 10.197 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.254     ; 2.036      ;
; 10.214 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.113     ; 2.128      ;
; 10.214 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.113     ; 2.128      ;
; 10.214 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.113     ; 2.128      ;
; 10.214 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.113     ; 2.128      ;
; 10.214 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.113     ; 2.128      ;
; 10.214 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.113     ; 2.128      ;
; 10.214 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.113     ; 2.128      ;
; 10.214 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.113     ; 2.128      ;
; 10.214 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.113     ; 2.128      ;
; 10.214 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.113     ; 2.128      ;
; 10.214 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.113     ; 2.128      ;
; 10.344 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.255     ; 1.888      ;
; 10.344 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.255     ; 1.888      ;
; 10.344 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.255     ; 1.888      ;
; 10.344 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.255     ; 1.888      ;
; 10.344 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.255     ; 1.888      ;
; 10.347 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.257     ; 1.883      ;
; 10.347 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.257     ; 1.883      ;
; 10.348 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.257     ; 1.882      ;
; 10.353 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.255     ; 1.879      ;
; 10.354 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.257     ; 1.876      ;
; 10.354 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.064     ; 2.069      ;
; 10.354 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.257     ; 1.876      ;
; 10.354 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.257     ; 1.876      ;
; 10.354 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.257     ; 1.876      ;
; 10.354 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.257     ; 1.876      ;
; 10.378 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.255     ; 1.854      ;
; 10.405 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.062     ; 2.020      ;
; 10.492 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.061     ; 1.934      ;
; 10.522 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.257     ; 1.708      ;
; 10.522 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.257     ; 1.708      ;
; 10.522 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.257     ; 1.708      ;
; 10.522 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.257     ; 1.708      ;
; 10.522 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.257     ; 1.708      ;
; 10.527 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.257     ; 1.703      ;
; 10.533 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.257     ; 1.697      ;
; 10.551 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.255     ; 1.681      ;
; 10.558 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.257     ; 1.672      ;
; 10.561 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.075     ; 1.851      ;
; 10.566 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.115     ; 1.828      ;
; 10.593 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.113     ; 1.803      ;
; 10.645 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.007     ; 1.835      ;
; 10.687 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.007     ; 1.793      ;
; 10.702 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.007     ; 1.778      ;
; 10.727 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.257     ; 1.503      ;
; 10.737 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.007     ; 1.743      ;
; 10.741 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.007     ; 1.739      ;
; 10.933 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.022      ; 1.576      ;
; 10.982 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.022      ; 1.527      ;
; 10.985 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.009     ; 1.493      ;
; 10.986 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.007     ; 1.494      ;
; 10.990 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.022      ; 1.519      ;
; 11.041 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.022      ; 1.468      ;
; 11.097 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.022      ; 1.412      ;
; 11.102 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.022      ; 1.407      ;
; 11.135 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.020      ; 1.372      ;
; 11.147 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.020      ; 1.360      ;
; 11.162 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.020      ; 1.345      ;
; 11.223 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.020      ; 1.284      ;
; 11.250 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.020      ; 1.257      ;
; 11.250 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.020      ; 1.257      ;
; 11.255 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.007     ; 1.225      ;
; 11.262 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.020      ; 1.245      ;
; 11.271 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.020      ; 1.236      ;
; 11.290 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.020      ; 1.217      ;
; 11.301 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.020      ; 1.206      ;
; 22.387 ; VGA_Controller:u1|V_Cont[3]                                                                                                                               ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.027     ; 2.573      ;
; 22.388 ; VGA_Controller:u1|V_Cont[3]                                                                                                                               ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.027     ; 2.572      ;
; 22.388 ; VGA_Controller:u1|V_Cont[3]                                                                                                                               ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.027     ; 2.572      ;
; 22.389 ; VGA_Controller:u1|V_Cont[3]                                                                                                                               ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.027     ; 2.571      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.981 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.965      ;
; 17.047 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.899      ;
; 17.070 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.876      ;
; 17.106 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.840      ;
; 17.151 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.795      ;
; 17.229 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.718      ;
; 17.293 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.653      ;
; 17.295 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.652      ;
; 17.303 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.644      ;
; 17.311 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.635      ;
; 17.318 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.629      ;
; 17.326 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.620      ;
; 17.328 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.618      ;
; 17.350 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.596      ;
; 17.352 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.595      ;
; 17.367 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.579      ;
; 17.369 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.578      ;
; 17.385 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.561      ;
; 17.392 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.554      ;
; 17.392 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.555      ;
; 17.393 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.553      ;
; 17.399 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.548      ;
; 17.406 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.539      ;
; 17.414 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.532      ;
; 17.415 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.531      ;
; 17.415 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.531      ;
; 17.417 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.528      ;
; 17.428 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.519      ;
; 17.446 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.493      ;
; 17.446 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.493      ;
; 17.446 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.493      ;
; 17.446 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.493      ;
; 17.446 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.493      ;
; 17.446 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.493      ;
; 17.446 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.493      ;
; 17.446 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.493      ;
; 17.449 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.490      ;
; 17.449 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.490      ;
; 17.449 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.490      ;
; 17.449 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.490      ;
; 17.449 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.490      ;
; 17.449 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.490      ;
; 17.449 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.490      ;
; 17.449 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.490      ;
; 17.451 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.495      ;
; 17.451 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.495      ;
; 17.454 ; I2C_CCD_Config:u8|senosr_exposure[10] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.493      ;
; 17.459 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.487      ;
; 17.471 ; I2C_CCD_Config:u8|senosr_exposure[12] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.475      ;
; 17.473 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.474      ;
; 17.474 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.472      ;
; 17.482 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.464      ;
; 17.482 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.462      ;
; 17.482 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.462      ;
; 17.482 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.462      ;
; 17.482 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.462      ;
; 17.482 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.462      ;
; 17.482 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.462      ;
; 17.482 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.462      ;
; 17.482 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.462      ;
; 17.488 ; I2C_CCD_Config:u8|senosr_exposure[12] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.458      ;
; 17.490 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.455      ;
; 17.496 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.450      ;
; 17.510 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.436      ;
; 17.510 ; I2C_CCD_Config:u8|senosr_exposure[12] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.436      ;
; 17.511 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.428      ;
; 17.511 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.428      ;
; 17.511 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.428      ;
; 17.511 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.428      ;
; 17.511 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.428      ;
; 17.511 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.428      ;
; 17.511 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.428      ;
; 17.511 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.428      ;
; 17.517 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.429      ;
; 17.518 ; I2C_CCD_Config:u8|senosr_exposure[9]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.428      ;
; 17.520 ; I2C_CCD_Config:u8|senosr_exposure[10] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.427      ;
; 17.527 ; I2C_CCD_Config:u8|senosr_exposure[12] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.419      ;
; 17.539 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.407      ;
; 17.541 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.406      ;
; 17.543 ; I2C_CCD_Config:u8|senosr_exposure[10] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.404      ;
; 17.555 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.391      ;
; 17.557 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 2.381      ;
; 17.557 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 2.381      ;
; 17.557 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 2.381      ;
; 17.557 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 2.381      ;
; 17.557 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 2.381      ;
; 17.557 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 2.381      ;
; 17.560 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 2.378      ;
; 17.560 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 2.378      ;
; 17.560 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 2.378      ;
; 17.560 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 2.378      ;
; 17.560 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 2.378      ;
; 17.560 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 2.378      ;
; 17.561 ; I2C_CCD_Config:u8|combo_cnt[11]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.383      ;
; 17.561 ; I2C_CCD_Config:u8|combo_cnt[11]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.383      ;
; 17.561 ; I2C_CCD_Config:u8|combo_cnt[11]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.383      ;
; 17.561 ; I2C_CCD_Config:u8|combo_cnt[11]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.383      ;
; 17.561 ; I2C_CCD_Config:u8|combo_cnt[11]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.383      ;
; 17.561 ; I2C_CCD_Config:u8|combo_cnt[11]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.383      ;
; 17.561 ; I2C_CCD_Config:u8|combo_cnt[11]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.383      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.153 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.485      ;
; 0.153 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.484      ;
; 0.153 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.484      ;
; 0.157 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.488      ;
; 0.159 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.491      ;
; 0.160 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.492      ;
; 0.164 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.496      ;
; 0.165 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.496      ;
; 0.165 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.496      ;
; 0.167 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.499      ;
; 0.167 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.499      ;
; 0.171 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.503      ;
; 0.181 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|mADDR[8]                                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|command:u_command|WE_N                                                                                                                                               ; Sdram_Control:u7|WE_N                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|command:u_command|RAS_N                                                                                                                                              ; Sdram_Control:u7|RAS_N                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                        ; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                                        ; Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[0]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; Sdram_Control:u7|BA[1]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; Sdram_Control:u7|BA[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                              ; Sdram_Control:u7|SA[6]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[5]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_done                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Sdram_Control:u7|command:u_command|SA[0]                                                                                                                                              ; Sdram_Control:u7|SA[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ; Sdram_Control:u7|SA[4]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.196 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.480      ;
; 0.198 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 0.498      ;
; 0.200 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Sdram_Control:u7|command:u_command|command_delay[0]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_done                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.171 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.315      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.316      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.317      ;
; 0.196 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.183      ; 0.483      ;
; 0.199 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.325      ;
; 0.201 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.183      ; 0.489      ;
; 0.205 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.183      ; 0.492      ;
; 0.205 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.183      ; 0.492      ;
; 0.206 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.183      ; 0.493      ;
; 0.207 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.183      ; 0.494      ;
; 0.207 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.183      ; 0.494      ;
; 0.207 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.183      ; 0.494      ;
; 0.212 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.183      ; 0.499      ;
; 0.214 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.183      ; 0.501      ;
; 0.215 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.183      ; 0.502      ;
; 0.217 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.183      ; 0.504      ;
; 0.233 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.183      ; 0.520      ;
; 0.246 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.372      ;
; 0.246 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.372      ;
; 0.253 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.387      ;
; 0.254 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.388      ;
; 0.255 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.389      ;
; 0.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.384      ;
; 0.261 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.397      ;
; 0.261 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.397      ;
; 0.262 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.389      ;
; 0.266 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.393      ;
; 0.268 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.394      ;
; 0.269 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.229      ; 0.582      ;
; 0.273 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.399      ;
; 0.274 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.400      ;
; 0.277 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.403      ;
; 0.279 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.405      ;
; 0.279 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.405      ;
; 0.280 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.406      ;
; 0.282 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.408      ;
; 0.283 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.419      ;
; 0.283 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.419      ;
; 0.285 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.421      ;
; 0.286 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.412      ;
; 0.286 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.422      ;
; 0.286 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.422      ;
; 0.287 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.423      ;
; 0.287 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.423      ;
; 0.288 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.424      ;
; 0.289 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.425      ;
; 0.289 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.425      ;
; 0.290 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.426      ;
; 0.290 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.426      ;
; 0.290 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.426      ;
; 0.290 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.426      ;
; 0.291 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.427      ;
; 0.291 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.427      ;
; 0.291 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.427      ;
; 0.291 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.427      ;
; 0.292 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.428      ;
; 0.292 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.428      ;
; 0.293 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.429      ;
; 0.293 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.429      ;
; 0.294 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.430      ;
; 0.295 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.431      ;
; 0.298 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.434      ;
; 0.299 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.425      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.314      ;
; 0.201 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.257 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.382      ;
; 0.263 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.388      ;
; 0.288 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.414      ;
; 0.291 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.298 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.428      ;
; 0.305 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.431      ;
; 0.435 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 0.565      ;
; 0.437 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.563      ;
; 0.440 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.566      ;
; 0.441 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.565      ;
; 0.441 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.565      ;
; 0.441 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.565      ;
; 0.441 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.565      ;
; 0.441 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.565      ;
; 0.441 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.565      ;
; 0.441 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.565      ;
; 0.441 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.565      ;
; 0.441 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.565      ;
; 0.441 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.565      ;
; 0.441 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.565      ;
; 0.441 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.565      ;
; 0.441 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.565      ;
; 0.441 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.566      ;
; 0.441 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.566      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                              ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -1.124 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.788     ; 1.773      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.780      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.780      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.780      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.780      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.780      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.780      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.780      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.780      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.780      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.780      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.780      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.780      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.780      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.572     ; 1.773      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.572     ; 1.773      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.572     ; 1.773      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.572     ; 1.773      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.572     ; 1.773      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.572     ; 1.773      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.572     ; 1.773      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.572     ; 1.773      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.572     ; 1.773      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.572     ; 1.773      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.572     ; 1.773      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.572     ; 1.773      ;
; -0.908 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.572     ; 1.773      ;
; -0.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.798      ;
; -0.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.798      ;
; -0.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.798      ;
; -0.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.798      ;
; -0.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.798      ;
; -0.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.798      ;
; -0.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.798      ;
; -0.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.798      ;
; -0.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.798      ;
; -0.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.798      ;
; -0.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.798      ;
; -0.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.798      ;
; -0.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.798      ;
; -0.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.798      ;
; -0.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.798      ;
; -0.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.798      ;
; -0.903 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.568     ; 1.772      ;
; -0.903 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.568     ; 1.772      ;
; -0.903 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.568     ; 1.772      ;
; -0.903 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.568     ; 1.772      ;
; -0.903 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.568     ; 1.772      ;
; -0.903 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.568     ; 1.772      ;
; -0.903 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.568     ; 1.772      ;
; -0.903 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.568     ; 1.772      ;
; -0.903 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.568     ; 1.772      ;
; -0.903 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.568     ; 1.772      ;
; -0.903 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.568     ; 1.772      ;
; -0.903 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.568     ; 1.772      ;
; -0.903 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.568     ; 1.772      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.620     ; 2.011      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.620     ; 2.011      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.620     ; 2.011      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.620     ; 2.011      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.620     ; 2.011      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.620     ; 2.011      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.620     ; 2.011      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.620     ; 2.011      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.620     ; 2.011      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.620     ; 2.011      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.620     ; 2.011      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.620     ; 2.011      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.620     ; 2.011      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.618     ; 2.013      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.618     ; 2.013      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.618     ; 2.013      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.618     ; 2.013      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.618     ; 2.013      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.618     ; 2.013      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.618     ; 2.013      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.618     ; 2.013      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.618     ; 2.013      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.618     ; 2.013      ;
; 1.274  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.618     ; 2.013      ;
; 1.310  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.620     ; 2.029      ;
; 1.310  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.618     ; 2.031      ;
; 1.354  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.821      ;
; 1.354  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.821      ;
; 1.354  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.821      ;
; 1.354  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.821      ;
; 1.354  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.821      ;
; 1.354  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.821      ;
; 1.354  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.821      ;
; 1.354  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.821      ;
; 1.354  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.821      ;
; 1.354  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.821      ;
; 1.354  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.821      ;
; 1.354  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.821      ;
; 1.354  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.821      ;
; 1.354  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.821      ;
; 1.354  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.821      ;
; 1.354  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.821      ;
; 1.354  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.821      ;
; 1.354  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.821      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.995      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 1.984      ;
; 6.311 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 2.013      ;
; 6.322 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.635     ; 2.002      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 1.820      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 1.820      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 1.820      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 1.820      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 1.820      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 1.820      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 1.820      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 1.820      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 1.820      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 1.820      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 1.820      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 1.820      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 1.820      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 1.820      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.816      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.816      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.816      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.816      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.816      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.816      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.816      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.816      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.816      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.816      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 1.816      ;
; 6.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.807      ;
; 6.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.807      ;
; 6.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.807      ;
; 6.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.807      ;
; 6.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.807      ;
; 6.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.807      ;
; 6.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.807      ;
; 6.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.807      ;
; 6.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.807      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.274 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.517     ; 4.196      ;
; 16.084 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.831      ;
; 16.084 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.831      ;
; 16.084 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.831      ;
; 16.084 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.831      ;
; 16.084 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.831      ;
; 16.084 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.831      ;
; 16.084 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.831      ;
; 16.084 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.831      ;
; 16.084 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.831      ;
; 16.084 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.831      ;
; 16.084 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.831      ;
; 16.084 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.831      ;
; 16.084 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.831      ;
; 16.084 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.831      ;
; 16.084 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.831      ;
; 16.084 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.831      ;
; 16.544 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.491     ; 2.952      ;
; 16.547 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.491     ; 2.949      ;
; 16.580 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.486     ; 2.921      ;
; 16.609 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.491     ; 2.887      ;
; 16.659 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.486     ; 2.842      ;
; 16.663 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.486     ; 2.838      ;
; 16.663 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.486     ; 2.838      ;
; 16.681 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.491     ; 2.815      ;
; 16.723 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.486     ; 2.778      ;
; 16.724 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.486     ; 2.777      ;
; 16.725 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.486     ; 2.776      ;
; 16.728 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.486     ; 2.773      ;
; 16.790 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.486     ; 2.711      ;
; 16.798 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.486     ; 2.703      ;
; 16.799 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.486     ; 2.702      ;
; 16.862 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.486     ; 2.639      ;
; 17.112 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.491     ; 2.384      ;
; 17.146 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.491     ; 2.350      ;
; 17.150 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.491     ; 2.346      ;
; 17.187 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.491     ; 2.309      ;
; 17.210 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.491     ; 2.286      ;
; 17.243 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.491     ; 2.253      ;
; 17.265 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.491     ; 2.231      ;
; 17.283 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.491     ; 2.213      ;
; 17.437 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.519      ;
; 17.437 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.519      ;
; 17.437 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.519      ;
; 17.437 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.519      ;
; 17.437 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.519      ;
; 17.437 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.519      ;
; 17.437 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.519      ;
; 17.437 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.519      ;
; 17.437 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.519      ;
; 17.437 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.519      ;
; 17.437 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.519      ;
; 17.437 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.519      ;
; 17.437 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.519      ;
; 17.437 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.519      ;
; 17.437 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.519      ;
; 17.437 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.519      ;
; 17.440 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.516      ;
; 17.440 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.516      ;
; 17.440 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.516      ;
; 17.440 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.516      ;
; 17.440 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.516      ;
; 17.440 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.516      ;
; 17.440 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.516      ;
; 17.440 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.516      ;
; 17.440 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.516      ;
; 17.440 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.516      ;
; 17.440 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.516      ;
; 17.440 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.516      ;
; 17.440 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.516      ;
; 17.440 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.516      ;
; 17.440 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.516      ;
; 17.440 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.516      ;
; 17.473 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.488      ;
; 17.473 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.488      ;
; 17.473 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.488      ;
; 17.473 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.488      ;
; 17.473 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.488      ;
; 17.473 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.488      ;
; 17.473 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.488      ;
; 17.473 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.488      ;
; 17.473 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.488      ;
; 17.473 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.488      ;
; 17.473 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.488      ;
; 17.473 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.488      ;
; 17.473 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.488      ;
; 17.473 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.488      ;
; 17.473 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.488      ;
; 17.473 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.488      ;
; 17.502 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.454      ;
; 17.502 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.454      ;
; 17.502 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.454      ;
; 17.502 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.454      ;
; 17.502 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.454      ;
; 17.502 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.454      ;
; 17.502 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.454      ;
; 17.502 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.454      ;
; 17.502 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.454      ;
; 17.502 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.454      ;
; 17.502 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.454      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                   ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.897 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.032      ;
; 0.897 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.032      ;
; 0.897 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.032      ;
; 0.897 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.032      ;
; 0.897 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.032      ;
; 0.897 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.032      ;
; 0.897 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.032      ;
; 0.897 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.032      ;
; 0.897 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.032      ;
; 0.897 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.032      ;
; 0.897 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.032      ;
; 0.897 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.032      ;
; 0.897 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.032      ;
; 0.897 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.032      ;
; 0.897 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.032      ;
; 0.897 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.032      ;
; 1.036 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.171      ;
; 1.036 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.171      ;
; 1.036 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.171      ;
; 1.036 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.171      ;
; 1.036 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.171      ;
; 1.036 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.171      ;
; 1.036 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.171      ;
; 1.036 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.171      ;
; 1.036 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.171      ;
; 1.036 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.171      ;
; 1.036 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.171      ;
; 1.036 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.171      ;
; 1.036 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.171      ;
; 1.036 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.171      ;
; 1.036 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.171      ;
; 1.036 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.171      ;
; 1.192 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.328      ;
; 1.192 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.328      ;
; 1.192 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.328      ;
; 1.192 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.328      ;
; 1.192 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.328      ;
; 1.192 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.328      ;
; 1.192 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.328      ;
; 1.192 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.328      ;
; 1.192 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.328      ;
; 1.192 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.328      ;
; 1.192 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.328      ;
; 1.192 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.328      ;
; 1.192 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.328      ;
; 1.192 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.328      ;
; 1.192 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.328      ;
; 1.192 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.328      ;
; 1.403 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.539      ;
; 1.403 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.539      ;
; 1.403 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.539      ;
; 1.403 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.539      ;
; 1.403 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.539      ;
; 1.403 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.539      ;
; 1.403 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.539      ;
; 1.403 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.539      ;
; 1.403 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.539      ;
; 1.403 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.539      ;
; 1.403 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.539      ;
; 1.403 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.539      ;
; 1.403 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.539      ;
; 1.403 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.539      ;
; 1.403 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.539      ;
; 1.403 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.539      ;
; 1.432 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.568      ;
; 1.432 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.568      ;
; 1.432 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.568      ;
; 1.432 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.568      ;
; 1.432 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.568      ;
; 1.432 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.568      ;
; 1.432 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.568      ;
; 1.432 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.568      ;
; 1.432 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.568      ;
; 1.432 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.568      ;
; 1.432 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.568      ;
; 1.432 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.568      ;
; 1.432 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.568      ;
; 1.432 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.568      ;
; 1.432 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.568      ;
; 1.432 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.568      ;
; 1.461 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.597      ;
; 1.461 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.597      ;
; 1.461 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.597      ;
; 1.461 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.597      ;
; 1.461 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.597      ;
; 1.461 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.597      ;
; 1.461 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.597      ;
; 1.461 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.597      ;
; 1.461 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.597      ;
; 1.461 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.597      ;
; 1.461 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.597      ;
; 1.461 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.597      ;
; 1.461 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.597      ;
; 1.461 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.597      ;
; 1.461 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.597      ;
; 1.461 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.597      ;
; 1.504 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.640      ;
; 1.504 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.640      ;
; 1.504 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.640      ;
; 1.504 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 1.640      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.274     ; 1.627      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.239     ; 1.666      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.256     ; 1.657      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.256     ; 1.657      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.256     ; 1.657      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.256     ; 1.657      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.256     ; 1.657      ;
; 2.742 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.252     ; 1.674      ;
; 2.742 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.252     ; 1.674      ;
; 2.742 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.252     ; 1.674      ;
; 2.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.644      ;
; 2.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.644      ;
; 2.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.644      ;
; 2.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.644      ;
; 2.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.644      ;
; 2.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.644      ;
; 2.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.644      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.627      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.472     ; 1.631      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.478     ; 1.625      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.629      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.472     ; 1.631      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.472     ; 1.631      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.629      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.629      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.629      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.472     ; 1.631      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.629      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.478     ; 1.625      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.629      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.629      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.629      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.629      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.644      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.644      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.644      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.644      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.629      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.629      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.472     ; 1.631      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.472     ; 1.631      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.472     ; 1.631      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.472     ; 1.631      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.629      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.472     ; 1.631      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.644      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.644      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.629      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.472     ; 1.631      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.472     ; 1.631      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.629      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.629      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.472     ; 1.631      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.472     ; 1.631      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.629      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.472     ; 1.631      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.627      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.627      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.627      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.627      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.627      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.627      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.627      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.627      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.627      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.627      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.627      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.627      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.627      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.644      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.627      ;
; 2.920 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.477     ; 1.627      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.668      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.669      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.671      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.668      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.668      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.668      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.671      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.668      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.666      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.668      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.668      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.671      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.671      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.668      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.668      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.668      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.668      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.671      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.671      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.669      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.669      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.671      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.671      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.669      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.669      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.671      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.671      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.669      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.243     ; 1.669      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.241     ; 1.672      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.241     ; 1.672      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.245     ; 1.668      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.245     ; 1.668      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.245     ; 1.668      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.245     ; 1.668      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.241     ; 1.672      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.241     ; 1.672      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.241     ; 1.672      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.241     ; 1.672      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.241     ; 1.672      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.241     ; 1.672      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.241     ; 1.672      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.241     ; 1.672      ;
; 2.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.255     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.673      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.931 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.671      ;
; 2.932 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.674      ;
; 2.932 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.674      ;
; 2.932 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.674      ;
; 2.932 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.674      ;
; 2.932 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.674      ;
; 2.932 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.674      ;
; 2.932 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.674      ;
; 2.932 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.442     ; 1.674      ;
; 2.967 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.303     ; 1.868      ;
; 2.967 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.301     ; 1.870      ;
; 2.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.304     ; 1.876      ;
; 2.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.304     ; 1.876      ;
; 2.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.304     ; 1.876      ;
; 2.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.304     ; 1.876      ;
; 2.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.304     ; 1.876      ;
; 2.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.304     ; 1.876      ;
; 2.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.304     ; 1.876      ;
; 2.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.304     ; 1.876      ;
; 2.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.304     ; 1.876      ;
; 2.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.304     ; 1.876      ;
; 2.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.304     ; 1.876      ;
; 2.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.304     ; 1.876      ;
; 2.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.304     ; 1.876      ;
; 2.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.302     ; 1.878      ;
; 2.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.302     ; 1.878      ;
; 2.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.302     ; 1.878      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_we_reg        ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_we_reg        ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                             ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]              ;
; 9.308 ; 9.492        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                       ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                       ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                       ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                       ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                        ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                      ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                       ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                      ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                      ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oRequest                                                                                                                                                         ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                        ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                        ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                        ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                        ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                        ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                        ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                        ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                        ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ;
; 12.275 ; 12.505       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ;
; 12.275 ; 12.505       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ;
; 12.275 ; 12.505       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ;
; 12.275 ; 12.505       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ;
; 12.275 ; 12.505       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ;
; 12.275 ; 12.505       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ;
; 12.275 ; 12.505       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ;
; 12.275 ; 12.505       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 2.460 ; 3.326 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 2.460 ; 3.326 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 2.200 ; 3.082 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 2.200 ; 3.082 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.832 ; 3.664 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.367 ; 3.126 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.711 ; 3.517 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.519 ; 3.311 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.566 ; 3.366 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.442 ; 3.219 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.600 ; 3.382 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.776 ; 3.600 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.729 ; 3.563 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.799 ; 3.634 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.676 ; 3.490 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.832 ; 3.655 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.759 ; 3.595 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.761 ; 3.598 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.645 ; 3.444 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.688 ; 3.508 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.660 ; 3.470 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.831 ; 3.664 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.665 ; 3.484 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.794 ; 3.627 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.566 ; 3.371 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.595 ; 3.407 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.605 ; 3.423 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.541 ; 3.338 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.498 ; 3.294 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.511 ; 3.312 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.650 ; 3.446 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 3.777 ; 4.741 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 3.777 ; 4.741 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.313 ; -2.219 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.313 ; -2.219 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.041 ; -1.869 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.041 ; -1.869 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -1.951 ; -2.697 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -1.951 ; -2.697 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -2.282 ; -3.073 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -2.096 ; -2.872 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -2.142 ; -2.927 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -2.022 ; -2.786 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -2.179 ; -2.953 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -2.348 ; -3.163 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -2.296 ; -3.114 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -2.365 ; -3.184 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.247 ; -3.045 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -2.400 ; -3.214 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -2.327 ; -3.146 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -2.328 ; -3.148 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -2.222 ; -3.012 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -2.258 ; -3.063 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -2.231 ; -3.026 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.400 ; -3.224 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -2.236 ; -3.039 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -2.364 ; -3.187 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -2.139 ; -2.929 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -2.166 ; -2.963 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -2.177 ; -2.979 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -2.117 ; -2.899 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -2.072 ; -2.853 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -2.086 ; -2.872 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -2.226 ; -3.013 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -2.930 ; -3.880 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -2.930 ; -3.880 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 5.355  ; 5.631  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.698  ; 4.623  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.020  ; 3.123  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.306  ; 2.319  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.564  ; 2.623  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.404  ; 2.465  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.691  ; 2.750  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.601  ; 2.664  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 3.020  ; 3.123  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.541  ; 2.624  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.620  ; 2.722  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.605  ; 2.664  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.407  ; 2.446  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.223  ; 2.260  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.842  ; 2.938  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.465  ; 2.537  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.465  ; 2.537  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.204  ; 2.210  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.567  ; 2.629  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.519  ; 2.584  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.223  ; 2.228  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.771  ; 6.032  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 5.771  ; 6.032  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 5.009  ; 5.140  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 5.101  ; 5.225  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 5.435  ; 5.609  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 4.710  ; 4.788  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 4.744  ; 4.854  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 4.983  ; 5.122  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 4.926  ; 5.024  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 5.504  ; 5.720  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 4.709  ; 4.741  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 4.486  ; 4.543  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 5.006  ; 5.122  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 5.065  ; 5.154  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 5.448  ; 5.537  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 5.622  ; 5.780  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 5.440  ; 5.554  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 5.120  ; 5.229  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 5.119  ; 5.175  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 4.813  ; 4.845  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 5.043  ; 5.195  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 5.276  ; 5.348  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 5.460  ; 5.659  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 4.886  ; 4.968  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 5.450  ; 5.654  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 4.869  ; 4.917  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 4.874  ; 4.969  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 5.330  ; 5.403  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 4.697  ; 4.774  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 4.676  ; 4.775  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 4.976  ; 5.104  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 4.695  ; 4.769  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 4.538  ; 4.598  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.902  ; 3.019  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 2.082  ; 2.065  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.902  ; 3.019  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.723  ; 2.789  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.458  ; 2.532  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.363  ; 2.403  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.693  ; 2.767  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.410 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.443 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.534  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.502  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.514  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 3.923  ; 4.130  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.808  ; 2.891  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.958  ; 3.050  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.895  ; 3.001  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 3.131  ; 3.270  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 3.511  ; 3.653  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 3.059  ; 3.148  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 3.923  ; 4.130  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 3.106  ; 3.210  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 3.001  ; 3.116  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.482  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 4.363  ; 4.636  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 3.227  ; 3.381  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 4.042  ; 4.279  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 4.363  ; 4.636  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.944  ; 3.044  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 4.161  ; 4.383  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.177  ; 4.409  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 3.082  ; 3.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 3.323  ; 3.463  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 3.211  ; 3.381  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 4.097  ; 4.334  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 3.354  ; 3.532  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.992  ; 3.110  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 3.724  ; 3.940  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 3.257  ; 3.430  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.097  ; 4.334  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.658  ; 2.724  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 3.722  ; 3.952  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 3.098  ; 3.220  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 2.911  ; 3.009  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 5.164  ; 5.427  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.537  ; 4.463  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 1.902  ; 1.936  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 1.985  ; 1.995  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.233  ; 2.287  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.076  ; 2.132  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.355  ; 2.410  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.269  ; 2.327  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.670  ; 2.767  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.208  ; 2.286  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.283  ; 2.380  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.273  ; 2.327  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.082  ; 2.117  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 1.902  ; 1.936  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.500  ; 2.590  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 1.887  ; 1.890  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.135  ; 2.202  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 1.887  ; 1.890  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.236  ; 2.293  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.190  ; 2.250  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 1.906  ; 1.908  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.970  ; 3.074  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 4.117  ; 4.385  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.643  ; 3.835  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 3.738  ; 3.920  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.963  ; 4.187  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.300  ; 3.462  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 3.297  ; 3.460  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.611  ; 3.805  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 3.576  ; 3.748  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 3.894  ; 4.141  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.022  ; 3.136  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 2.970  ; 3.074  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 3.394  ; 3.538  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 3.618  ; 3.784  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.732  ; 3.899  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.949  ; 4.193  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.714  ; 3.910  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.529  ; 3.694  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.123  ; 3.258  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 2.980  ; 3.085  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.450  ; 3.642  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.611  ; 3.782  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.936  ; 4.177  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.134  ; 3.259  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.619  ; 3.834  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.307  ; 3.452  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.414  ; 3.556  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.630  ; 3.825  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.245  ; 3.372  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 3.051  ; 3.158  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 3.530  ; 3.714  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.244  ; 3.371  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.113  ; 3.229  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 1.771  ; 1.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 1.771  ; 1.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.558  ; 2.668  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.386  ; 2.447  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.128  ; 2.197  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.040  ; 2.076  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.358  ; 2.425  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.696 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.729 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.463  ; 2.541  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.463  ; 2.541  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.607  ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.546  ; 2.645  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.773  ; 2.904  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 3.138  ; 3.272  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.703  ; 2.786  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 3.532  ; 3.728  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.748  ; 2.846  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.646  ; 2.754  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.591  ; 2.685  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 2.863  ; 3.010  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 3.645  ; 3.871  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 3.955  ; 4.214  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.591  ; 2.685  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 3.762  ; 3.972  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 3.777  ; 3.998  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.724  ; 2.830  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.956  ; 3.089  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 2.848  ; 3.008  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.318  ; 2.378  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.985  ; 3.154  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.638  ; 2.749  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 3.341  ; 3.547  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.892  ; 3.056  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 3.699  ; 3.924  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.318  ; 2.378  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 3.339  ; 3.558  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.739  ; 2.854  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 2.562  ; 2.654  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.542 ;    ;    ; 5.447 ;
; SW[1]      ; LEDR[1]     ; 4.386 ;    ;    ; 5.282 ;
; SW[2]      ; LEDR[2]     ; 4.414 ;    ;    ; 5.295 ;
; SW[3]      ; LEDR[3]     ; 4.364 ;    ;    ; 5.233 ;
; SW[4]      ; LEDR[4]     ; 4.352 ;    ;    ; 5.234 ;
; SW[5]      ; LEDR[5]     ; 4.448 ;    ;    ; 5.360 ;
; SW[6]      ; LEDR[6]     ; 4.655 ;    ;    ; 5.591 ;
; SW[7]      ; LEDR[7]     ; 4.488 ;    ;    ; 5.402 ;
; SW[8]      ; LEDR[8]     ; 4.585 ;    ;    ; 5.514 ;
; SW[9]      ; LEDR[9]     ; 5.306 ;    ;    ; 6.260 ;
; SW[10]     ; LEDR[10]    ; 4.792 ;    ;    ; 5.759 ;
; SW[11]     ; LEDR[11]    ; 4.764 ;    ;    ; 5.725 ;
; SW[12]     ; LEDR[12]    ; 4.740 ;    ;    ; 5.693 ;
; SW[13]     ; LEDR[13]    ; 4.593 ;    ;    ; 5.535 ;
; SW[14]     ; LEDR[14]    ; 4.611 ;    ;    ; 5.557 ;
; SW[15]     ; LEDR[15]    ; 5.647 ;    ;    ; 6.660 ;
; SW[16]     ; LEDR[16]    ; 4.600 ;    ;    ; 5.548 ;
; SW[17]     ; LEDR[17]    ; 4.576 ;    ;    ; 5.516 ;
; UART_RXD   ; UART_TXD    ; 5.160 ;    ;    ; 5.633 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.385 ;    ;    ; 5.278 ;
; SW[1]      ; LEDR[1]     ; 4.234 ;    ;    ; 5.118 ;
; SW[2]      ; LEDR[2]     ; 4.260 ;    ;    ; 5.130 ;
; SW[3]      ; LEDR[3]     ; 4.212 ;    ;    ; 5.070 ;
; SW[4]      ; LEDR[4]     ; 4.200 ;    ;    ; 5.070 ;
; SW[5]      ; LEDR[5]     ; 4.293 ;    ;    ; 5.192 ;
; SW[6]      ; LEDR[6]     ; 4.493 ;    ;    ; 5.415 ;
; SW[7]      ; LEDR[7]     ; 4.331 ;    ;    ; 5.233 ;
; SW[8]      ; LEDR[8]     ; 4.423 ;    ;    ; 5.338 ;
; SW[9]      ; LEDR[9]     ; 5.153 ;    ;    ; 6.095 ;
; SW[10]     ; LEDR[10]    ; 4.622 ;    ;    ; 5.574 ;
; SW[11]     ; LEDR[11]    ; 4.595 ;    ;    ; 5.542 ;
; SW[12]     ; LEDR[12]    ; 4.573 ;    ;    ; 5.511 ;
; SW[13]     ; LEDR[13]    ; 4.431 ;    ;    ; 5.359 ;
; SW[14]     ; LEDR[14]    ; 4.448 ;    ;    ; 5.380 ;
; SW[15]     ; LEDR[15]    ; 5.479 ;    ;    ; 6.478 ;
; SW[16]     ; LEDR[16]    ; 4.437 ;    ;    ; 5.371 ;
; SW[17]     ; LEDR[17]    ; 4.414 ;    ;    ; 5.339 ;
; UART_RXD   ; UART_TXD    ; 5.039 ;    ;    ; 5.502 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.138 ; 2.045 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.046 ; 2.953 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.344 ; 2.251 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.309 ; 2.216 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.504 ; 2.411 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.309 ; 2.216 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.325 ; 2.232 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.325 ; 2.232 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.577 ; 2.484 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.519 ; 2.426 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.519 ; 2.426 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.347 ; 2.254 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.726 ; 2.633 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.347 ; 2.254 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.540 ; 2.447 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.612 ; 2.547 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.519 ; 2.426 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.987 ; 2.894 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.800 ; 2.707 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.427 ; 2.334 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.988 ; 2.895 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.988 ; 2.895 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.629 ; 2.536 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.987 ; 2.894 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.981 ; 2.888 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.519 ; 2.426 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.565 ; 2.472 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.565 ; 2.472 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.565 ; 2.472 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.577 ; 2.484 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.737 ; 2.644 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.577 ; 2.484 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.138 ; 2.045 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 1.831 ; 1.738 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.703 ; 2.610 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.028 ; 1.935 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 1.995 ; 1.902 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.182 ; 2.089 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 1.995 ; 1.902 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.010 ; 1.917 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.010 ; 1.917 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.252 ; 2.159 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.196 ; 2.103 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.196 ; 2.103 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.031 ; 1.938 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.395 ; 2.302 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.031 ; 1.938 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.216 ; 2.123 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.282 ; 2.217 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.196 ; 2.103 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.645 ; 2.552 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.466 ; 2.373 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.108 ; 2.015 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.646 ; 2.553 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.646 ; 2.553 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.302 ; 2.209 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.645 ; 2.552 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.640 ; 2.547 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.196 ; 2.103 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.241 ; 2.148 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.241 ; 2.148 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.241 ; 2.148 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.252 ; 2.159 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.406 ; 2.313 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.252 ; 2.159 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 1.831 ; 1.738 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.101     ; 2.194     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.136     ; 3.229     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.338     ; 2.431     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.300     ; 2.393     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.525     ; 2.618     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.300     ; 2.393     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.318     ; 2.411     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.318     ; 2.411     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.611     ; 2.704     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.541     ; 2.634     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.541     ; 2.634     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.347     ; 2.440     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.783     ; 2.876     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.347     ; 2.440     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.569     ; 2.662     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.688     ; 2.753     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.541     ; 2.634     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.076     ; 3.169     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.866     ; 2.959     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.444     ; 2.537     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.093     ; 3.186     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.093     ; 3.186     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.678     ; 2.771     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.076     ; 3.169     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.086     ; 3.179     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.541     ; 2.634     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.597     ; 2.690     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.597     ; 2.690     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.597     ; 2.690     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.611     ; 2.704     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.789     ; 2.882     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.611     ; 2.704     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.101     ; 2.194     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 1.791     ; 1.884     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.785     ; 2.878     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.018     ; 2.111     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 1.982     ; 2.075     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.198     ; 2.291     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 1.982     ; 2.075     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.000     ; 2.093     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.000     ; 2.093     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.281     ; 2.374     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.214     ; 2.307     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.214     ; 2.307     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.028     ; 2.121     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.446     ; 2.539     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.028     ; 2.121     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.240     ; 2.333     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.353     ; 2.418     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.214     ; 2.307     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.728     ; 2.821     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.525     ; 2.618     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.120     ; 2.213     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.744     ; 2.837     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.744     ; 2.837     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.345     ; 2.438     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.728     ; 2.821     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.737     ; 2.830     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.214     ; 2.307     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.268     ; 2.361     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.268     ; 2.361     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.268     ; 2.361     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.281     ; 2.374     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.451     ; 2.544     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.281     ; 2.374     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 1.791     ; 1.884     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 16.968 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 1.912  ; 0.153 ; -4.181   ; 0.897   ; 4.683               ;
;  CLOCK2_50                                      ; 13.957 ; 0.181 ; 11.180   ; 0.897   ; 9.272               ;
;  CLOCK3_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  u6|altpll_component|auto_generated|pll1|clk[0] ; 1.912  ; 0.153 ; 3.114    ; 2.717   ; 4.683               ;
;  u6|altpll_component|auto_generated|pll1|clk[4] ; 7.794  ; 0.171 ; -4.181   ; 2.728   ; 12.183              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; -390.119 ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK3_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000  ; 0.000 ; -390.119 ; 0.000   ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.920 ; 5.518 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.920 ; 5.518 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 4.532 ; 5.025 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 4.532 ; 5.025 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.415 ; 5.913 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.475 ; 4.887 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.141 ; 5.564 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.781 ; 5.221 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.859 ; 5.303 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.595 ; 5.027 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.959 ; 5.405 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.325 ; 5.808 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.195 ; 5.687 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.294 ; 5.760 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.109 ; 5.540 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.413 ; 5.886 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.239 ; 5.709 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.251 ; 5.733 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.057 ; 5.516 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.142 ; 5.597 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.080 ; 5.511 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.415 ; 5.913 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.091 ; 5.556 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.390 ; 5.878 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.909 ; 5.332 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.945 ; 5.409 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.959 ; 5.427 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.816 ; 5.266 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.769 ; 5.222 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.795 ; 5.255 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.052 ; 5.522 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 7.289 ; 7.896 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 7.289 ; 7.896 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.313 ; -2.219 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.313 ; -2.219 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.041 ; -1.869 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.041 ; -1.869 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -1.951 ; -2.697 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -1.951 ; -2.697 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -2.282 ; -3.073 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -2.096 ; -2.872 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -2.142 ; -2.927 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -2.022 ; -2.786 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -2.179 ; -2.953 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -2.348 ; -3.163 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -2.296 ; -3.114 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -2.365 ; -3.184 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.247 ; -3.045 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -2.400 ; -3.214 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -2.327 ; -3.146 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -2.328 ; -3.148 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -2.222 ; -3.012 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -2.258 ; -3.063 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -2.231 ; -3.026 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.400 ; -3.224 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -2.236 ; -3.039 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -2.364 ; -3.187 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -2.139 ; -2.929 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -2.166 ; -2.963 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -2.177 ; -2.979 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -2.117 ; -2.899 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -2.072 ; -2.853 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -2.086 ; -2.872 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -2.226 ; -3.013 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -2.930 ; -3.880 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -2.930 ; -3.880 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 10.211 ; 10.291 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.944  ; 8.695  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 5.999  ; 5.862  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.526  ; 4.435  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.110  ; 5.002  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.741  ; 4.669  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 5.216  ; 5.100  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.131  ; 5.047  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.999  ; 5.862  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.024  ; 4.967  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.162  ; 5.095  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.131  ; 5.047  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.695  ; 4.653  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.369  ; 4.287  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.572  ; 5.502  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.848  ; 4.758  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.848  ; 4.758  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.315  ; 4.232  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.076  ; 4.991  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 4.947  ; 4.886  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.336  ; 4.253  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 11.116 ; 11.092 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 11.116 ; 11.092 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 9.571  ; 9.439  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 9.793  ; 9.623  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 10.484 ; 10.318 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 8.879  ; 8.816  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 9.033  ; 8.971  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 9.573  ; 9.455  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 9.465  ; 9.278  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 10.617 ; 10.532 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 8.921  ; 8.789  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 8.483  ; 8.390  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 9.559  ; 9.448  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 9.727  ; 9.507  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 10.486 ; 10.170 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 10.831 ; 10.564 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 10.383 ; 10.218 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 9.869  ; 9.643  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 9.714  ; 9.561  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 9.147  ; 8.962  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 9.623  ; 9.589  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 10.152 ; 9.871  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 10.543 ; 10.450 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 9.333  ; 9.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 10.403 ; 10.399 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 9.349  ; 9.141  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 9.399  ; 9.212  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 10.237 ; 9.991  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 8.975  ; 8.837  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 8.989  ; 8.904  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 9.559  ; 9.416  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 8.942  ; 8.815  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 8.588  ; 8.513  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 5.722  ; 5.637  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.027  ; 3.951  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 5.722  ; 5.637  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 5.252  ; 5.152  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.855  ; 4.781  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.665  ; 4.606  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.271  ; 5.203  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.095 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.251 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 7.689  ; 7.548  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.395  ; 5.378  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.680  ; 5.629  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.520  ; 5.537  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 6.040  ; 6.051  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 6.722  ; 6.615  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.914  ; 5.802  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 7.689  ; 7.548  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 6.002  ; 5.903  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.842  ; 5.804  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 8.594  ; 8.409  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 6.185  ; 6.222  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 7.905  ; 7.803  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 8.594  ; 8.409  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.785  ; 5.707  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 8.156  ; 7.967  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 8.189  ; 8.034  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 6.055  ; 5.973  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 6.466  ; 6.381  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 6.299  ; 6.328  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 8.034  ; 7.899  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 6.451  ; 6.501  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.758  ; 5.757  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 7.214  ; 7.210  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 6.246  ; 6.309  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 8.034  ; 7.899  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 5.092  ; 5.068  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 7.173  ; 7.238  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 6.095  ; 6.014  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 5.690  ; 5.548  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 5.164  ; 5.427  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.537  ; 4.463  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 1.902  ; 1.936  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 1.985  ; 1.995  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.233  ; 2.287  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.076  ; 2.132  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.355  ; 2.410  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.269  ; 2.327  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.670  ; 2.767  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.208  ; 2.286  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.283  ; 2.380  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.273  ; 2.327  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.082  ; 2.117  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 1.902  ; 1.936  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.500  ; 2.590  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 1.887  ; 1.890  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.135  ; 2.202  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 1.887  ; 1.890  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.236  ; 2.293  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.190  ; 2.250  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 1.906  ; 1.908  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.970  ; 3.074  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 4.117  ; 4.385  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.643  ; 3.835  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 3.738  ; 3.920  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.963  ; 4.187  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.300  ; 3.462  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 3.297  ; 3.460  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.611  ; 3.805  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 3.576  ; 3.748  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 3.894  ; 4.141  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.022  ; 3.136  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 2.970  ; 3.074  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 3.394  ; 3.538  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 3.618  ; 3.784  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.732  ; 3.899  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.949  ; 4.193  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.714  ; 3.910  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.529  ; 3.694  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.123  ; 3.258  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 2.980  ; 3.085  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.450  ; 3.642  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.611  ; 3.782  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.936  ; 4.177  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.134  ; 3.259  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.619  ; 3.834  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.307  ; 3.452  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.414  ; 3.556  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.630  ; 3.825  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.245  ; 3.372  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 3.051  ; 3.158  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 3.530  ; 3.714  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.244  ; 3.371  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.113  ; 3.229  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 1.771  ; 1.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 1.771  ; 1.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.558  ; 2.668  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.386  ; 2.447  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.128  ; 2.197  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.040  ; 2.076  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.358  ; 2.425  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.696 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.729 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.463  ; 2.541  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.463  ; 2.541  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.607  ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.546  ; 2.645  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.773  ; 2.904  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 3.138  ; 3.272  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.703  ; 2.786  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 3.532  ; 3.728  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.748  ; 2.846  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.646  ; 2.754  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.591  ; 2.685  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 2.863  ; 3.010  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 3.645  ; 3.871  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 3.955  ; 4.214  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.591  ; 2.685  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 3.762  ; 3.972  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 3.777  ; 3.998  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.724  ; 2.830  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.956  ; 3.089  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 2.848  ; 3.008  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.318  ; 2.378  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.985  ; 3.154  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.638  ; 2.749  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 3.341  ; 3.547  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.892  ; 3.056  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 3.699  ; 3.924  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.318  ; 2.378  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 3.339  ; 3.558  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.739  ; 2.854  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 2.562  ; 2.654  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.651  ;    ;    ; 9.190  ;
; SW[1]      ; LEDR[1]     ; 8.443  ;    ;    ; 8.975  ;
; SW[2]      ; LEDR[2]     ; 8.542  ;    ;    ; 9.005  ;
; SW[3]      ; LEDR[3]     ; 8.473  ;    ;    ; 8.897  ;
; SW[4]      ; LEDR[4]     ; 8.386  ;    ;    ; 8.896  ;
; SW[5]      ; LEDR[5]     ; 8.533  ;    ;    ; 9.090  ;
; SW[6]      ; LEDR[6]     ; 8.915  ;    ;    ; 9.466  ;
; SW[7]      ; LEDR[7]     ; 8.593  ;    ;    ; 9.154  ;
; SW[8]      ; LEDR[8]     ; 8.837  ;    ;    ; 9.400  ;
; SW[9]      ; LEDR[9]     ; 9.790  ;    ;    ; 10.421 ;
; SW[10]     ; LEDR[10]    ; 9.234  ;    ;    ; 9.830  ;
; SW[11]     ; LEDR[11]    ; 9.202  ;    ;    ; 9.744  ;
; SW[12]     ; LEDR[12]    ; 9.146  ;    ;    ; 9.703  ;
; SW[13]     ; LEDR[13]    ; 8.847  ;    ;    ; 9.427  ;
; SW[14]     ; LEDR[14]    ; 8.879  ;    ;    ; 9.465  ;
; SW[15]     ; LEDR[15]    ; 10.480 ;    ;    ; 11.153 ;
; SW[16]     ; LEDR[16]    ; 8.875  ;    ;    ; 9.465  ;
; SW[17]     ; LEDR[17]    ; 8.834  ;    ;    ; 9.406  ;
; UART_RXD   ; UART_TXD    ; 8.996  ;    ;    ; 9.009  ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.385 ;    ;    ; 5.278 ;
; SW[1]      ; LEDR[1]     ; 4.234 ;    ;    ; 5.118 ;
; SW[2]      ; LEDR[2]     ; 4.260 ;    ;    ; 5.130 ;
; SW[3]      ; LEDR[3]     ; 4.212 ;    ;    ; 5.070 ;
; SW[4]      ; LEDR[4]     ; 4.200 ;    ;    ; 5.070 ;
; SW[5]      ; LEDR[5]     ; 4.293 ;    ;    ; 5.192 ;
; SW[6]      ; LEDR[6]     ; 4.493 ;    ;    ; 5.415 ;
; SW[7]      ; LEDR[7]     ; 4.331 ;    ;    ; 5.233 ;
; SW[8]      ; LEDR[8]     ; 4.423 ;    ;    ; 5.338 ;
; SW[9]      ; LEDR[9]     ; 5.153 ;    ;    ; 6.095 ;
; SW[10]     ; LEDR[10]    ; 4.622 ;    ;    ; 5.574 ;
; SW[11]     ; LEDR[11]    ; 4.595 ;    ;    ; 5.542 ;
; SW[12]     ; LEDR[12]    ; 4.573 ;    ;    ; 5.511 ;
; SW[13]     ; LEDR[13]    ; 4.431 ;    ;    ; 5.359 ;
; SW[14]     ; LEDR[14]    ; 4.448 ;    ;    ; 5.380 ;
; SW[15]     ; LEDR[15]    ; 5.479 ;    ;    ; 6.478 ;
; SW[16]     ; LEDR[16]    ; 4.437 ;    ;    ; 5.371 ;
; SW[17]     ; LEDR[17]    ; 4.414 ;    ;    ; 5.339 ;
; UART_RXD   ; UART_TXD    ; 5.039 ;    ;    ; 5.502 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_STROBE              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_FSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_LSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_SDATA               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_PIXLCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_FVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_LVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 3356     ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 23       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 11934    ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 18       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 1534     ; 72       ; 24       ; 1656     ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 3356     ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 23       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 11934    ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 18       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 1534     ; 72       ; 24       ; 1656     ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50  ; CLOCK2_50                                      ; 519      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u6|altpll_component|auto_generated|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u6|altpll_component|auto_generated|pll1|clk[4] ; 108      ; 0        ; 56       ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50  ; CLOCK2_50                                      ; 519      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u6|altpll_component|auto_generated|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u6|altpll_component|auto_generated|pll1|clk[4] ; 108      ; 0        ; 56       ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 64    ; 64   ;
; Unconstrained Input Port Paths  ; 355   ; 355  ;
; Unconstrained Output Ports      ; 172   ; 172  ;
; Unconstrained Output Port Paths ; 442   ; 442  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Fri Dec 24 00:05:33 2021
Info: Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_dih1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_lhh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'DE2_115_D5M_VGA.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[0]} {u6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[1]} {u6|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[2]} {u6|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[4]} {u6|altpll_component|auto_generated|pll1|clk[4]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.912
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.912               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.794               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    13.957               0.000 CLOCK2_50 
Info (332146): Worst-case hold slack is 0.362
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.362               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.385               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.402               0.000 CLOCK2_50 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -4.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.181            -390.119 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     3.114               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.180               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 1.867
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.867               0.000 CLOCK2_50 
    Info (332119):     5.077               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.096               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case minimum pulse width slack is 4.690
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.690               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.606               0.000 CLOCK2_50 
    Info (332119):    12.191               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 13.897 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.659
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.659               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.199               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    14.567               0.000 CLOCK2_50 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.353               0.000 CLOCK2_50 
    Info (332119):     0.353               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -3.414
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.414            -266.295 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     3.897               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.969               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 1.706
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.706               0.000 CLOCK2_50 
    Info (332119):     4.461               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.480               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case minimum pulse width slack is 4.683
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.683               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.582               0.000 CLOCK2_50 
    Info (332119):    12.183               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.386 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.752
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.752               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.026               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.981               0.000 CLOCK2_50 
Info (332146): Worst-case hold slack is 0.153
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.153               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.171               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.181               0.000 CLOCK2_50 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -1.124
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.124             -50.935 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     6.275               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.274               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 0.897
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.897               0.000 CLOCK2_50 
    Info (332119):     2.717               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.728               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case minimum pulse width slack is 4.757
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.757               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.272               0.000 CLOCK2_50 
    Info (332119):    12.256               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 16.968 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 5002 megabytes
    Info: Processing ended: Fri Dec 24 00:05:41 2021
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:04


