
# 100 Days of RTL Code: Digital Circuits üöÄ

Welcome to the 100 Days of RTL Code for Digital Circuits repository! üéâ This repository is dedicated to helping engineers, students, and enthusiasts build a strong foundation in digital circuit design using RTL (Register Transfer Level) coding. Each day features a new digital circuit or concept, explained and implemented using Verilog/SystemVerilog.

üìú What is this Repository About?

This repository is a 100-day challenge aimed at exploring and mastering digital design concepts through hands-on coding. You will learn how to design, implement, and verify various combinational and sequential circuits, as well as gain exposure to industry-relevant best practices.

‚ú® Key Features
---
    1. Daily RTL Code: Each day includes a specific digital circuit   with explanations.
    2. Progressive Learning: From basic combinational circuits to advanced sequential designs.
    3. Industry-Ready: Examples follow RTL coding conventions used in professional settings.
    4. Testbenches: Every module is accompanied by a testbench for functional verification.
    5. Open Source: Completely free to use, learn, and contribute to!.


üîß Tools and Requirements
---
    Hardware Description Language: Verilog/SystemVerilog
    Simulator: ModelSim, XSIM, or any Verilog simulator
    Waveform Viewer: GTKWave or a simulator-integrated viewer
    Optional: Open-source tools like Yosys and Icarus Verilog


  üéØ Goals
---
    By the end of 100 days, you will:

    Understand the RTL design flow.
    Be comfortable designing and verifying digital circuits.
    Have a personal portfolio of 100 RTL projects!


  üìÖ Progress
  ---
  Here‚Äôs the updated text with the symbol first, followed by the day:

    ‚≠ê Day 1 : Basic Gates.
    ‚≠ê Day 2 : Half_Adder.
    ‚≠ê Day 3 : Full_Adder_DataFlow_Model.
    ‚≠ê Day 4 : Carry Lookahead Adder.
    ‚≠ê Day 5 : Parallel Adder.
    ‚≠ê Day 6 : Ripple Adder.
    ‚≠ê Day 7 : 2x4 Decoder .
    ‚≠ê Day 8 : 7-segment display decoder .
    ‚≠ê Day 9 : 4-to-2 Encoder.
    ‚≠ê Day 10 : Priority Encoder .
    ‚≠ê Day 11 : octal to binary encoder .
    ‚≠ê Day 12 : code_converter .
    ‚≠ê Day 13 : parity generator
    ‚≠ê Day 14 : parity checker .
    ‚≠ê Day 15 : Mux 
    ‚≠ê Day 16 : comparator 
    ‚≠ê Day 17 : adder-substractor
    ‚≠ê Day 18 : BCD_XS3
    ‚≠ê Day 19 : carry_select_Adder
    ‚≠ê Day 20 : Water level indicator
    ‚≠ê Day 21 : Demultiplexer
    ‚≠ê Day 22 : D_ff without asynchonous reset
    ‚≠ê Day 23 : sr_ff
    ‚≠ê Day 24 : jk_ff
    ‚≠ê Day 25 : siso
    ‚≠ê Day 26 : sipo
    ‚≠ê Day 27 : pipo
    ‚≠ê Day 28 : counter
    ‚≠ê Day 29 : piso
    ‚≠ê Day 30 : Bidirectional shift register .
    ‚≠ê Day 31 : updown counter .
    ‚≠ê Day 32 : ring counter .
    ‚≠ê Day 33 : freq_Calculator .
    ‚≠ê Day 34 : Johnson counter .
    ‚≠ê Day 35 : moore nonoverlapping 1010 .
    ‚≠ê Day 36 : moore overlapping 1010 .
    ‚≠ê Day 37 : mealy nonoverlapping 1010 .
    ‚≠ê Day 38 : mealy overlapping 1010 .
    ‚≠ê Day 39 : lfsr .
    ‚≠ê Day 40 : posedge detector .
    ‚≠ê Day 41 :
    ‚≠ê Day 42 :
    ‚≠ê Day 43 :
    ‚≠ê Day 44 :
    ‚≠ê Day 45 :
    ‚≠ê Day 46 :
    ‚≠ê Day 47 :
    ‚≠ê Day 48 :
    ‚≠ê Day 49 :
    ‚≠ê Day 50 :
    ‚≠ê Day 51 :
    ‚≠ê Day 52 :
    ‚≠ê Day 53 :
    ‚≠ê Day 54 :
    ‚≠ê Day 55 :
    ‚≠ê Day 56 :
    ‚≠ê Day 57 :
    ‚≠ê Day 58 :
    ‚≠ê Day 59 :
    ‚≠ê Day 60 :
    ‚≠ê Day 61 :
    ‚≠ê Day 62 :
    ‚≠ê Day 63 :
    ‚≠ê Day 64 :
    ‚≠ê Day 65 :
    ‚≠ê Day 66 :
    ‚≠ê Day 67 :
    ‚≠ê Day 68 :
    ‚≠ê Day 69 :
    ‚≠ê Day 70 :
    ‚≠ê Day 71 :
    ‚≠ê Day 72 :
    ‚≠ê Day 73 :
    ‚≠ê Day 74 :
    ‚≠ê Day 75 :
    ‚≠ê Day 76 :
    ‚≠ê Day 77 :
    ‚≠ê Day 78 :
    ‚≠ê Day 79 :
    ‚≠ê Day 80 :
    ‚≠ê Day 81 :
    ‚≠ê Day 82 :
    ‚≠ê Day 83 :
    ‚≠ê Day 84 :
    ‚≠ê Day 85 :
    ‚≠ê Day 86 :
    ‚≠ê Day 87 :
    ‚≠ê Day 88 :
    ‚≠ê Day 89 :
    ‚≠ê Day 90 :
    ‚≠ê Day 91 :
    ‚≠ê Day 92 :
    ‚≠ê Day 93 :
    ‚≠ê Day 94 :
    ‚≠ê Day 95 :
    ‚≠ê Day 96 :
    ‚≠ê Day 97 :
    ‚≠ê Day 98 :
    ‚≠ê Day 99 :
    ‚≠ê Day 100 :
    
