// Seed: 4201961141
module module_0 #(
    parameter id_2 = 32'd60,
    parameter id_3 = 32'd82
);
  wire id_1;
  defparam id_2.id_3 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(id_3 or 1)
    case (1)
      id_3:   id_2 <= 1;
      id_4:   id_1 = 1;
      1 == 1: id_3 <= 1'b0;
      id_3: begin
        id_5 <= !id_4;
      end
    endcase
  module_0();
endmodule
