1
 
****************************************
Report : area
Design : FPALU
Version: O-2018.06-SP5-1
Date   : Sun Dec  5 02:21:12 2021
****************************************

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Number of ports:                           90
Number of nets:                          2013
Number of cells:                         1867
Number of combinational cells:           1468
Number of sequential cells:               399
Number of macros/black boxes:               0
Number of buf/inv:                        597
Number of references:                      54

Combinational area:              11975.040270
Buf/Inv area:                     2685.600107
Noncombinational area:           10899.360073
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 22874.400343
Total area:                 undefined
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : FPALU
Version: O-2018.06-SP5-1
Date   : Sun Dec  5 02:21:12 2021
****************************************


Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)


Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
FPALU                                  2.20e-03 2.48e-02 2.70e+04 2.71e-02 100.0
1
 
****************************************
Report : design
Design : FPALU
Version: O-2018.06-SP5-1
Date   : Sun Dec  5 02:21:12 2021
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Local Link Library:

    {/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt_1p2v_25c
    Library : scx3_cmos8rf_lpvt_tt_1p2v_25c
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    DesignWare

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : FPALU
Version: O-2018.06-SP5-1
Date   : Sun Dec  5 02:21:12 2021
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
   mo - map_only
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
DP_OP_167J1_125_280_U3    CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_167J1_125_280_U4    CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_167J1_125_280_U5    CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_167J1_125_280_U6    CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_167J1_125_280_U7    CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_167J1_125_280_U11   CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_167J1_125_280_U12   CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_167J1_125_280_U13   CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_167J1_125_280_U14   CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_167J1_125_280_U28   CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_167J1_125_280_U29   CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_167J1_125_280_U30   CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_167J1_125_280_U31   CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_167J1_125_280_U32   ADDHXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 mo, r
U830                      CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U831                      CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U832                      CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U833                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U834                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U835                      NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U836                      NOR3XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U837                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U838                      AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U839                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U840                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U841                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U842                      OA21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U843                      NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U844                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U845                      NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U846                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U847                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U848                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U849                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U850                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U851                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U852                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U853                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U854                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U855                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U856                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U857                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U858                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U859                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U860                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U861                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U862                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U863                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U864                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U865                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U866                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U867                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U868                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U869                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U870                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U871                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U872                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U873                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U874                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U875                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U876                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U877                      OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U878                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U879                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U880                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U881                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U882                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U883                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U884                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U885                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U886                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U887                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U888                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U889                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U890                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U891                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U892                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U893                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U894                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U895                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U896                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U897                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U898                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U899                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U900                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U901                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U902                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U903                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U904                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U905                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U906                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U907                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U908                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U909                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U910                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U911                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U912                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U913                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U914                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U915                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U916                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U917                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U918                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U919                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U920                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U921                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U922                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U923                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U924                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U925                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U926                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U927                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U928                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U929                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U930                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U931                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U932                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U933                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U934                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U935                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U936                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U937                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U938                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U939                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U940                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U941                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U942                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U943                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U944                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U945                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U946                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U947                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U948                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U949                      NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U950                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U951                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U952                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U953                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U954                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U955                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U956                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U957                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U958                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U959                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U960                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U961                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U962                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U963                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U964                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U965                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U966                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U967                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U968                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U969                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U970                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U971                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U972                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U973                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U974                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U975                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U976                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U977                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U978                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U979                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U980                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U981                      AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U982                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U983                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U984                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U985                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U986                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U987                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U988                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U989                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U990                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U991                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U992                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U993                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U994                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U995                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U996                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U997                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U998                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U999                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1000                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1001                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1002                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1003                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1004                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1005                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1006                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1007                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1008                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1009                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1010                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1011                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1012                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1013                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1014                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1015                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1016                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1017                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1018                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1019                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1020                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1021                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1022                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1023                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1024                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1025                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1026                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1027                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1028                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1029                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1030                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1031                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1032                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1033                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1034                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1035                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1036                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1037                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1038                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1039                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1040                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1041                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1042                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1043                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1044                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1045                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1046                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1047                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1048                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1049                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1050                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1051                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1052                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1053                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1054                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1055                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1056                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1057                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1058                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1059                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1060                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1061                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1062                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1063                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1064                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1065                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1066                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1067                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1068                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1069                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1070                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1071                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1072                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1073                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1074                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1075                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1076                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1077                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1078                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1079                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1080                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1081                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1082                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1083                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1084                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1085                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1086                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1087                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1088                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1089                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1090                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1091                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1092                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1093                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1094                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1095                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1096                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1097                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1098                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1099                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1100                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1101                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1102                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1103                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1104                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1105                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1106                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1107                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1108                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1109                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1110                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1111                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1112                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1113                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1114                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1115                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1116                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1117                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1118                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1119                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1120                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1121                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1122                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1123                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1124                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1125                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1126                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1127                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1128                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1129                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1130                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1131                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1132                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1133                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1134                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1135                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1136                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1137                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1138                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1139                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1140                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1141                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1142                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1143                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1144                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1145                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1146                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1147                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1148                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1149                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1150                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1151                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1152                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1153                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1154                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1155                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1156                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1157                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1158                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1159                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1160                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1161                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1162                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1163                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1164                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1165                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1166                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1167                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1168                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1169                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1170                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1171                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1172                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1173                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1174                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1175                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1176                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1177                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1178                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1179                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1180                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1181                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1182                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1183                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1184                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1185                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1186                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1187                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1188                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1189                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1190                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1191                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1192                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1193                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1194                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1195                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1196                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1197                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1198                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1199                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1200                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1201                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1202                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1203                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1204                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1205                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1206                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1207                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1208                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1209                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1210                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1211                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1212                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1213                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1214                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1215                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1216                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1217                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1218                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1219                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1220                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1221                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1222                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1223                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1224                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1225                     OR4X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1226                     OR4X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1227                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1228                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1229                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1230                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1231                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1232                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1233                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1234                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1235                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1236                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1237                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1238                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1239                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1240                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1241                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1242                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1243                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1244                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1245                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1246                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1247                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1248                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1249                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1250                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1251                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1252                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1253                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1254                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1255                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1256                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1257                     OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1258                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1259                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1260                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1261                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1262                     NAND4XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1263                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1264                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1265                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1266                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1267                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1268                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1269                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1270                     OR3X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1271                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1272                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1273                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1274                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1275                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1276                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1277                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1278                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1279                     INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1280                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1281                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1282                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1283                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1284                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1285                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1286                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1287                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1288                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1289                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1290                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1291                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1292                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1293                     AOI31XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1294                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1295                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1296                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1297                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1298                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1299                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1300                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1301                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1302                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1303                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1304                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1305                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1306                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1307                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1308                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1309                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1310                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1311                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1312                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1313                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1314                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1315                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1316                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1317                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1318                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1319                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1320                     OAI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1321                     OAI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1322                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1323                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1324                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1325                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1326                     OR4X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1327                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1328                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1329                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1330                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1331                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1332                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1333                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1334                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1335                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1336                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1337                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1338                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1339                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1340                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1341                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1342                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1343                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1344                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1345                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1346                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1347                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1348                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1349                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1350                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1351                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1352                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1353                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1354                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1355                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1356                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1357                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1358                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1359                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1360                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1361                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1362                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1363                     INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1364                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1365                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1366                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1367                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1368                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1369                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1370                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1371                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1372                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1373                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1374                     AND3X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1375                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1376                     AOI2BB1XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1377                     AND3X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1378                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1379                     AOI2BB1XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1380                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1381                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1382                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1383                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1384                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1385                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1386                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1387                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1388                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1389                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1390                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1391                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1392                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1393                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1394                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1395                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1396                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1397                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1398                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1399                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1400                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1401                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1402                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1403                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1404                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1405                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1406                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1407                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1408                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1409                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1410                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1411                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1412                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1413                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1414                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1415                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1416                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1417                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1418                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1419                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1420                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1421                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1422                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1423                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1424                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1425                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1426                     NOR4XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1427                     NOR4XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1428                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1429                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1430                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1431                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1432                     NOR4XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1433                     NOR4XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1434                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1435                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1436                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1437                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1438                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1439                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1440                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1441                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1442                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1443                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1444                     NAND4BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1445                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1446                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1447                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1448                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1449                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1450                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1451                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1452                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1453                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1454                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1455                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1456                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1457                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1458                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1459                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1460                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1461                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1462                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1463                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1464                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1465                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1466                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1467                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1468                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1469                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1470                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1471                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1472                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1473                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1474                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1475                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1476                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1477                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1478                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1479                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1480                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1481                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1482                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1483                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1484                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1485                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1486                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1487                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1488                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1489                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1490                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1491                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1492                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1493                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1494                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1495                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1496                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1497                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1498                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1499                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1500                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1501                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1502                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1503                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1504                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1505                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1506                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1507                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1508                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1509                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1510                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1511                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1512                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1513                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1514                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1515                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1516                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1517                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1518                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1519                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1520                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1521                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1522                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1523                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1524                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1525                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1526                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1527                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1528                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1529                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1530                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1531                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1532                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1533                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1534                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1535                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1536                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1537                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1538                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1539                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1540                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1541                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1542                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1543                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1544                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1545                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1546                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1547                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1548                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1549                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1550                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1551                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1552                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1553                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1554                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1555                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1556                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1557                     OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1558                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1559                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1560                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1561                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1562                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1563                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1564                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1565                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1566                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1567                     OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1568                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1569                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1570                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1571                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1572                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1573                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1574                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1575                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1576                     AOI2BB1XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1577                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1578                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1579                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1580                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1581                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1582                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1583                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1584                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1585                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1586                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1587                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1588                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1589                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1590                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1591                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1592                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1593                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1594                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1595                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1596                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1597                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1598                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1599                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1600                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1601                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1602                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1603                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1604                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1605                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1606                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1607                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1608                     OA22X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1609                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1610                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1611                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1612                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1613                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1614                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1615                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1616                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1617                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1618                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1619                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1620                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1621                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1622                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1623                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1624                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1625                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1626                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1627                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1628                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1629                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1630                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1631                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1632                     OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1633                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1634                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1635                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1636                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1637                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1638                     OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1639                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1640                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1641                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1642                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1643                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1644                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1645                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1646                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1647                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1648                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1649                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1650                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1651                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1652                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1653                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1654                     OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1655                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1656                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1657                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1658                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1659                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1660                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1661                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1662                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1663                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1664                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1665                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1666                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1667                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1668                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1669                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1670                     OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1671                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1672                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1673                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1674                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1675                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1676                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1677                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1678                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1679                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1680                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1681                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1682                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1683                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1684                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1685                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1686                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1687                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1688                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1689                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1690                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1691                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1692                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1693                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1694                     AOI31XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1695                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1696                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1697                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1698                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1699                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1700                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1701                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1702                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1703                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1704                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1705                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1706                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1707                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1708                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1709                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1710                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1711                     OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1712                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1713                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1714                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1715                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1716                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1717                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1718                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1719                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1720                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1721                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1722                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1723                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1724                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1725                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1726                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1727                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1728                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1729                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1730                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1731                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1732                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1733                     AOI31XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1734                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1735                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1736                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1737                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1738                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1739                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1740                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1741                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1742                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1743                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1744                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1745                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1746                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1747                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1748                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1749                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1750                     NAND4XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1751                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1752                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1753                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1754                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1755                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1756                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1757                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1758                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1759                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1760                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1761                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1762                     NAND4XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1763                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1764                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1765                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1766                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1767                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1768                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1769                     OAI31X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1770                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1771                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1772                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1773                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1774                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1775                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1776                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1777                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1778                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1779                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1780                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1781                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1782                     OAI31X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1783                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1784                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1785                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1786                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1787                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1788                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1789                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1790                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1791                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1792                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1793                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1794                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1795                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1796                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1797                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1798                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1799                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1800                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1801                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1802                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1803                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1804                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1805                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1806                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1807                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1808                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1809                     OAI31X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1810                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1811                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1812                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1813                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1814                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1815                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1816                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1817                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1818                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1819                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1820                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1821                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1822                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1823                     OAI31X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1824                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1825                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1826                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1827                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1828                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1829                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1830                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1831                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1832                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1833                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1834                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1835                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1836                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1837                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1838                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1839                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1840                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1841                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1842                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1843                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1844                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1845                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1846                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1847                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1848                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1849                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1850                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1851                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1852                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1854                     OA22X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1855                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1856                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1857                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1858                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1859                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1860                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1861                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1862                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1863                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1864                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1865                     AOI31XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1866                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1867                     OA21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1868                     AOI32X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1869                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1870                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1872                     AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1873                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1874                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1875                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1876                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1877                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1878                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1879                     AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1880                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1881                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1882                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1883                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1884                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1885                     AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1886                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1887                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1888                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1889                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1890                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1891                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1892                     OAI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1893                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1894                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1895                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1896                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1897                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1898                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1899                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1900                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1901                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1902                     AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1904                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1905                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1906                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1907                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1908                     AOI31XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1909                     OAI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1910                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1911                     AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1912                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1913                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1914                     AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1915                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1916                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1917                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1918                     OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1919                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1920                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1921                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1922                     OAI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1923                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1924                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1925                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1926                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1927                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1928                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1929                     AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1930                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1931                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1932                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1933                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1934                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1935                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1936                     AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1937                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1938                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1939                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1941                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1942                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1943                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1946                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1947                     AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1948                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1949                     MXI2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1950                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1951                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1952                     MXI2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1953                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1954                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1955                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1956                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1957                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1958                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1959                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1960                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1961                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1962                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1963                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1964                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1965                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1966                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1967                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1968                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1969                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1970                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1971                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1972                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1973                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1974                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1975                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1976                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1977                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1978                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1979                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1980                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1981                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1982                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1983                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1984                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1985                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1986                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1987                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1988                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1989                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1990                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1991                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1992                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1993                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1994                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1995                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1996                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1997                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1998                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1999                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2000                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2001                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2002                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2003                     AOI2BB1XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2004                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2005                     AOI2BB1XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2006                     AOI2BB1XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2007                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2008                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2009                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2010                     AOI2BB1XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2011                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2012                     AOI2BB1XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2013                     AOI2BB1XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2014                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2015                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2016                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2017                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2018                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2019                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2020                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2021                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2022                     OAI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2023                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2024                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2025                     AOI32X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2026                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2027                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2028                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2029                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2030                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2031                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2032                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2033                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2034                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2035                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2036                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2037                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2038                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2039                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2040                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2041                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2042                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2043                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2044                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2045                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2046                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2047                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2048                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2049                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2050                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2051                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2052                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2053                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2054                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2055                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2056                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2057                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2058                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2059                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2060                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2061                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2062                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2063                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2064                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2065                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2066                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2067                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2068                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2069                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2070                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2071                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2072                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2073                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2074                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2075                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2076                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2077                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2078                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2079                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2080                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2081                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2082                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2083                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2084                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2085                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2086                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2087                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2088                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2089                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2090                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2091                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2092                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2093                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2094                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2095                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2096                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2097                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2098                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2099                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2100                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2101                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2102                     NOR4XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2103                     NOR4XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2104                     NOR4XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2105                     OR4X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2106                     OR4X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2107                     NOR4XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2108                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2109                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2110                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2111                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2112                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2113                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2114                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2115                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2116                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2117                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2118                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2119                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2120                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2121                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2122                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2123                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2124                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2125                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2126                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2127                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2128                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2129                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2130                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2131                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2132                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2133                     NOR3XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2134                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2135                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2136                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2137                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2138                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2139                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2140                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2141                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2142                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2143                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2144                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2145                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2146                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2147                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2148                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2149                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2150                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2151                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2152                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2153                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2154                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2155                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2156                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2157                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2158                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2159                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2160                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2161                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2162                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2163                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2164                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2165                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2166                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2167                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2168                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2169                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2170                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2171                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2172                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2173                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2174                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2175                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2176                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2177                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2178                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2179                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2180                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2181                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2182                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2183                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2184                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2185                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2186                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2187                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2188                     AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2189                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2190                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2191                     AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2192                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2193                     OAI222X1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2194                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2195                     OAI222X1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2196                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2197                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2198                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2199                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2200                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2201                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2203                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2204                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2205                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2206                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2207                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2208                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2209                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2210                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2211                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2212                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2213                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2214                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2215                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2217                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2218                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2221                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2222                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2223                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2224                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2225                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2226                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2227                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2228                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2229                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2230                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2231                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2232                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2233                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2234                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2235                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2236                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2237                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2238                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2239                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2240                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2241                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2242                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2243                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2244                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U2245                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2246                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2247                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2248                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
intadd_0_U2               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U3               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U4               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U5               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U6               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U7               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U8               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U9               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U10              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U11              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U12              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U13              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U14              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U15              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U16              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U2               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U3               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U4               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U5               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U6               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U7               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U8               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U9               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U10              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U11              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U12              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U13              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U14              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U2               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U3               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U4               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U5               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U6               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U7               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U8               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U9               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U10              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U11              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U12              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U13              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U14              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_3_U2               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_3_U3               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_3_U4               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_3_U5               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
s2_addsubn_r_reg          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_0_        EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_1_        EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_2_        EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_3_        EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_4_        EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_5_        EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_6_        EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_7_        EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_8_        EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_9_        EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_10_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_11_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_12_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_13_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_14_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_15_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_16_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_17_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_18_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_19_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_20_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_21_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_22_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_23_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_24_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_25_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_26_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_27_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_28_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_29_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_30_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_31_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_32_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_33_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_34_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_35_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_36_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_37_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_38_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_39_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_40_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_41_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_42_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_43_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_44_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_45_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_46_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_47_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_48_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_49_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_50_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_51_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_52_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_53_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_54_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_55_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_56_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_57_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_58_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_59_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_60_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_61_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_62_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_63_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_64_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_65_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_66_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_67_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_68_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_69_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_70_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_pp_r_reg_71_       EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_s_r_reg_0_         EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_s_r_reg_1_         EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_s_r_reg_2_         EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_s_r_reg_3_         EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_br4_s_r_reg_4_         EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_ea_gte_eb_r_reg        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_ea_r_reg_0_            EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_ea_r_reg_1_            EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_ea_r_reg_2_            EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_ea_r_reg_3_            EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_ea_r_reg_4_            EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_ea_r_reg_5_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_ea_sub_eb_abs_r_reg_0_ DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_ea_sub_eb_abs_r_reg_1_ DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_ea_sub_eb_abs_r_reg_2_ DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_ea_sub_eb_abs_r_reg_3_ DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_ea_sub_eb_abs_r_reg_4_ DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_ea_sub_eb_abs_r_reg_5_ DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_eb_r_reg_0_            EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_eb_r_reg_1_            EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_eb_r_reg_2_            EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_eb_r_reg_3_            EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_eb_r_reg_4_            EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_eb_r_reg_5_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_0_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_1_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_2_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_3_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_4_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_5_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_6_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_7_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_8_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_9_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_10_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_11_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_12_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_13_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_14_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_15_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_16_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_17_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_18_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_19_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_20_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_21_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_0_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_1_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_2_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_3_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_4_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_5_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_6_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_7_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_8_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_9_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_10_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_11_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_12_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_13_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_14_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_15_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_16_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_17_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_18_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_19_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_20_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_21_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_opcode_r_reg_0_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_opcode_r_reg_1_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_sa_r_reg               DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_sb_r_reg               DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_addsubn_r_reg          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ea_gte_eb_r_reg        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ea_r_reg_0_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ea_r_reg_1_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ea_r_reg_2_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ea_r_reg_3_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ea_r_reg_4_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ea_r_reg_5_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_eb_r_reg_0_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_eb_r_reg_1_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_eb_r_reg_2_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_eb_r_reg_3_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_eb_r_reg_4_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_eb_r_reg_5_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_0_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_1_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_2_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_3_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_4_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_5_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_6_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_7_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_8_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_9_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_10_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_11_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_12_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_13_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_14_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_15_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_16_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_17_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_18_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_19_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_20_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_21_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_mmux_y_reg_0_          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_1_          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_2_          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_3_          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_4_          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_5_          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_6_          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_7_          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_8_          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_9_          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_10_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_11_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_12_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_13_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_14_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_15_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_16_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_17_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_18_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_19_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_20_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_21_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_22_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_opcode_r_reg_0_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_opcode_r_reg_1_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_0_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_1_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_2_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_3_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_4_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_5_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_6_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_7_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_8_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_9_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_10_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_11_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_12_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_13_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_14_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_15_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_16_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_17_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_18_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_0_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_1_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_2_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_3_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_4_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_5_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_6_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_7_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_8_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_9_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_10_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_11_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_12_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_13_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_14_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_15_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_0_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_1_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_2_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_3_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_4_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_5_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_6_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_7_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_8_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_9_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_10_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_11_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_12_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_13_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_14_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_15_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_16_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_17_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_18_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_19_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_20_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_21_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_22_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_s2_r_reg               DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_sa_r_reg               DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_sb_r_reg               DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_addsubn_r_reg          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_ea_gte_eb_r_reg        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_ea_r_reg_0_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_ea_r_reg_1_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_ea_r_reg_2_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_ea_r_reg_3_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_ea_r_reg_4_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_ea_r_reg_5_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_eb_r_reg_0_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_eb_r_reg_1_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_eb_r_reg_2_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_eb_r_reg_3_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_eb_r_reg_4_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_eb_r_reg_5_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_lzdi_r_reg_0_          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_lzdi_r_reg_1_          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_lzdi_r_reg_2_          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_lzdi_r_reg_3_          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_lzdi_r_reg_4_          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_lzdi_r_reg_5_          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_lzdi_r_reg_6_          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_lzdi_r_reg_7_          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_lzdi_r_reg_8_          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_lzdi_r_reg_9_          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_lzdi_r_reg_10_         EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_lzdi_r_reg_11_         EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_lzdi_r_reg_12_         EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_lzdi_r_reg_13_         EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_lzdi_r_reg_14_         EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_lzdi_r_reg_15_         EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_lzdi_r_reg_16_         EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_lzdi_r_reg_17_         EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_lzdi_r_reg_18_         EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_lzdi_r_reg_19_         EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_lzdi_r_reg_20_         EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_lzdi_r_reg_21_         EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_lzdi_r_reg_22_         EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s4_many_r_reg_0_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_1_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_2_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_3_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_4_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_5_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_6_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_7_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_8_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_9_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_10_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_11_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_12_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_13_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_14_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_15_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_16_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_17_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_18_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_19_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_20_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_21_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_22_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_opcode_r_reg_0_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_opcode_r_reg_1_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_sa_r_reg               DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_sb_r_reg               DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_addsubn_r_reg          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_ea_gte_eb_r_reg        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_ea_r_reg_0_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_ea_r_reg_1_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_ea_r_reg_2_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_ea_r_reg_3_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_ea_r_reg_4_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_ea_r_reg_5_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_eb_r_reg_0_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_eb_r_reg_1_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_eb_r_reg_2_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_eb_r_reg_3_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_eb_r_reg_4_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_eb_r_reg_5_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_lzd_r_reg_0_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_lzd_r_reg_1_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_lzd_r_reg_2_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_lzd_r_reg_3_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_lzd_r_reg_4_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_0_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_1_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_2_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_3_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_4_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_5_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_6_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_7_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_8_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_9_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_10_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_11_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_12_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_13_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_14_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_15_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_16_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_17_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_18_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_19_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_20_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_21_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_22_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_skip_r_reg_0_     EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s5_many_skip_r_reg_1_     EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s5_many_skip_r_reg_2_     EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s5_many_skip_r_reg_3_     EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s5_many_skip_r_reg_4_     EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s5_many_skip_r_reg_5_     EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s5_many_skip_r_reg_6_     EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s5_many_skip_r_reg_7_     EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s5_many_skip_r_reg_8_     EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s5_many_skip_r_reg_9_     EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s5_many_skip_r_reg_10_    EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s5_many_skip_r_reg_11_    EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s5_many_skip_r_reg_12_    EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s5_many_skip_r_reg_13_    EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s5_many_skip_r_reg_14_    EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s5_many_skip_r_reg_15_    EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s5_many_skip_r_reg_16_    EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s5_many_skip_r_reg_17_    EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s5_many_skip_r_reg_18_    EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s5_many_skip_r_reg_19_    EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s5_many_skip_r_reg_20_    EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s5_many_skip_r_reg_21_    EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s5_opcode_r_reg_0_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_opcode_r_reg_1_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_sa_r_reg               DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_sb_r_reg               DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
--------------------------------------------------------------------------------
Total 1867 cells                                          22874.400343
1
 
****************************************
Report : port
        -verbose
Design : FPALU
Version: O-2018.06-SP5-1
Date   : Sun Dec  5 02:21:12 2021
****************************************



Attributes:
    d - dont_touch_network
    i - ideal_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
clk            in      0.0000   0.0000    1.02    0.00   --         d, i
din_uni_a_exp[0]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_exp[1]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_exp[2]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_exp[3]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_exp[4]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_exp[5]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[0]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[1]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[2]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[3]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[4]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[5]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[6]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[7]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[8]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[9]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[10]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[11]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[12]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[13]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[14]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[15]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[16]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[17]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[18]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[19]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[20]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[21]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_sgn  in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_exp[0]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_exp[1]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_exp[2]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_exp[3]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_exp[4]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_exp[5]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[0]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[1]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[2]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[3]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[4]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[5]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[6]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[7]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[8]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[9]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[10]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[11]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[12]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[13]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[14]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[15]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[16]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[17]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[18]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[19]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[20]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[21]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_sgn  in      0.0000   0.0000    1.02    0.00   --         
opcode[0]      in      0.0000   0.0000    1.02    0.00   --         
opcode[1]      in      0.0000   0.0000    1.02    0.00   --         
dout_uni_y_exp[0]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_exp[1]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_exp[2]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_exp[3]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_exp[4]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_exp[5]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[0]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[1]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[2]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[3]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[4]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[5]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[6]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[7]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[8]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[9]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[10]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[11]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[12]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[13]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[14]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[15]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[16]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[17]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[18]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[19]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[20]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[21]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_sgn out     0.0100   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
clk                1      --              --              --        -- 
din_uni_a_exp[0]
                   1      --              --              --        -- 
din_uni_a_exp[1]
                   1      --              --              --        -- 
din_uni_a_exp[2]
                   1      --              --              --        -- 
din_uni_a_exp[3]
                   1      --              --              --        -- 
din_uni_a_exp[4]
                   1      --              --              --        -- 
din_uni_a_exp[5]
                   1      --              --              --        -- 
din_uni_a_man_dn[0]
                   1      --              --              --        -- 
din_uni_a_man_dn[1]
                   1      --              --              --        -- 
din_uni_a_man_dn[2]
                   1      --              --              --        -- 
din_uni_a_man_dn[3]
                   1      --              --              --        -- 
din_uni_a_man_dn[4]
                   1      --              --              --        -- 
din_uni_a_man_dn[5]
                   1      --              --              --        -- 
din_uni_a_man_dn[6]
                   1      --              --              --        -- 
din_uni_a_man_dn[7]
                   1      --              --              --        -- 
din_uni_a_man_dn[8]
                   1      --              --              --        -- 
din_uni_a_man_dn[9]
                   1      --              --              --        -- 
din_uni_a_man_dn[10]
                   1      --              --              --        -- 
din_uni_a_man_dn[11]
                   1      --              --              --        -- 
din_uni_a_man_dn[12]
                   1      --              --              --        -- 
din_uni_a_man_dn[13]
                   1      --              --              --        -- 
din_uni_a_man_dn[14]
                   1      --              --              --        -- 
din_uni_a_man_dn[15]
                   1      --              --              --        -- 
din_uni_a_man_dn[16]
                   1      --              --              --        -- 
din_uni_a_man_dn[17]
                   1      --              --              --        -- 
din_uni_a_man_dn[18]
                   1      --              --              --        -- 
din_uni_a_man_dn[19]
                   1      --              --              --        -- 
din_uni_a_man_dn[20]
                   1      --              --              --        -- 
din_uni_a_man_dn[21]
                   1      --              --              --        -- 
din_uni_a_sgn      1      --              --              --        -- 
din_uni_b_exp[0]
                   1      --              --              --        -- 
din_uni_b_exp[1]
                   1      --              --              --        -- 
din_uni_b_exp[2]
                   1      --              --              --        -- 
din_uni_b_exp[3]
                   1      --              --              --        -- 
din_uni_b_exp[4]
                   1      --              --              --        -- 
din_uni_b_exp[5]
                   1      --              --              --        -- 
din_uni_b_man_dn[0]
                   1      --              --              --        -- 
din_uni_b_man_dn[1]
                   1      --              --              --        -- 
din_uni_b_man_dn[2]
                   1      --              --              --        -- 
din_uni_b_man_dn[3]
                   1      --              --              --        -- 
din_uni_b_man_dn[4]
                   1      --              --              --        -- 
din_uni_b_man_dn[5]
                   1      --              --              --        -- 
din_uni_b_man_dn[6]
                   1      --              --              --        -- 
din_uni_b_man_dn[7]
                   1      --              --              --        -- 
din_uni_b_man_dn[8]
                   1      --              --              --        -- 
din_uni_b_man_dn[9]
                   1      --              --              --        -- 
din_uni_b_man_dn[10]
                   1      --              --              --        -- 
din_uni_b_man_dn[11]
                   1      --              --              --        -- 
din_uni_b_man_dn[12]
                   1      --              --              --        -- 
din_uni_b_man_dn[13]
                   1      --              --              --        -- 
din_uni_b_man_dn[14]
                   1      --              --              --        -- 
din_uni_b_man_dn[15]
                   1      --              --              --        -- 
din_uni_b_man_dn[16]
                   1      --              --              --        -- 
din_uni_b_man_dn[17]
                   1      --              --              --        -- 
din_uni_b_man_dn[18]
                   1      --              --              --        -- 
din_uni_b_man_dn[19]
                   1      --              --              --        -- 
din_uni_b_man_dn[20]
                   1      --              --              --        -- 
din_uni_b_man_dn[21]
                   1      --              --              --        -- 
din_uni_b_sgn      1      --              --              --        -- 
opcode[0]          1      --              --              --        -- 
opcode[1]          1      --              --              --        -- 
dout_uni_y_exp[0]
                   1      --              --              --        -- 
dout_uni_y_exp[1]
                   1      --              --              --        -- 
dout_uni_y_exp[2]
                   1      --              --              --        -- 
dout_uni_y_exp[3]
                   1      --              --              --        -- 
dout_uni_y_exp[4]
                   1      --              --              --        -- 
dout_uni_y_exp[5]
                   1      --              --              --        -- 
dout_uni_y_man_dn[0]
                   1      --              --              --        -- 
dout_uni_y_man_dn[1]
                   1      --              --              --        -- 
dout_uni_y_man_dn[2]
                   1      --              --              --        -- 
dout_uni_y_man_dn[3]
                   1      --              --              --        -- 
dout_uni_y_man_dn[4]
                   1      --              --              --        -- 
dout_uni_y_man_dn[5]
                   1      --              --              --        -- 
dout_uni_y_man_dn[6]
                   1      --              --              --        -- 
dout_uni_y_man_dn[7]
                   1      --              --              --        -- 
dout_uni_y_man_dn[8]
                   1      --              --              --        -- 
dout_uni_y_man_dn[9]
                   1      --              --              --        -- 
dout_uni_y_man_dn[10]
                   1      --              --              --        -- 
dout_uni_y_man_dn[11]
                   1      --              --              --        -- 
dout_uni_y_man_dn[12]
                   1      --              --              --        -- 
dout_uni_y_man_dn[13]
                   1      --              --              --        -- 
dout_uni_y_man_dn[14]
                   1      --              --              --        -- 
dout_uni_y_man_dn[15]
                   1      --              --              --        -- 
dout_uni_y_man_dn[16]
                   1      --              --              --        -- 
dout_uni_y_man_dn[17]
                   1      --              --              --        -- 
dout_uni_y_man_dn[18]
                   1      --              --              --        -- 
dout_uni_y_man_dn[19]
                   1      --              --              --        -- 
dout_uni_y_man_dn[20]
                   1      --              --              --        -- 
dout_uni_y_man_dn[21]
                   1      --              --              --        -- 
dout_uni_y_sgn
                   1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
clk           --      --      --      --      --      4.00
din_uni_a_exp[0]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_exp[1]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_exp[2]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_exp[3]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_exp[4]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_exp[5]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[0]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[1]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[2]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[3]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[4]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[5]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[6]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[7]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[8]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[9]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[10]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[11]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[12]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[13]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[14]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[15]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[16]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[17]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[18]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[19]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[20]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[21]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_sgn
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_exp[0]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_exp[1]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_exp[2]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_exp[3]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_exp[4]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_exp[5]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[0]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[1]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[2]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[3]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[4]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[5]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[6]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[7]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[8]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[9]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[10]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[11]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[12]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[13]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[14]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[15]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[16]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[17]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[18]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[19]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[20]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[21]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_sgn
              0.05    0.05    0.05    0.05  clk       4.00  
opcode[0]     0.05    0.05    0.05    0.05  clk       4.00  
opcode[1]     0.05    0.05    0.05    0.05  clk       4.00  


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
clk          INVX1TS            INVX1TS              -- /  --     
din_uni_a_exp[0]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_exp[1]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_exp[2]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_exp[3]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_exp[4]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_exp[5]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[0]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[1]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[2]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[3]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[4]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[5]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[6]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[7]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[8]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[9]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[10]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[11]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[12]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[13]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[14]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[15]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[16]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[17]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[18]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[19]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[20]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[21]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_sgn
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_exp[0]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_exp[1]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_exp[2]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_exp[3]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_exp[4]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_exp[5]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[0]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[1]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[2]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[3]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[4]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[5]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[6]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[7]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[8]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[9]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[10]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[11]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[12]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[13]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[14]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[15]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[16]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[17]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[18]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[19]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[20]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[21]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_sgn
             INVX1TS            INVX1TS              -- /  --     
opcode[0]    INVX1TS            INVX1TS              -- /  --     
opcode[1]    INVX1TS            INVX1TS              -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
clk           --      --     --      --     --      --     --     --        -- 
din_uni_a_exp[0]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_exp[1]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_exp[2]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_exp[3]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_exp[4]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_exp[5]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[0]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[1]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[2]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[3]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[4]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[5]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[6]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[7]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[8]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[9]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[10]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[11]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[12]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[13]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[14]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[15]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[16]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[17]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[18]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[19]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[20]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[21]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_sgn
              --      --     --      --     --      --     --     --        -- 
din_uni_b_exp[0]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_exp[1]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_exp[2]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_exp[3]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_exp[4]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_exp[5]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[0]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[1]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[2]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[3]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[4]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[5]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[6]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[7]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[8]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[9]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[10]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[11]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[12]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[13]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[14]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[15]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[16]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[17]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[18]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[19]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[20]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[21]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_sgn
              --      --     --      --     --      --     --     --        -- 
opcode[0]     --      --     --      --     --      --     --     --        -- 
opcode[1]     --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
clk           --      --      --      -- 
din_uni_a_exp[0]
              --      --      --      -- 
din_uni_a_exp[1]
              --      --      --      -- 
din_uni_a_exp[2]
              --      --      --      -- 
din_uni_a_exp[3]
              --      --      --      -- 
din_uni_a_exp[4]
              --      --      --      -- 
din_uni_a_exp[5]
              --      --      --      -- 
din_uni_a_man_dn[0]
              --      --      --      -- 
din_uni_a_man_dn[1]
              --      --      --      -- 
din_uni_a_man_dn[2]
              --      --      --      -- 
din_uni_a_man_dn[3]
              --      --      --      -- 
din_uni_a_man_dn[4]
              --      --      --      -- 
din_uni_a_man_dn[5]
              --      --      --      -- 
din_uni_a_man_dn[6]
              --      --      --      -- 
din_uni_a_man_dn[7]
              --      --      --      -- 
din_uni_a_man_dn[8]
              --      --      --      -- 
din_uni_a_man_dn[9]
              --      --      --      -- 
din_uni_a_man_dn[10]
              --      --      --      -- 
din_uni_a_man_dn[11]
              --      --      --      -- 
din_uni_a_man_dn[12]
              --      --      --      -- 
din_uni_a_man_dn[13]
              --      --      --      -- 
din_uni_a_man_dn[14]
              --      --      --      -- 
din_uni_a_man_dn[15]
              --      --      --      -- 
din_uni_a_man_dn[16]
              --      --      --      -- 
din_uni_a_man_dn[17]
              --      --      --      -- 
din_uni_a_man_dn[18]
              --      --      --      -- 
din_uni_a_man_dn[19]
              --      --      --      -- 
din_uni_a_man_dn[20]
              --      --      --      -- 
din_uni_a_man_dn[21]
              --      --      --      -- 
din_uni_a_sgn
              --      --      --      -- 
din_uni_b_exp[0]
              --      --      --      -- 
din_uni_b_exp[1]
              --      --      --      -- 
din_uni_b_exp[2]
              --      --      --      -- 
din_uni_b_exp[3]
              --      --      --      -- 
din_uni_b_exp[4]
              --      --      --      -- 
din_uni_b_exp[5]
              --      --      --      -- 
din_uni_b_man_dn[0]
              --      --      --      -- 
din_uni_b_man_dn[1]
              --      --      --      -- 
din_uni_b_man_dn[2]
              --      --      --      -- 
din_uni_b_man_dn[3]
              --      --      --      -- 
din_uni_b_man_dn[4]
              --      --      --      -- 
din_uni_b_man_dn[5]
              --      --      --      -- 
din_uni_b_man_dn[6]
              --      --      --      -- 
din_uni_b_man_dn[7]
              --      --      --      -- 
din_uni_b_man_dn[8]
              --      --      --      -- 
din_uni_b_man_dn[9]
              --      --      --      -- 
din_uni_b_man_dn[10]
              --      --      --      -- 
din_uni_b_man_dn[11]
              --      --      --      -- 
din_uni_b_man_dn[12]
              --      --      --      -- 
din_uni_b_man_dn[13]
              --      --      --      -- 
din_uni_b_man_dn[14]
              --      --      --      -- 
din_uni_b_man_dn[15]
              --      --      --      -- 
din_uni_b_man_dn[16]
              --      --      --      -- 
din_uni_b_man_dn[17]
              --      --      --      -- 
din_uni_b_man_dn[18]
              --      --      --      -- 
din_uni_b_man_dn[19]
              --      --      --      -- 
din_uni_b_man_dn[20]
              --      --      --      -- 
din_uni_b_man_dn[21]
              --      --      --      -- 
din_uni_b_sgn
              --      --      --      -- 
opcode[0]     --      --      --      -- 
opcode[1]     --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
dout_uni_y_exp[0]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_exp[1]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_exp[2]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_exp[3]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_exp[4]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_exp[5]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_man_dn[0]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_man_dn[1]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_man_dn[2]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_man_dn[3]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_man_dn[4]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_man_dn[5]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_man_dn[6]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_man_dn[7]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_man_dn[8]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_man_dn[9]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_man_dn[10]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_man_dn[11]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_man_dn[12]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_man_dn[13]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_man_dn[14]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_man_dn[15]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_man_dn[16]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_man_dn[17]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_man_dn[18]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_man_dn[19]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_man_dn[20]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_man_dn[21]
            100.00  100.00  100.00  100.00  clk       0.00  
dout_uni_y_sgn
            100.00  100.00  100.00  100.00  clk       0.00  

1
 
****************************************
Report : compile_options
Design : FPALU
Version: O-2018.06-SP5-1
Date   : Sun Dec  5 02:21:12 2021
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
FPALU                                    flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         fix_multiple_port_nets feedthroughs
                                                                constants
                                                                outputs
                                                                buffer_constants
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : FPALU
Version: O-2018.06-SP5-1
Date   : Sun Dec  5 02:21:12 2021
****************************************


    Design: FPALU

    max_area               0.00
  - Current Area       22874.40
  ------------------------------
    Slack              -22874.40  (VIOLATED)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : FPALU
Version: O-2018.06-SP5-1
Date   : Sun Dec  5 02:21:12 2021
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.86 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.31 f
  U1946/Y (XOR2XLTS)                                      0.31       5.62 f
  U1947/Y (AOI222XLTS)                                    0.50       6.12 r
  U1948/Y (INVX2TS)                                       0.29       6.41 f
  dout_uni_y_exp[5] (out)                                 0.00       6.41 f
  data arrival time                                                  6.41

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.41
  --------------------------------------------------------------------------
  slack (MET)                                                      283.59


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.86 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.50       6.12 r
  U1948/Y (INVX2TS)                                       0.29       6.40 f
  dout_uni_y_exp[5] (out)                                 0.00       6.40 f
  data arrival time                                                  6.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.40
  --------------------------------------------------------------------------
  slack (MET)                                                      283.60


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.50       6.12 r
  U1948/Y (INVX2TS)                                       0.29       6.40 f
  dout_uni_y_exp[5] (out)                                 0.00       6.40 f
  data arrival time                                                  6.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.40
  --------------------------------------------------------------------------
  slack (MET)                                                      283.60


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.50       6.12 r
  U1948/Y (INVX2TS)                                       0.29       6.40 f
  dout_uni_y_exp[5] (out)                                 0.00       6.40 f
  data arrival time                                                  6.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.40
  --------------------------------------------------------------------------
  slack (MET)                                                      283.60


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.50       6.11 r
  U1948/Y (INVX2TS)                                       0.29       6.40 f
  dout_uni_y_exp[5] (out)                                 0.00       6.40 f
  data arrival time                                                  6.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.40
  --------------------------------------------------------------------------
  slack (MET)                                                      283.60


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.50       6.11 r
  U1948/Y (INVX2TS)                                       0.29       6.40 f
  dout_uni_y_exp[5] (out)                                 0.00       6.40 f
  data arrival time                                                  6.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.40
  --------------------------------------------------------------------------
  slack (MET)                                                      283.60


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.84 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.50       6.11 r
  U1948/Y (INVX2TS)                                       0.29       6.40 f
  dout_uni_y_exp[5] (out)                                 0.00       6.40 f
  data arrival time                                                  6.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.40
  --------------------------------------------------------------------------
  slack (MET)                                                      283.60


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.84 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.29 f
  U1946/Y (XOR2XLTS)                                      0.31       5.60 f
  U1947/Y (AOI222XLTS)                                    0.50       6.10 r
  U1948/Y (INVX2TS)                                       0.29       6.39 f
  dout_uni_y_exp[5] (out)                                 0.00       6.39 f
  data arrival time                                                  6.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.39
  --------------------------------------------------------------------------
  slack (MET)                                                      283.61


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.35 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.27 f
  U1946/Y (XOR2XLTS)                                      0.31       5.59 f
  U1947/Y (AOI222XLTS)                                    0.50       6.09 r
  U1948/Y (INVX2TS)                                       0.29       6.38 f
  dout_uni_y_exp[5] (out)                                 0.00       6.38 f
  data arrival time                                                  6.38

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.38
  --------------------------------------------------------------------------
  slack (MET)                                                      283.62


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.86 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.31 f
  U1946/Y (XOR2XLTS)                                      0.31       5.62 f
  U1947/Y (AOI222XLTS)                                    0.47       6.09 r
  U1948/Y (INVX2TS)                                       0.29       6.37 f
  dout_uni_y_exp[5] (out)                                 0.00       6.37 f
  data arrival time                                                  6.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.37
  --------------------------------------------------------------------------
  slack (MET)                                                      283.63


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.35 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.27 f
  U1946/Y (XOR2XLTS)                                      0.31       5.58 f
  U1947/Y (AOI222XLTS)                                    0.50       6.08 r
  U1948/Y (INVX2TS)                                       0.29       6.37 f
  dout_uni_y_exp[5] (out)                                 0.00       6.37 f
  data arrival time                                                  6.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.37
  --------------------------------------------------------------------------
  slack (MET)                                                      283.63


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.35 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.27 f
  U1946/Y (XOR2XLTS)                                      0.31       5.58 f
  U1947/Y (AOI222XLTS)                                    0.50       6.08 r
  U1948/Y (INVX2TS)                                       0.29       6.37 f
  dout_uni_y_exp[5] (out)                                 0.00       6.37 f
  data arrival time                                                  6.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.37
  --------------------------------------------------------------------------
  slack (MET)                                                      283.63


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.34 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.27 f
  U1946/Y (XOR2XLTS)                                      0.31       5.58 f
  U1947/Y (AOI222XLTS)                                    0.50       6.08 r
  U1948/Y (INVX2TS)                                       0.29       6.37 f
  dout_uni_y_exp[5] (out)                                 0.00       6.37 f
  data arrival time                                                  6.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.37
  --------------------------------------------------------------------------
  slack (MET)                                                      283.63


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.86 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.47       6.08 r
  U1948/Y (INVX2TS)                                       0.29       6.37 f
  dout_uni_y_exp[5] (out)                                 0.00       6.37 f
  data arrival time                                                  6.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.37
  --------------------------------------------------------------------------
  slack (MET)                                                      283.63


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.47       6.08 r
  U1948/Y (INVX2TS)                                       0.29       6.37 f
  dout_uni_y_exp[5] (out)                                 0.00       6.37 f
  data arrival time                                                  6.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.37
  --------------------------------------------------------------------------
  slack (MET)                                                      283.63


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.47       6.08 r
  U1948/Y (INVX2TS)                                       0.29       6.37 f
  dout_uni_y_exp[5] (out)                                 0.00       6.37 f
  data arrival time                                                  6.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.37
  --------------------------------------------------------------------------
  slack (MET)                                                      283.63


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.86 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.31 f
  U1946/Y (XOR2XLTS)                                      0.31       5.62 f
  U1947/Y (AOI222XLTS)                                    0.46       6.08 r
  U1948/Y (INVX2TS)                                       0.29       6.37 f
  dout_uni_y_exp[5] (out)                                 0.00       6.37 f
  data arrival time                                                  6.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.37
  --------------------------------------------------------------------------
  slack (MET)                                                      283.63


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.35 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.26 f
  U1946/Y (XOR2XLTS)                                      0.31       5.57 f
  U1947/Y (AOI222XLTS)                                    0.50       6.08 r
  U1948/Y (INVX2TS)                                       0.29       6.36 f
  dout_uni_y_exp[5] (out)                                 0.00       6.36 f
  data arrival time                                                  6.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.36
  --------------------------------------------------------------------------
  slack (MET)                                                      283.64


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.34 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.26 f
  U1946/Y (XOR2XLTS)                                      0.31       5.57 f
  U1947/Y (AOI222XLTS)                                    0.50       6.08 r
  U1948/Y (INVX2TS)                                       0.29       6.36 f
  dout_uni_y_exp[5] (out)                                 0.00       6.36 f
  data arrival time                                                  6.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.36
  --------------------------------------------------------------------------
  slack (MET)                                                      283.64


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.34 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.81 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.26 f
  U1946/Y (XOR2XLTS)                                      0.31       5.57 f
  U1947/Y (AOI222XLTS)                                    0.50       6.08 r
  U1948/Y (INVX2TS)                                       0.29       6.36 f
  dout_uni_y_exp[5] (out)                                 0.00       6.36 f
  data arrival time                                                  6.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.36
  --------------------------------------------------------------------------
  slack (MET)                                                      283.64


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.47       6.07 r
  U1948/Y (INVX2TS)                                       0.29       6.36 f
  dout_uni_y_exp[5] (out)                                 0.00       6.36 f
  data arrival time                                                  6.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.36
  --------------------------------------------------------------------------
  slack (MET)                                                      283.64


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.47       6.07 r
  U1948/Y (INVX2TS)                                       0.29       6.36 f
  dout_uni_y_exp[5] (out)                                 0.00       6.36 f
  data arrival time                                                  6.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.36
  --------------------------------------------------------------------------
  slack (MET)                                                      283.64


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.84 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.47       6.07 r
  U1948/Y (INVX2TS)                                       0.29       6.36 f
  dout_uni_y_exp[5] (out)                                 0.00       6.36 f
  data arrival time                                                  6.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.36
  --------------------------------------------------------------------------
  slack (MET)                                                      283.64


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.86 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.46       6.07 r
  U1948/Y (INVX2TS)                                       0.29       6.36 f
  dout_uni_y_exp[5] (out)                                 0.00       6.36 f
  data arrival time                                                  6.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.36
  --------------------------------------------------------------------------
  slack (MET)                                                      283.64


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.46       6.07 r
  U1948/Y (INVX2TS)                                       0.29       6.36 f
  dout_uni_y_exp[5] (out)                                 0.00       6.36 f
  data arrival time                                                  6.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.36
  --------------------------------------------------------------------------
  slack (MET)                                                      283.64


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.46       6.07 r
  U1948/Y (INVX2TS)                                       0.29       6.36 f
  dout_uni_y_exp[5] (out)                                 0.00       6.36 f
  data arrival time                                                  6.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.36
  --------------------------------------------------------------------------
  slack (MET)                                                      283.64


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.34 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.81 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.26 f
  U1946/Y (XOR2XLTS)                                      0.31       5.57 f
  U1947/Y (AOI222XLTS)                                    0.50       6.07 r
  U1948/Y (INVX2TS)                                       0.29       6.36 f
  dout_uni_y_exp[5] (out)                                 0.00       6.36 f
  data arrival time                                                  6.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.36
  --------------------------------------------------------------------------
  slack (MET)                                                      283.64


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.84 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.29 f
  U1946/Y (XOR2XLTS)                                      0.31       5.60 f
  U1947/Y (AOI222XLTS)                                    0.47       6.07 r
  U1948/Y (INVX2TS)                                       0.29       6.36 f
  dout_uni_y_exp[5] (out)                                 0.00       6.36 f
  data arrival time                                                  6.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.36
  --------------------------------------------------------------------------
  slack (MET)                                                      283.64


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.46       6.07 r
  U1948/Y (INVX2TS)                                       0.29       6.35 f
  dout_uni_y_exp[5] (out)                                 0.00       6.35 f
  data arrival time                                                  6.35

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.35
  --------------------------------------------------------------------------
  slack (MET)                                                      283.65


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.46       6.07 r
  U1948/Y (INVX2TS)                                       0.29       6.35 f
  dout_uni_y_exp[5] (out)                                 0.00       6.35 f
  data arrival time                                                  6.35

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.35
  --------------------------------------------------------------------------
  slack (MET)                                                      283.65


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.84 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.46       6.07 r
  U1948/Y (INVX2TS)                                       0.29       6.35 f
  dout_uni_y_exp[5] (out)                                 0.00       6.35 f
  data arrival time                                                  6.35

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.35
  --------------------------------------------------------------------------
  slack (MET)                                                      283.65


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/CO (CMPR32X2TS)                 0.78       3.13 r
  DP_OP_167J1_125_280_U13/S (CMPR32X2TS)                  0.51       3.64 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.68       4.32 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.79 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.25 f
  U1946/Y (XOR2XLTS)                                      0.31       5.56 f
  U1947/Y (AOI222XLTS)                                    0.50       6.06 r
  U1948/Y (INVX2TS)                                       0.29       6.35 f
  dout_uni_y_exp[5] (out)                                 0.00       6.35 f
  data arrival time                                                  6.35

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.35
  --------------------------------------------------------------------------
  slack (MET)                                                      283.65


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.84 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.29 f
  U1946/Y (XOR2XLTS)                                      0.31       5.60 f
  U1947/Y (AOI222XLTS)                                    0.46       6.06 r
  U1948/Y (INVX2TS)                                       0.29       6.35 f
  dout_uni_y_exp[5] (out)                                 0.00       6.35 f
  data arrival time                                                  6.35

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.35
  --------------------------------------------------------------------------
  slack (MET)                                                      283.65


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/CO (CMPR32X2TS)                 0.78       3.13 r
  DP_OP_167J1_125_280_U13/S (CMPR32X2TS)                  0.51       3.64 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.68       4.32 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.79 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.24 f
  U1946/Y (XOR2XLTS)                                      0.31       5.55 f
  U1947/Y (AOI222XLTS)                                    0.50       6.06 r
  U1948/Y (INVX2TS)                                       0.29       6.34 f
  dout_uni_y_exp[5] (out)                                 0.00       6.34 f
  data arrival time                                                  6.34

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.34
  --------------------------------------------------------------------------
  slack (MET)                                                      283.66


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/CO (CMPR32X2TS)                 0.78       3.13 r
  DP_OP_167J1_125_280_U13/S (CMPR32X2TS)                  0.51       3.64 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.68       4.32 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.79 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.24 f
  U1946/Y (XOR2XLTS)                                      0.31       5.55 f
  U1947/Y (AOI222XLTS)                                    0.50       6.06 r
  U1948/Y (INVX2TS)                                       0.29       6.34 f
  dout_uni_y_exp[5] (out)                                 0.00       6.34 f
  data arrival time                                                  6.34

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.34
  --------------------------------------------------------------------------
  slack (MET)                                                      283.66


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.35 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.27 f
  U1946/Y (XOR2XLTS)                                      0.31       5.59 f
  U1947/Y (AOI222XLTS)                                    0.47       6.05 r
  U1948/Y (INVX2TS)                                       0.29       6.34 f
  dout_uni_y_exp[5] (out)                                 0.00       6.34 f
  data arrival time                                                  6.34

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.34
  --------------------------------------------------------------------------
  slack (MET)                                                      283.66


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/CO (CMPR32X2TS)                 0.78       3.13 r
  DP_OP_167J1_125_280_U13/S (CMPR32X2TS)                  0.51       3.64 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.68       4.32 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.79 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.23 f
  U1946/Y (XOR2XLTS)                                      0.31       5.55 f
  U1947/Y (AOI222XLTS)                                    0.50       6.05 r
  U1948/Y (INVX2TS)                                       0.29       6.34 f
  dout_uni_y_exp[5] (out)                                 0.00       6.34 f
  data arrival time                                                  6.34

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.34
  --------------------------------------------------------------------------
  slack (MET)                                                      283.66


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.35 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.27 f
  U1946/Y (XOR2XLTS)                                      0.31       5.58 f
  U1947/Y (AOI222XLTS)                                    0.47       6.05 r
  U1948/Y (INVX2TS)                                       0.29       6.33 f
  dout_uni_y_exp[5] (out)                                 0.00       6.33 f
  data arrival time                                                  6.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                      283.67


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.35 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.27 f
  U1946/Y (XOR2XLTS)                                      0.31       5.58 f
  U1947/Y (AOI222XLTS)                                    0.47       6.05 r
  U1948/Y (INVX2TS)                                       0.29       6.33 f
  dout_uni_y_exp[5] (out)                                 0.00       6.33 f
  data arrival time                                                  6.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                      283.67


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.34 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.27 f
  U1946/Y (XOR2XLTS)                                      0.31       5.58 f
  U1947/Y (AOI222XLTS)                                    0.47       6.05 r
  U1948/Y (INVX2TS)                                       0.29       6.33 f
  dout_uni_y_exp[5] (out)                                 0.00       6.33 f
  data arrival time                                                  6.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                      283.67


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.35 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.27 f
  U1946/Y (XOR2XLTS)                                      0.31       5.59 f
  U1947/Y (AOI222XLTS)                                    0.46       6.04 r
  U1948/Y (INVX2TS)                                       0.29       6.33 f
  dout_uni_y_exp[5] (out)                                 0.00       6.33 f
  data arrival time                                                  6.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                      283.67


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.86 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.31 f
  U1946/Y (XOR2XLTS)                                      0.31       5.62 f
  U1947/Y (AOI222XLTS)                                    0.42       6.04 r
  U1948/Y (INVX2TS)                                       0.29       6.33 f
  dout_uni_y_exp[5] (out)                                 0.00       6.33 f
  data arrival time                                                  6.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                      283.67


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.34 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.26 f
  U1946/Y (XOR2XLTS)                                      0.31       5.57 f
  U1947/Y (AOI222XLTS)                                    0.47       6.04 r
  U1948/Y (INVX2TS)                                       0.29       6.33 f
  dout_uni_y_exp[5] (out)                                 0.00       6.33 f
  data arrival time                                                  6.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                      283.67


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.35 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.26 f
  U1946/Y (XOR2XLTS)                                      0.31       5.57 f
  U1947/Y (AOI222XLTS)                                    0.47       6.04 r
  U1948/Y (INVX2TS)                                       0.29       6.33 f
  dout_uni_y_exp[5] (out)                                 0.00       6.33 f
  data arrival time                                                  6.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                      283.67


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.34 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.81 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.26 f
  U1946/Y (XOR2XLTS)                                      0.31       5.57 f
  U1947/Y (AOI222XLTS)                                    0.47       6.04 r
  U1948/Y (INVX2TS)                                       0.29       6.33 f
  dout_uni_y_exp[5] (out)                                 0.00       6.33 f
  data arrival time                                                  6.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                      283.67


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.35 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.27 f
  U1946/Y (XOR2XLTS)                                      0.31       5.58 f
  U1947/Y (AOI222XLTS)                                    0.46       6.04 r
  U1948/Y (INVX2TS)                                       0.29       6.33 f
  dout_uni_y_exp[5] (out)                                 0.00       6.33 f
  data arrival time                                                  6.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                      283.67


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.35 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.27 f
  U1946/Y (XOR2XLTS)                                      0.31       5.58 f
  U1947/Y (AOI222XLTS)                                    0.46       6.04 r
  U1948/Y (INVX2TS)                                       0.29       6.33 f
  dout_uni_y_exp[5] (out)                                 0.00       6.33 f
  data arrival time                                                  6.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                      283.67


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.34 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.27 f
  U1946/Y (XOR2XLTS)                                      0.31       5.58 f
  U1947/Y (AOI222XLTS)                                    0.46       6.04 r
  U1948/Y (INVX2TS)                                       0.29       6.33 f
  dout_uni_y_exp[5] (out)                                 0.00       6.33 f
  data arrival time                                                  6.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                      283.67


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.86 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.42       6.04 r
  U1948/Y (INVX2TS)                                       0.29       6.32 f
  dout_uni_y_exp[5] (out)                                 0.00       6.32 f
  data arrival time                                                  6.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.32
  --------------------------------------------------------------------------
  slack (MET)                                                      283.68


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.42       6.04 r
  U1948/Y (INVX2TS)                                       0.29       6.32 f
  dout_uni_y_exp[5] (out)                                 0.00       6.32 f
  data arrival time                                                  6.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.32
  --------------------------------------------------------------------------
  slack (MET)                                                      283.68


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.42       6.04 r
  U1948/Y (INVX2TS)                                       0.29       6.32 f
  dout_uni_y_exp[5] (out)                                 0.00       6.32 f
  data arrival time                                                  6.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.32
  --------------------------------------------------------------------------
  slack (MET)                                                      283.68


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.34 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.81 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.26 f
  U1946/Y (XOR2XLTS)                                      0.31       5.57 f
  U1947/Y (AOI222XLTS)                                    0.47       6.03 r
  U1948/Y (INVX2TS)                                       0.29       6.32 f
  dout_uni_y_exp[5] (out)                                 0.00       6.32 f
  data arrival time                                                  6.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.32
  --------------------------------------------------------------------------
  slack (MET)                                                      283.68


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.34 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.26 f
  U1946/Y (XOR2XLTS)                                      0.31       5.57 f
  U1947/Y (AOI222XLTS)                                    0.46       6.03 r
  U1948/Y (INVX2TS)                                       0.29       6.32 f
  dout_uni_y_exp[5] (out)                                 0.00       6.32 f
  data arrival time                                                  6.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.32
  --------------------------------------------------------------------------
  slack (MET)                                                      283.68


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.35 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.26 f
  U1946/Y (XOR2XLTS)                                      0.31       5.57 f
  U1947/Y (AOI222XLTS)                                    0.46       6.03 r
  U1948/Y (INVX2TS)                                       0.29       6.32 f
  dout_uni_y_exp[5] (out)                                 0.00       6.32 f
  data arrival time                                                  6.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.32
  --------------------------------------------------------------------------
  slack (MET)                                                      283.68


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.34 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.81 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.26 f
  U1946/Y (XOR2XLTS)                                      0.31       5.57 f
  U1947/Y (AOI222XLTS)                                    0.46       6.03 r
  U1948/Y (INVX2TS)                                       0.29       6.32 f
  dout_uni_y_exp[5] (out)                                 0.00       6.32 f
  data arrival time                                                  6.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.32
  --------------------------------------------------------------------------
  slack (MET)                                                      283.68


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.42       6.03 r
  U1948/Y (INVX2TS)                                       0.29       6.32 f
  dout_uni_y_exp[5] (out)                                 0.00       6.32 f
  data arrival time                                                  6.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.32
  --------------------------------------------------------------------------
  slack (MET)                                                      283.68


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.42       6.03 r
  U1948/Y (INVX2TS)                                       0.29       6.32 f
  dout_uni_y_exp[5] (out)                                 0.00       6.32 f
  data arrival time                                                  6.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.32
  --------------------------------------------------------------------------
  slack (MET)                                                      283.68


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.84 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.42       6.03 r
  U1948/Y (INVX2TS)                                       0.29       6.32 f
  dout_uni_y_exp[5] (out)                                 0.00       6.32 f
  data arrival time                                                  6.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.32
  --------------------------------------------------------------------------
  slack (MET)                                                      283.68


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.86 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.31 f
  U1946/Y (XOR2XLTS)                                      0.31       5.62 f
  U1947/Y (AOI222XLTS)                                    0.41       6.03 r
  U1948/Y (INVX2TS)                                       0.29       6.32 f
  dout_uni_y_exp[5] (out)                                 0.00       6.32 f
  data arrival time                                                  6.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.32
  --------------------------------------------------------------------------
  slack (MET)                                                      283.68


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.34 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.81 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.26 f
  U1946/Y (XOR2XLTS)                                      0.31       5.57 f
  U1947/Y (AOI222XLTS)                                    0.46       6.03 r
  U1948/Y (INVX2TS)                                       0.29       6.31 f
  dout_uni_y_exp[5] (out)                                 0.00       6.31 f
  data arrival time                                                  6.31

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.31
  --------------------------------------------------------------------------
  slack (MET)                                                      283.69


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/CO (CMPR32X2TS)                 0.78       3.13 r
  DP_OP_167J1_125_280_U13/S (CMPR32X2TS)                  0.51       3.64 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.68       4.32 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.79 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.25 f
  U1946/Y (XOR2XLTS)                                      0.31       5.56 f
  U1947/Y (AOI222XLTS)                                    0.47       6.03 r
  U1948/Y (INVX2TS)                                       0.29       6.31 f
  dout_uni_y_exp[5] (out)                                 0.00       6.31 f
  data arrival time                                                  6.31

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.31
  --------------------------------------------------------------------------
  slack (MET)                                                      283.69


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.84 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.29 f
  U1946/Y (XOR2XLTS)                                      0.31       5.60 f
  U1947/Y (AOI222XLTS)                                    0.42       6.02 r
  U1948/Y (INVX2TS)                                       0.29       6.31 f
  dout_uni_y_exp[5] (out)                                 0.00       6.31 f
  data arrival time                                                  6.31

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.31
  --------------------------------------------------------------------------
  slack (MET)                                                      283.69


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.86 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.41       6.02 r
  U1948/Y (INVX2TS)                                       0.29       6.31 f
  dout_uni_y_exp[5] (out)                                 0.00       6.31 f
  data arrival time                                                  6.31

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.31
  --------------------------------------------------------------------------
  slack (MET)                                                      283.69


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.41       6.02 r
  U1948/Y (INVX2TS)                                       0.29       6.31 f
  dout_uni_y_exp[5] (out)                                 0.00       6.31 f
  data arrival time                                                  6.31

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.31
  --------------------------------------------------------------------------
  slack (MET)                                                      283.69


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.41       6.02 r
  U1948/Y (INVX2TS)                                       0.29       6.31 f
  dout_uni_y_exp[5] (out)                                 0.00       6.31 f
  data arrival time                                                  6.31

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.31
  --------------------------------------------------------------------------
  slack (MET)                                                      283.69


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/CO (CMPR32X2TS)                 0.78       3.13 r
  DP_OP_167J1_125_280_U13/S (CMPR32X2TS)                  0.51       3.64 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.68       4.32 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.79 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.24 f
  U1946/Y (XOR2XLTS)                                      0.31       5.55 f
  U1947/Y (AOI222XLTS)                                    0.47       6.02 r
  U1948/Y (INVX2TS)                                       0.29       6.31 f
  dout_uni_y_exp[5] (out)                                 0.00       6.31 f
  data arrival time                                                  6.31

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.31
  --------------------------------------------------------------------------
  slack (MET)                                                      283.69


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/CO (CMPR32X2TS)                 0.78       3.13 r
  DP_OP_167J1_125_280_U13/S (CMPR32X2TS)                  0.51       3.64 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.68       4.32 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.79 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.24 f
  U1946/Y (XOR2XLTS)                                      0.31       5.55 f
  U1947/Y (AOI222XLTS)                                    0.47       6.02 r
  U1948/Y (INVX2TS)                                       0.29       6.31 f
  dout_uni_y_exp[5] (out)                                 0.00       6.31 f
  data arrival time                                                  6.31

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.31
  --------------------------------------------------------------------------
  slack (MET)                                                      283.69


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/CO (CMPR32X2TS)                 0.78       3.13 r
  DP_OP_167J1_125_280_U13/S (CMPR32X2TS)                  0.51       3.64 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.68       4.32 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.79 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.25 f
  U1946/Y (XOR2XLTS)                                      0.31       5.56 f
  U1947/Y (AOI222XLTS)                                    0.46       6.02 r
  U1948/Y (INVX2TS)                                       0.29       6.31 f
  dout_uni_y_exp[5] (out)                                 0.00       6.31 f
  data arrival time                                                  6.31

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.31
  --------------------------------------------------------------------------
  slack (MET)                                                      283.69


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/CO (CMPR32X2TS)                 0.78       3.13 r
  DP_OP_167J1_125_280_U13/S (CMPR32X2TS)                  0.46       3.59 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.68       4.28 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.75 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.20 f
  U1946/Y (XOR2XLTS)                                      0.31       5.51 f
  U1947/Y (AOI222XLTS)                                    0.50       6.02 r
  U1948/Y (INVX2TS)                                       0.29       6.30 f
  dout_uni_y_exp[5] (out)                                 0.00       6.30 f
  data arrival time                                                  6.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                      283.70


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.57       3.80 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.28 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.75 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.20 f
  U1946/Y (XOR2XLTS)                                      0.31       5.51 f
  U1947/Y (AOI222XLTS)                                    0.50       6.02 r
  U1948/Y (INVX2TS)                                       0.29       6.30 f
  dout_uni_y_exp[5] (out)                                 0.00       6.30 f
  data arrival time                                                  6.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                      283.70


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.41       6.01 r
  U1948/Y (INVX2TS)                                       0.29       6.30 f
  dout_uni_y_exp[5] (out)                                 0.00       6.30 f
  data arrival time                                                  6.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                      283.70


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.41       6.01 r
  U1948/Y (INVX2TS)                                       0.29       6.30 f
  dout_uni_y_exp[5] (out)                                 0.00       6.30 f
  data arrival time                                                  6.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                      283.70


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.84 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.41       6.01 r
  U1948/Y (INVX2TS)                                       0.29       6.30 f
  dout_uni_y_exp[5] (out)                                 0.00       6.30 f
  data arrival time                                                  6.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                      283.70


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.86 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.31 f
  U1946/Y (XOR2XLTS)                                      0.31       5.62 f
  U1947/Y (AOI222XLTS)                                    0.39       6.01 r
  U1948/Y (INVX2TS)                                       0.29       6.30 f
  dout_uni_y_exp[5] (out)                                 0.00       6.30 f
  data arrival time                                                  6.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                      283.70


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/CO (CMPR32X2TS)                 0.78       3.13 r
  DP_OP_167J1_125_280_U13/S (CMPR32X2TS)                  0.51       3.64 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.68       4.32 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.79 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.23 f
  U1946/Y (XOR2XLTS)                                      0.31       5.55 f
  U1947/Y (AOI222XLTS)                                    0.47       6.01 r
  U1948/Y (INVX2TS)                                       0.29       6.30 f
  dout_uni_y_exp[5] (out)                                 0.00       6.30 f
  data arrival time                                                  6.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                      283.70


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/CO (CMPR32X2TS)                 0.78       3.13 r
  DP_OP_167J1_125_280_U13/S (CMPR32X2TS)                  0.51       3.64 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.68       4.32 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.79 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.24 f
  U1946/Y (XOR2XLTS)                                      0.31       5.55 f
  U1947/Y (AOI222XLTS)                                    0.46       6.01 r
  U1948/Y (INVX2TS)                                       0.29       6.30 f
  dout_uni_y_exp[5] (out)                                 0.00       6.30 f
  data arrival time                                                  6.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                      283.70


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/CO (CMPR32X2TS)                 0.78       3.13 r
  DP_OP_167J1_125_280_U13/S (CMPR32X2TS)                  0.51       3.64 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.68       4.32 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.79 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.24 f
  U1946/Y (XOR2XLTS)                                      0.31       5.55 f
  U1947/Y (AOI222XLTS)                                    0.46       6.01 r
  U1948/Y (INVX2TS)                                       0.29       6.30 f
  dout_uni_y_exp[5] (out)                                 0.00       6.30 f
  data arrival time                                                  6.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                      283.70


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/CO (CMPR32X2TS)                 0.78       3.13 r
  DP_OP_167J1_125_280_U13/S (CMPR32X2TS)                  0.46       3.59 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.68       4.28 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.75 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.20 f
  U1946/Y (XOR2XLTS)                                      0.31       5.51 f
  U1947/Y (AOI222XLTS)                                    0.50       6.01 r
  U1948/Y (INVX2TS)                                       0.29       6.30 f
  dout_uni_y_exp[5] (out)                                 0.00       6.30 f
  data arrival time                                                  6.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                      283.70


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/CO (CMPR32X2TS)                 0.78       3.13 r
  DP_OP_167J1_125_280_U13/S (CMPR32X2TS)                  0.46       3.59 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.68       4.28 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.74 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.20 f
  U1946/Y (XOR2XLTS)                                      0.31       5.51 f
  U1947/Y (AOI222XLTS)                                    0.50       6.01 r
  U1948/Y (INVX2TS)                                       0.29       6.30 f
  dout_uni_y_exp[5] (out)                                 0.00       6.30 f
  data arrival time                                                  6.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                      283.70


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.35 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.27 f
  U1946/Y (XOR2XLTS)                                      0.31       5.59 f
  U1947/Y (AOI222XLTS)                                    0.42       6.01 r
  U1948/Y (INVX2TS)                                       0.29       6.30 f
  dout_uni_y_exp[5] (out)                                 0.00       6.30 f
  data arrival time                                                  6.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                      283.70


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.57       3.80 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.28 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.75 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.19 f
  U1946/Y (XOR2XLTS)                                      0.31       5.51 f
  U1947/Y (AOI222XLTS)                                    0.50       6.01 r
  U1948/Y (INVX2TS)                                       0.29       6.30 f
  dout_uni_y_exp[5] (out)                                 0.00       6.30 f
  data arrival time                                                  6.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                      283.70


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.57       3.80 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.28 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.74 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.19 f
  U1946/Y (XOR2XLTS)                                      0.31       5.51 f
  U1947/Y (AOI222XLTS)                                    0.50       6.01 r
  U1948/Y (INVX2TS)                                       0.29       6.30 f
  dout_uni_y_exp[5] (out)                                 0.00       6.30 f
  data arrival time                                                  6.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                      283.70


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.57       3.80 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.27 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.74 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.19 f
  U1946/Y (XOR2XLTS)                                      0.31       5.51 f
  U1947/Y (AOI222XLTS)                                    0.50       6.01 r
  U1948/Y (INVX2TS)                                       0.29       6.30 f
  dout_uni_y_exp[5] (out)                                 0.00       6.30 f
  data arrival time                                                  6.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                      283.70


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.84 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.29 f
  U1946/Y (XOR2XLTS)                                      0.31       5.60 f
  U1947/Y (AOI222XLTS)                                    0.41       6.01 r
  U1948/Y (INVX2TS)                                       0.29       6.30 f
  dout_uni_y_exp[5] (out)                                 0.00       6.30 f
  data arrival time                                                  6.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                      283.70


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.86 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.39       6.01 r
  U1948/Y (INVX2TS)                                       0.29       6.30 f
  dout_uni_y_exp[5] (out)                                 0.00       6.30 f
  data arrival time                                                  6.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                      283.70


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.39       6.01 r
  U1948/Y (INVX2TS)                                       0.29       6.30 f
  dout_uni_y_exp[5] (out)                                 0.00       6.30 f
  data arrival time                                                  6.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                      283.70


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.39       6.01 r
  U1948/Y (INVX2TS)                                       0.29       6.30 f
  dout_uni_y_exp[5] (out)                                 0.00       6.30 f
  data arrival time                                                  6.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                      283.70


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/CO (CMPR32X2TS)                 0.78       3.13 r
  DP_OP_167J1_125_280_U13/S (CMPR32X2TS)                  0.51       3.64 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.68       4.32 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.79 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.23 f
  U1946/Y (XOR2XLTS)                                      0.31       5.55 f
  U1947/Y (AOI222XLTS)                                    0.46       6.00 r
  U1948/Y (INVX2TS)                                       0.29       6.29 f
  dout_uni_y_exp[5] (out)                                 0.00       6.29 f
  data arrival time                                                  6.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.29
  --------------------------------------------------------------------------
  slack (MET)                                                      283.71


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/CO (CMPR32X2TS)                 0.78       3.13 r
  DP_OP_167J1_125_280_U13/S (CMPR32X2TS)                  0.46       3.59 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.68       4.28 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.74 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.19 f
  U1946/Y (XOR2XLTS)                                      0.31       5.50 f
  U1947/Y (AOI222XLTS)                                    0.50       6.00 r
  U1948/Y (INVX2TS)                                       0.29       6.29 f
  dout_uni_y_exp[5] (out)                                 0.00       6.29 f
  data arrival time                                                  6.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.29
  --------------------------------------------------------------------------
  slack (MET)                                                      283.71


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.35 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.27 f
  U1946/Y (XOR2XLTS)                                      0.31       5.58 f
  U1947/Y (AOI222XLTS)                                    0.42       6.00 r
  U1948/Y (INVX2TS)                                       0.29       6.29 f
  dout_uni_y_exp[5] (out)                                 0.00       6.29 f
  data arrival time                                                  6.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.29
  --------------------------------------------------------------------------
  slack (MET)                                                      283.71


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.35 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.27 f
  U1946/Y (XOR2XLTS)                                      0.31       5.58 f
  U1947/Y (AOI222XLTS)                                    0.42       6.00 r
  U1948/Y (INVX2TS)                                       0.29       6.29 f
  dout_uni_y_exp[5] (out)                                 0.00       6.29 f
  data arrival time                                                  6.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.29
  --------------------------------------------------------------------------
  slack (MET)                                                      283.71


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.34 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.27 f
  U1946/Y (XOR2XLTS)                                      0.31       5.58 f
  U1947/Y (AOI222XLTS)                                    0.42       6.00 r
  U1948/Y (INVX2TS)                                       0.29       6.29 f
  dout_uni_y_exp[5] (out)                                 0.00       6.29 f
  data arrival time                                                  6.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.29
  --------------------------------------------------------------------------
  slack (MET)                                                      283.71


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.57       3.80 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.27 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.74 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.19 f
  U1946/Y (XOR2XLTS)                                      0.31       5.50 f
  U1947/Y (AOI222XLTS)                                    0.50       6.00 r
  U1948/Y (INVX2TS)                                       0.29       6.29 f
  dout_uni_y_exp[5] (out)                                 0.00       6.29 f
  data arrival time                                                  6.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.29
  --------------------------------------------------------------------------
  slack (MET)                                                      283.71


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.57       3.80 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.28 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.74 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.19 f
  U1946/Y (XOR2XLTS)                                      0.31       5.50 f
  U1947/Y (AOI222XLTS)                                    0.50       6.00 r
  U1948/Y (INVX2TS)                                       0.29       6.29 f
  dout_uni_y_exp[5] (out)                                 0.00       6.29 f
  data arrival time                                                  6.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.29
  --------------------------------------------------------------------------
  slack (MET)                                                      283.71


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.57       3.80 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.27 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.74 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.19 f
  U1946/Y (XOR2XLTS)                                      0.31       5.50 f
  U1947/Y (AOI222XLTS)                                    0.50       6.00 r
  U1948/Y (INVX2TS)                                       0.29       6.29 f
  dout_uni_y_exp[5] (out)                                 0.00       6.29 f
  data arrival time                                                  6.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.29
  --------------------------------------------------------------------------
  slack (MET)                                                      283.71


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.39       6.00 r
  U1948/Y (INVX2TS)                                       0.29       6.29 f
  dout_uni_y_exp[5] (out)                                 0.00       6.29 f
  data arrival time                                                  6.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.29
  --------------------------------------------------------------------------
  slack (MET)                                                      283.71


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.85 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.39       6.00 r
  U1948/Y (INVX2TS)                                       0.29       6.29 f
  dout_uni_y_exp[5] (out)                                 0.00       6.29 f
  data arrival time                                                  6.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.29
  --------------------------------------------------------------------------
  slack (MET)                                                      283.71


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.84 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.30 f
  U1946/Y (XOR2XLTS)                                      0.31       5.61 f
  U1947/Y (AOI222XLTS)                                    0.39       6.00 r
  U1948/Y (INVX2TS)                                       0.29       6.29 f
  dout_uni_y_exp[5] (out)                                 0.00       6.29 f
  data arrival time                                                  6.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.29
  --------------------------------------------------------------------------
  slack (MET)                                                      283.71


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.35 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.26 f
  U1946/Y (XOR2XLTS)                                      0.31       5.57 f
  U1947/Y (AOI222XLTS)                                    0.42       6.00 r
  U1948/Y (INVX2TS)                                       0.29       6.28 f
  dout_uni_y_exp[5] (out)                                 0.00       6.28 f
  data arrival time                                                  6.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.28
  --------------------------------------------------------------------------
  slack (MET)                                                      283.72


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.84       3.19 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.88 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.34 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.82 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.26 f
  U1946/Y (XOR2XLTS)                                      0.31       5.57 f
  U1947/Y (AOI222XLTS)                                    0.42       6.00 r
  U1948/Y (INVX2TS)                                       0.29       6.28 f
  dout_uni_y_exp[5] (out)                                 0.00       6.28 f
  data arrival time                                                  6.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.28
  --------------------------------------------------------------------------
  slack (MET)                                                      283.72


1
