###############################################################
#  Generated by:      Cadence Encounter 10.13-s272_1
#  OS:                Linux x86_64(Host ID Shiva)
#  Generated on:      Wed Nov  7 22:33:43 2012
#  Design:            
###############################################################
global rda_Input
set design FMDLL
set cwd "."
set rda_Input(import_mode) {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1 }
set rda_Input(ui_netlist) "../design_data/${design}_syn.v"
set rda_Input(ui_netlisttype) {Verilog}
set rda_Input(ui_rtllist) ""
set rda_Input(ui_ilmdir) ""
set rda_Input(ui_ilmlist) ""
set rda_Input(ui_ilmspef) ""
set rda_Input(ui_fmdir) {}
set rda_Input(ui_settop) {1}
set rda_Input(ui_topcell) ${design}
set rda_Input(ui_celllib) ""
set rda_Input(ui_iolib) ""
set rda_Input(ui_areaiolib) ""
set rda_Input(ui_blklib) ""
set rda_Input(ui_kboxlib) ""
set rda_Input(ui_gds_file) ""
set rda_Input(ui_oa_oa2lefversion) {}
set rda_Input(ui_view_definition_file) "../design_data/${design}.view" 
# Source your own path
set rda_Input(ui_timelib,max) "/usr/cadtool/ee5216/CBDK_TSMC90GUTM_Arm_f1.0/CIC/SOCE/lib/slow.lib"
set rda_Input(ui_timelib,min) "/usr/cadtool/ee5216/CBDK_TSMC90GUTM_Arm_f1.0/CIC/SOCE/lib/lib/fast.lib"

# ==================== #
set rda_Input(ui_timelib) ""
set rda_Input(ui_smodDef) ""
set rda_Input(ui_smodData) ""
set rda_Input(ui_locvlib) ""
set rda_Input(ui_dpath) ""
set rda_Input(ui_tech_file) ""
set rda_Input(ui_io_file) "../design_data/${design}.io"
set rda_Input(ui_timingcon_file,full) ""
set rda_Input(ui_timingcon_file) "../design_data/${design}_syn.sdc"
set rda_Input(ui_latency_file) ""
set rda_Input(ui_scheduling_file) ""
set rda_Input(ui_buf_footprint) {}
set rda_Input(ui_delay_footprint) {}
set rda_Input(ui_inv_footprint) {}
# Source your own path
set rda_Input(ui_leffile) " /usr/cadtool/ee5216/CBDK_TSMC90GUTM_Arm_f1.0/CIC/SOCE/lef/tsmc090lk_9lm_2thick_tech_cic.lef  /usr/cadtool/ee5216/CBDK_TSMC90GUTM_Arm_f1.0/CIC/SOCE/lef/tsmc090nvt_macros.lef /usr/cadtool/ee5216/CBDK_TSMC90GUTM_Arm_f1.0/CIC/SOCE/lef/antenna_9lm.lef" 
#set rda_Input(ui_leffile) " /home/m110/m110061576/process/CBDK_TSMC018_Arm_f1.0/CIC/SOCE/lef/antenna.lef  /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/CIC/SOCE/lef/tsmc18_6lm_cic.lef /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/CIC/SOCE/lef/tsmc18_6lm_antenna_cic.lef" 

# ==================== #
set rda_Input(ui_cts_cell_footprint) {}
set rda_Input(ui_cts_cell_list) {}
set rda_Input(ui_core_cntl) {aspect}
set rda_Input(ui_aspect_ratio) {1}
set rda_Input(ui_core_util) {0.5}
set rda_Input(ui_core_height) {}
set rda_Input(ui_core_width) {}
set rda_Input(ui_core_to_left) {5}
set rda_Input(ui_core_to_right) {5}
set rda_Input(ui_core_to_top) {5}
set rda_Input(ui_core_to_bottom) {5}
set rda_Input(ui_max_io_height) {0}
set rda_Input(ui_row_height) {2.52}
set rda_Input(ui_isHorTrackHalfPitch) {0}
set rda_Input(ui_isVerTrackHalfPitch) {1}
set rda_Input(ui_ioOri) {R0}
set rda_Input(ui_isOrigCenter) {0}
set rda_Input(ui_isVerticalRow) {0}
set rda_Input(ui_exc_net) ""
set rda_Input(ui_delay_limit) {1000}
set rda_Input(ui_net_delay) {1000.0ps}
set rda_Input(ui_net_load) {0.5pf}
set rda_Input(ui_in_tran_delay) {0.1ps}
# Source your own path
#set rda_Input(ui_captbl_file) "-typical /home/m109/m109061571/process/T90/SOCE/t90g_rct.CapTbl -worst /home/m109/m109061571/process/T90/SOCE/t90g_rcw.CapTbl -best /home/m109/m109061571/process/T90/SOCE/t90g_rcb.CapTbl" 
# We don't need to do mmmc analysis.
# ==================== #
set rda_Input(ui_preRoute_cap) {1}
set rda_Input(ui_postRoute_cap) {1}
set rda_Input(ui_postRoute_xcap) {1}
set rda_Input(ui_preRoute_res) {1}
set rda_Input(ui_postRoute_res) {1}
set rda_Input(ui_shr_scale) {1.0}
set rda_Input(ui_rel_c_thresh) {0.03}
set rda_Input(ui_tot_c_thresh) {5.0}
set rda_Input(ui_cpl_c_thresh) {3.0}
set rda_Input(ui_time_unit) {1ns}
set rda_Input(ui_cap_unit) {}
set rda_Input(ui_oa_reflib) {}
set rda_Input(ui_oa_abstractname) {}
set rda_Input(ui_oa_layoutname) {}
set rda_Input(ui_sigstormlib) ""
set rda_Input(ui_cdb_file,min) ""
set rda_Input(ui_cdb_file,max) ""
set rda_Input(ui_cdb_file) ""
set rda_Input(ui_xtwf_file) ""
set rda_Input(ui_qxtech_file) ""
# Source your own path
set rda_Input(ui_qxlayermap_file) "/usr/cadtool/ee5216/CBDK_TSMC90GUTM_Arm_f1.0/CIC/SOCE/streamOut.map"
#set rda_Input(ui_qxlayermap_file) "/home/m110/m110061576/process/CBDK_TSMC018_Arm_f1.0/CIC/SOCE/streamOut.map"
# ==================== #
set rda_Input(ui_qxlib_file) ""
set rda_Input(ui_qxconf_file) ""
set rda_Input(ui_pwrnet) {VDD}
set rda_Input(ui_gndnet) {VSS}
set rda_Input(flip_first) {1}
set rda_Input(double_back) {1}
set rda_Input(assign_buffer)   {1}
set rda_Input(use_io_row_flow) {0}
set rda_Input(ui_pg_connections) ""
set rda_Input(ui_gen_footprint) {0}
