// Seed: 410117997
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [1 : ""] id_4;
  ;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    output logic id_2,
    output wor   id_3
);
  localparam id_5 = -1'd0;
  initial begin : LABEL_0
    id_2 <= 1;
    if (1) id_2 <= id_1;
    id_2 = -1;
  end
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  not primCall (id_6, id_2);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6
  );
  output wire id_1;
  wire id_8;
endmodule
