INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part2/Lab5_Part2.srcs/sources_1/new/CLA_4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part2/Lab5_Part2.srcs/sources_1/new/register_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part2/Lab5_Part2.srcs/sim_1/new/tb_CLA_4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CLA_4bits
