Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Documents and Settings/Juan Molina/Mis documentos/Arquitectura/Practica3/clk_divisor/clk_divisor_isim_beh.exe -prj C:/Documents and Settings/Juan Molina/Mis documentos/Arquitectura/Practica3/clk_divisor/clk_divisor_beh.prj work.clk_divisor 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Documents and Settings/Juan Molina/Mis documentos/Arquitectura/Practica3/clk_divisor/clk_divisor.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 66700 KB
Fuse CPU Usage: 327 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity clk_divisor
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Documents and Settings/Juan Molina/Mis documentos/Arquitectura/Practica3/clk_divisor/clk_divisor_isim_beh.exe
Fuse Memory Usage: 82640 KB
Fuse CPU Usage: 452 ms
