
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o fruitSalad_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui fruitSalad_impl_1.udb 
// Netlist created on Mon Dec  2 15:52:18 2024
// Netlist written on Mon Dec  2 15:52:34 2024
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module vga_controller ( HSYNC, RGB, VSYNC, ext_osc_test, button, external_osc );
  input  button, external_osc;
  output HSYNC;
  output [5:0] RGB;
  output VSYNC, ext_osc_test;
  wire   \thirdblock.n3083 , \col[8] , \thirdblock.fruit_1_col_7__N_195 , 
         \RGB_pad[0].vcc , \col[7] , \thirdblock.fruit_1_col[7] , 
         \thirdblock.fruit_1_col[8] , \thirdblock.fruit_1_col_9__N_187 , 
         \thirdblock.fruit_1_tl_row_9__N_60[0] , \thirdblock.n3044 , 
         \thirdblock.n33 , \thirdblock.fruit_1_tl_row[0] , 
         fruit_1_tl_row_0__N_88, RGB_c_2_N_412, clk, \thirdblock.n1405 , 
         \thirdblock.n3071 , \col[0] , \thirdblock.fruit_1_col[0] , 
         \thirdblock.fruit_1_col_1__N_219 , 
         \thirdblock.falling_counter_16__N_353[8] , 
         \thirdblock.falling_counter_16__N_353[7] , \thirdblock.n3047 , 
         \thirdblock.falling_counter[8] , \thirdblock.n1371 , 
         \thirdblock.falling_counter[7] , 
         \thirdblock.falling_counter_0__N_402 , 
         \thirdblock.falling_counter_0__N_403 , \thirdblock.n1373 , 
         \thirdblock.n3158 , \thirdblock.n1351 , 
         \thirdblock.fruit_2_tl_row[9] , 
         \thirdblock.fruit_2_tl_row_8__N_92[9] , \thirdblock.n3062 , 
         \thirdblock.fruit_2_tl_row[4] , \thirdblock.n1345 , 
         \thirdblock.fruit_2_tl_row[3] , 
         \thirdblock.fruit_2_tl_row_8__N_92[3] , 
         \thirdblock.fruit_2_tl_row_8__N_92[4] , \thirdblock.n1347 , 
         \thirdblock.falling_counter_16__N_353[6] , 
         \thirdblock.falling_counter_16__N_353[5] , \thirdblock.n3041 , 
         \thirdblock.falling_counter[6] , \thirdblock.n1369 , 
         \thirdblock.falling_counter[5] , 
         \thirdblock.fruit_2_tl_row_8__N_92[8] , \thirdblock.n3068 , 
         \thirdblock.fruit_2_tl_row[8] , \thirdblock.n1349 , 
         \thirdblock.fruit_2_tl_row[7] , \thirdblock.fruit_2_tl_row_0__N_112 , 
         \thirdblock.fruit_2_tl_row_0__N_113 , 
         \thirdblock.fruit_2_tl_row_8__N_92[7] , \thirdblock.n3080 , \col[6] , 
         \thirdblock.fruit_1_col_5__N_203 , \col[5] , 
         \thirdblock.fruit_1_col[5] , \thirdblock.fruit_1_col[6] , 
         \thirdblock.n3077 , \col[4] , \thirdblock.fruit_1_col_3__N_211 , 
         \col[3] , \thirdblock.fruit_1_col[3] , \thirdblock.fruit_1_col[4] , 
         \thirdblock.n3008 , \thirdblock.fruit_2_col_9__N_291[5] , 
         \thirdblock.fruit_2_col_4__N_320 , 
         \thirdblock.fruit_2_col_9__N_291[4] , \thirdblock.fruit_2_col[4] , 
         \thirdblock.fruit_2_col[5] , \thirdblock.fruit_2_col_6__N_308 , 
         \thirdblock.n3005 , \thirdblock.fruit_2_col_9__N_291[3] , 
         \thirdblock.fruit_2_col_2__N_332 , 
         \thirdblock.fruit_2_col_9__N_291[2] , \col[2] , 
         \thirdblock.fruit_2_col[2] , \thirdblock.fruit_2_col[3] , 
         \thirdblock.fruit_2_tl_row_8__N_92[1] , \thirdblock.n3059 , 
         \thirdblock.fruit_2_tl_row[2] , \thirdblock.n1343 , 
         \thirdblock.fruit_2_tl_row[1] , 
         \thirdblock.fruit_2_tl_row_8__N_92[2] , \thirdblock.n3002 , 
         \thirdblock.fruit_2_col_9__N_291[1] , \col[1] , 
         \thirdblock.fruit_2_col_9__N_291[0] , \thirdblock.fruit_2_col[0] , 
         \thirdblock.fruit_2_col[1] , 
         \thirdblock.falling_counter_16__N_353[4] , 
         \thirdblock.falling_counter_16__N_353[3] , \thirdblock.n3038 , 
         \thirdblock.falling_counter[4] , \thirdblock.n1367 , 
         \thirdblock.falling_counter[3] , \thirdblock.n3101 , 
         \thirdblock.fruit_1_row_9__N_131[9] , \row[9] , 
         \thirdblock.fruit_1_row_8__N_138 , 
         \thirdblock.fruit_1_row_9__N_131[8] , \row[8] , 
         \thirdblock.fruit_1_row[8] , \thirdblock.fruit_1_row[9] , 
         \thirdblock.n3098 , \thirdblock.fruit_1_row_9__N_131[7] , \row[7] , 
         \thirdblock.fruit_1_row_6__N_150 , 
         \thirdblock.fruit_1_row_9__N_131[6] , \row[6] , 
         \thirdblock.fruit_1_row[6] , \thirdblock.fruit_1_row[7] , 
         \thirdblock.falling_counter_16__N_353[16] , 
         \thirdblock.falling_counter_16__N_353[15] , \thirdblock.n3104 , 
         \thirdblock.falling_counter[16] , \thirdblock.n1379 , 
         \thirdblock.falling_counter[15] , \thirdblock.n3095 , 
         \thirdblock.fruit_1_row_9__N_131[5] , \row[5] , 
         \thirdblock.fruit_1_row_4__N_162 , 
         \thirdblock.fruit_1_row_9__N_131[4] , \row[4] , 
         \thirdblock.fruit_1_row[4] , \thirdblock.fruit_1_row[5] , 
         \thirdblock.falling_counter_16__N_353[14] , 
         \thirdblock.falling_counter_16__N_353[13] , \thirdblock.n3056 , 
         \thirdblock.falling_counter[14] , \thirdblock.n1377 , 
         \thirdblock.falling_counter[13] , 
         \thirdblock.falling_counter_16__N_353[12] , 
         \thirdblock.falling_counter_16__N_353[11] , \thirdblock.n3053 , 
         \thirdblock.falling_counter[12] , \thirdblock.n1375 , 
         \thirdblock.falling_counter[11] , \thirdblock.n3092 , 
         \thirdblock.fruit_1_row_9__N_131[3] , \row[3] , 
         \thirdblock.fruit_1_row_2__N_174 , 
         \thirdblock.fruit_1_row_9__N_131[2] , \row[2] , 
         \thirdblock.fruit_1_row[2] , \thirdblock.fruit_1_row[3] , 
         \thirdblock.n3089 , \thirdblock.fruit_1_row_9__N_131[1] , \row[1] , 
         \thirdblock.fruit_1_row_9__N_131[0] , \row[0] , 
         \thirdblock.fruit_1_row[0] , \thirdblock.fruit_1_row[1] , 
         \thirdblock.falling_counter_16__N_353[2] , 
         \thirdblock.falling_counter_16__N_353[1] , \thirdblock.n3035 , 
         \thirdblock.falling_counter[2] , \thirdblock.n1365 , 
         \thirdblock.falling_counter[1] , 
         \thirdblock.falling_counter_16__N_353[0] , \thirdblock.n3032 , 
         \thirdblock.falling_counter[0] , 
         \thirdblock.falling_counter_16__N_353[10] , 
         \thirdblock.falling_counter_16__N_353[9] , \thirdblock.n3050 , 
         \thirdblock.falling_counter[10] , \thirdblock.falling_counter[9] , 
         \thirdblock.fruit_1_tl_row_9__N_60[9] , \thirdblock.n3131 , 
         \thirdblock.n1413 , \thirdblock.fruit_1_tl_row[9] , 
         \thirdblock.fruit_2_tl_row_8__N_92[6] , \thirdblock.n3065 , 
         \thirdblock.fruit_2_tl_row[6] , \thirdblock.fruit_2_tl_row[5] , 
         \thirdblock.fruit_2_tl_row_8__N_92[5] , 
         \thirdblock.fruit_1_tl_row_9__N_60[8] , 
         \thirdblock.fruit_1_tl_row_9__N_60[7] , \thirdblock.n3128 , 
         \thirdblock.fruit_1_tl_row[8] , \thirdblock.n1411 , 
         \thirdblock.fruit_1_tl_row[7] , 
         \thirdblock.fruit_1_tl_row_9__N_60[6] , 
         \thirdblock.fruit_1_tl_row_9__N_60[5] , \thirdblock.n3125 , 
         \thirdblock.fruit_1_tl_row[6] , \thirdblock.n1409 , 
         \thirdblock.fruit_1_tl_row[5] , 
         \thirdblock.fruit_2_tl_row_8__N_92[0] , \thirdblock.n2996 , 
         \thirdblock.fruit_2_tl_row[0] , \thirdblock.n3074 , 
         \thirdblock.fruit_1_col[1] , \thirdblock.fruit_1_col[2] , 
         \thirdblock.fruit_1_tl_row_9__N_60[4] , 
         \thirdblock.fruit_1_tl_row_9__N_60[3] , \thirdblock.n3122 , 
         \thirdblock.fruit_1_tl_row[4] , \thirdblock.n1407 , 
         \thirdblock.fruit_1_tl_row[3] , \thirdblock.n3086 , \col[9] , 
         \thirdblock.fruit_1_col[9] , \thirdblock.fruit_1_tl_row_9__N_60[2] , 
         \thirdblock.fruit_1_tl_row_9__N_60[1] , \thirdblock.n3119 , 
         \thirdblock.fruit_1_tl_row[2] , \thirdblock.fruit_1_tl_row[1] , 
         \thirdblock.n3029 , \thirdblock.fruit_2_row_9__N_235[9] , 
         \thirdblock.fruit_2_row_8__N_242 , 
         \thirdblock.fruit_2_row_9__N_235[8] , \thirdblock.fruit_2_row[8] , 
         \thirdblock.fruit_2_row[9] , \thirdblock.n3026 , 
         \thirdblock.fruit_2_row_9__N_235[7] , 
         \thirdblock.fruit_2_row_6__N_254 , 
         \thirdblock.fruit_2_row_9__N_235[6] , \thirdblock.fruit_2_row[6] , 
         \thirdblock.fruit_2_row[7] , \thirdblock.n3023 , 
         \thirdblock.fruit_2_row_9__N_235[5] , 
         \thirdblock.fruit_2_row_4__N_266 , 
         \thirdblock.fruit_2_row_9__N_235[4] , \thirdblock.fruit_2_row[4] , 
         \thirdblock.fruit_2_row[5] , \thirdblock.n3020 , 
         \thirdblock.fruit_2_row_9__N_235[3] , 
         \thirdblock.fruit_2_row_2__N_278 , 
         \thirdblock.fruit_2_row_9__N_235[2] , \thirdblock.fruit_2_row[2] , 
         \thirdblock.fruit_2_row[3] , \thirdblock.n3017 , 
         \thirdblock.fruit_2_row_9__N_235[1] , 
         \thirdblock.fruit_2_row_9__N_235[0] , \thirdblock.fruit_2_row[0] , 
         \thirdblock.fruit_2_row[1] , \thirdblock.n3014 , 
         \thirdblock.fruit_2_col_9__N_291[9] , 
         \thirdblock.fruit_2_col_8__N_298 , 
         \thirdblock.fruit_2_col_9__N_291[8] , \thirdblock.fruit_2_col[8] , 
         \thirdblock.fruit_2_col[9] , \thirdblock.n3011 , 
         \thirdblock.fruit_2_col_9__N_291[7] , \thirdblock.fruit_2_col[6] , 
         \thirdblock.fruit_2_col[7] , \secondblock.col_9__N_31[8] , 
         \secondblock.col_9__N_31[7] , \secondblock.n3152 , 
         \secondblock.n1389 , col_0__N_50, \secondblock.n1391 , 
         \secondblock.col_9__N_31[6] , \secondblock.col_9__N_31[5] , 
         \secondblock.n3116 , \secondblock.n1387 , 
         \secondblock.col_9__N_31[4] , \secondblock.col_9__N_31[3] , 
         \secondblock.n3113 , \secondblock.n1385 , 
         \secondblock.col_9__N_31[2] , \secondblock.col_9__N_31[1] , 
         \secondblock.n3110 , \secondblock.n1383 , \secondblock.row_9__N_1[9] , 
         \secondblock.n3149 , \secondblock.n1402 , row_0__N_30, 
         \secondblock.row_9__N_1[8] , \secondblock.row_9__N_1[7] , 
         \secondblock.n3146 , \secondblock.n1400 , \secondblock.row_9__N_1[6] , 
         \secondblock.row_9__N_1[5] , \secondblock.n3143 , \secondblock.n1398 , 
         \secondblock.row_9__N_1[4] , \secondblock.row_9__N_1[3] , 
         \secondblock.n3140 , \secondblock.n1396 , 
         \secondblock.col_9__N_31[0] , \secondblock.n3107 , 
         \secondblock.row_9__N_1[2] , \secondblock.row_9__N_1[1] , 
         \secondblock.n3137 , \secondblock.n1394 , \secondblock.row_9__N_1[0] , 
         \secondblock.n3134 , \secondblock.col_9__N_31[9] , 
         \secondblock.n3155 , fruit_2_tl_col_1__N_121, fruit_2_tl_col_0__N_122, 
         n170, \fruit_2_tl_col[1] , \fruit_2_tl_col[0] , n4, \game_state[0] , 
         fruit_2_tl_col_7__N_116, fruit_2_tl_col_8__N_115, \fruit_2_tl_col[7] , 
         \fruit_2_tl_col[8] , fruit_2_tl_col_3__N_119, fruit_2_tl_col_2__N_120, 
         \fruit_2_tl_col[3] , \fruit_2_tl_col[2] , 
         \thirdblock.fruit_2_tl_col_5__N_117 , 
         \thirdblock.fruit_2_tl_col_4__N_118 , \thirdblock.fruit_2_tl_col[5] , 
         \thirdblock.fruit_2_tl_col[4] , 
         \thirdblock.fruit_2_tl_row_9__N_90[3] , 
         \thirdblock.fruit_2_tl_row_9__N_90[2] , \game_state[2] , 
         \game_state[1] , \thirdblock.fruit_2_tl_row_9__N_90[5] , 
         \thirdblock.fruit_2_tl_row_9__N_90[4] , 
         \thirdblock.fruit_2_tl_row_9__N_90[9] , 
         \thirdblock.fruit_2_tl_row_9__N_90[7] , 
         \thirdblock.fruit_2.grapefruitRGB[2].sig_002.FeedThruLUT , 
         \thirdblock.fruit_2.grapefruitRGB[3].sig_001.FeedThruLUT , 
         \thirdblock.fruit_2.grapefruitRGB[2] , 
         \thirdblock.fruit_2.grapefruitRGB[3] , \thirdblock.fruit_2_RGB[3] , 
         \thirdblock.fruit_2_RGB[2] , 
         \thirdblock.fruit_2.grapefruitRGB[0].sig_004.FeedThruLUT , 
         \thirdblock.fruit_2.grapefruitRGB[1].sig_003.FeedThruLUT , 
         \thirdblock.fruit_2.grapefruitRGB[0] , 
         \thirdblock.fruit_2.grapefruitRGB[1] , \thirdblock.fruit_2_RGB[1] , 
         \thirdblock.fruit_2_RGB[0] , 
         \thirdblock.fruit_2.grapefruitRGB[4].sig_006.FeedThruLUT , 
         \thirdblock.fruit_2.grapefruitRGB[5].sig_005.FeedThruLUT , 
         \thirdblock.fruit_2.grapefruitRGB[4] , 
         \thirdblock.fruit_2.grapefruitRGB[5] , \thirdblock.fruit_2_RGB[5] , 
         \thirdblock.fruit_2_RGB[4] , 
         \thirdblock.fruit_1.blueberryRGB[5].sig_012.FeedThruLUT , 
         \thirdblock.fruit_1.blueberryRGB[4].sig_007.FeedThruLUT , 
         \thirdblock.fruit_1.blueberryRGB[5] , 
         \thirdblock.fruit_1.blueberryRGB[4] , \thirdblock.fruit_1_RGB[4] , 
         \thirdblock.fruit_1_RGB[5] , 
         \thirdblock.fruit_1.blueberryRGB[2].sig_009.FeedThruLUT , 
         \thirdblock.fruit_1.blueberryRGB[3].sig_008.FeedThruLUT , 
         \thirdblock.fruit_1.blueberryRGB[2] , 
         \thirdblock.fruit_1.blueberryRGB[3] , \thirdblock.fruit_1_RGB[3] , 
         \thirdblock.fruit_1_RGB[2] , 
         \thirdblock.fruit_1.blueberryRGB[0].sig_011.FeedThruLUT , 
         \thirdblock.fruit_1.blueberryRGB[1].sig_010.FeedThruLUT , 
         \thirdblock.fruit_1.blueberryRGB[0] , 
         \thirdblock.fruit_1.blueberryRGB[1] , \thirdblock.fruit_1_RGB[1] , 
         \thirdblock.fruit_1_RGB[0] , \thirdblock.n2103 , \thirdblock.n2644 , 
         \thirdblock.n154 , \thirdblock.n2276 , \thirdblock.n2647 , 
         \secondblock.n10 , \secondblock.n1899 , \secondblock.VSYNC_c_N_419 , 
         RGB_c_2_N_411, \secondblock.VSYNC_c_N_420 , 
         \thirdblock.get_col_1_0__N_232 , \thirdblock.get_col_1[2] , 
         \thirdblock.n6_adj_426 , \thirdblock.RGB_c_0_N_417 , 
         \thirdblock.fruit_RGB[2] , \thirdblock.fruit_RGB_0__N_128 , RGB_c_2, 
         \thirdblock.n10 , \thirdblock.game_state_0__N_57 , 
         \thirdblock.game_state_0__N_58 , \thirdblock.game_state_0__N_59 , 
         \thirdblock.n8 , \thirdblock.n5 , \thirdblock.fruit_RGB[1] , RGB_c_1, 
         \thirdblock.n228 , \thirdblock.n6 , \thirdblock.get_row_2_0__N_347 , 
         \thirdblock.button_prev , button_c, \thirdblock.n32 , 
         \thirdblock.game_state_1__N_54[1] , \thirdblock.game_state_1__N_55 , 
         \thirdblock.game_state_1__N_56 , \thirdblock.fruit_RGB[3] , RGB_c_3, 
         \thirdblock.fruit_RGB[5] , RGB_c_5, \thirdblock.fruit_RGB[4] , 
         RGB_c_4, \thirdblock.fruit_RGB[0] , RGB_c_0, \thirdblock.n18 , 
         \thirdblock.n20 , \thirdblock.n16 , \thirdblock.n2095 , 
         \thirdblock.n1801 , \thirdblock.n6_adj_421 , 
         \thirdblock.get_col_2_0__N_352 , \thirdblock.n2107 , 
         \thirdblock.n10_adj_422 , \thirdblock.n5_adj_425 , \thirdblock.n327 , 
         \thirdblock.n6_adj_424 , \thirdblock.n8_adj_423 , 
         \thirdblock.n6_adj_427 , \thirdblock.get_row_1_0__N_227 , 
         \secondblock.HSYNC_c_N_418 , HSYNC_c, \secondblock.n1776 , VSYNC_c, 
         \secondblock.n4 , n1190, \thirdblock.game_state_2__N_51[2] , 
         \thirdblock.get_col_1[0] , \thirdblock.get_col_1[3] , 
         \thirdblock.get_col_1[1] , \thirdblock.get_col_1[4] , 
         \thirdblock.get_row_1[0] , \thirdblock.get_row_1[1] , 
         \thirdblock.get_row_1[2] , \thirdblock.get_row_1[3] , 
         \thirdblock.get_row_1[4] , \thirdblock.get_col_2[0] , 
         \thirdblock.get_col_2[1] , \thirdblock.get_col_2[2] , 
         \thirdblock.get_col_2[3] , \thirdblock.get_col_2[4] , 
         \thirdblock.get_row_2[0] , \thirdblock.get_row_2[1] , 
         \thirdblock.get_row_2[2] , \thirdblock.get_row_2[3] , 
         \thirdblock.get_row_2[4] , fruit_2_tl_col_9__N_114, 
         \fruit_2_tl_col[9] , \button_c.sig_000.FeedThruLUT , external_osc_c, 
         \firstblock.lscc_pll_inst.feedback_w , ext_osc_test_c;

  thirdblock_SLICE_0 \thirdblock.SLICE_0 ( .D1(\thirdblock.n3083 ), 
    .B1(\col[8] ), .D0(\thirdblock.fruit_1_col_7__N_195 ), 
    .C0(\RGB_pad[0].vcc ), .B0(\col[7] ), 
    .CIN0(\thirdblock.fruit_1_col_7__N_195 ), .CIN1(\thirdblock.n3083 ), 
    .F0(\thirdblock.fruit_1_col[7] ), .F1(\thirdblock.fruit_1_col[8] ), 
    .COUT1(\thirdblock.fruit_1_col_9__N_187 ), .COUT0(\thirdblock.n3083 ));
  thirdblock_SLICE_1 \thirdblock.SLICE_1 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_60[0] ), .D1(\thirdblock.n3044 ), 
    .C1(\thirdblock.n33 ), .B1(\thirdblock.fruit_1_tl_row[0] ), 
    .CE(fruit_1_tl_row_0__N_88), .LSR(RGB_c_2_N_412), .CLK(clk), 
    .CIN1(\thirdblock.n3044 ), .Q1(\thirdblock.fruit_1_tl_row[0] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_60[0] ), .COUT1(\thirdblock.n1405 ), 
    .COUT0(\thirdblock.n3044 ));
  thirdblock_SLICE_2 \thirdblock.SLICE_2 ( .D1(\thirdblock.n3071 ), 
    .C1(\RGB_pad[0].vcc ), .B1(\col[0] ), .CIN1(\thirdblock.n3071 ), 
    .F1(\thirdblock.fruit_1_col[0] ), 
    .COUT1(\thirdblock.fruit_1_col_1__N_219 ), .COUT0(\thirdblock.n3071 ));
  thirdblock_SLICE_3 \thirdblock.SLICE_3 ( 
    .DI1(\thirdblock.falling_counter_16__N_353[8] ), 
    .DI0(\thirdblock.falling_counter_16__N_353[7] ), .D1(\thirdblock.n3047 ), 
    .C1(\thirdblock.falling_counter[8] ), .D0(\thirdblock.n1371 ), 
    .C0(\thirdblock.falling_counter[7] ), 
    .CE(\thirdblock.falling_counter_0__N_402 ), 
    .LSR(\thirdblock.falling_counter_0__N_403 ), .CLK(clk), 
    .CIN0(\thirdblock.n1371 ), .CIN1(\thirdblock.n3047 ), 
    .Q0(\thirdblock.falling_counter[7] ), .Q1(\thirdblock.falling_counter[8] ), 
    .F0(\thirdblock.falling_counter_16__N_353[7] ), 
    .F1(\thirdblock.falling_counter_16__N_353[8] ), .COUT1(\thirdblock.n1373 ), 
    .COUT0(\thirdblock.n3047 ));
  thirdblock_SLICE_4 \thirdblock.SLICE_4 ( .D1(\thirdblock.n3158 ), 
    .D0(\thirdblock.n1351 ), .C0(\thirdblock.fruit_2_tl_row[9] ), 
    .CIN0(\thirdblock.n1351 ), .CIN1(\thirdblock.n3158 ), 
    .F0(\thirdblock.fruit_2_tl_row_8__N_92[9] ), .COUT0(\thirdblock.n3158 ));
  thirdblock_SLICE_5 \thirdblock.SLICE_5 ( .D1(\thirdblock.n3062 ), 
    .C1(\thirdblock.fruit_2_tl_row[4] ), .D0(\thirdblock.n1345 ), 
    .C0(\thirdblock.fruit_2_tl_row[3] ), .CIN0(\thirdblock.n1345 ), 
    .CIN1(\thirdblock.n3062 ), .F0(\thirdblock.fruit_2_tl_row_8__N_92[3] ), 
    .F1(\thirdblock.fruit_2_tl_row_8__N_92[4] ), .COUT1(\thirdblock.n1347 ), 
    .COUT0(\thirdblock.n3062 ));
  thirdblock_SLICE_6 \thirdblock.SLICE_6 ( 
    .DI1(\thirdblock.falling_counter_16__N_353[6] ), 
    .DI0(\thirdblock.falling_counter_16__N_353[5] ), .D1(\thirdblock.n3041 ), 
    .C1(\thirdblock.falling_counter[6] ), .D0(\thirdblock.n1369 ), 
    .C0(\thirdblock.falling_counter[5] ), 
    .CE(\thirdblock.falling_counter_0__N_402 ), 
    .LSR(\thirdblock.falling_counter_0__N_403 ), .CLK(clk), 
    .CIN0(\thirdblock.n1369 ), .CIN1(\thirdblock.n3041 ), 
    .Q0(\thirdblock.falling_counter[5] ), .Q1(\thirdblock.falling_counter[6] ), 
    .F0(\thirdblock.falling_counter_16__N_353[5] ), 
    .F1(\thirdblock.falling_counter_16__N_353[6] ), .COUT1(\thirdblock.n1371 ), 
    .COUT0(\thirdblock.n3041 ));
  thirdblock_SLICE_7 \thirdblock.SLICE_7 ( 
    .DI1(\thirdblock.fruit_2_tl_row_8__N_92[8] ), .D1(\thirdblock.n3068 ), 
    .C1(\thirdblock.fruit_2_tl_row[8] ), .D0(\thirdblock.n1349 ), 
    .C0(\thirdblock.fruit_2_tl_row[7] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_112 ), 
    .LSR(\thirdblock.fruit_2_tl_row_0__N_113 ), .CLK(clk), 
    .CIN0(\thirdblock.n1349 ), .CIN1(\thirdblock.n3068 ), 
    .Q1(\thirdblock.fruit_2_tl_row[8] ), 
    .F0(\thirdblock.fruit_2_tl_row_8__N_92[7] ), 
    .F1(\thirdblock.fruit_2_tl_row_8__N_92[8] ), .COUT1(\thirdblock.n1351 ), 
    .COUT0(\thirdblock.n3068 ));
  thirdblock_SLICE_8 \thirdblock.SLICE_8 ( .D1(\thirdblock.n3080 ), 
    .C1(\RGB_pad[0].vcc ), .B1(\col[6] ), 
    .D0(\thirdblock.fruit_1_col_5__N_203 ), .B0(\col[5] ), 
    .CIN0(\thirdblock.fruit_1_col_5__N_203 ), .CIN1(\thirdblock.n3080 ), 
    .F0(\thirdblock.fruit_1_col[5] ), .F1(\thirdblock.fruit_1_col[6] ), 
    .COUT1(\thirdblock.fruit_1_col_7__N_195 ), .COUT0(\thirdblock.n3080 ));
  thirdblock_SLICE_9 \thirdblock.SLICE_9 ( .D1(\thirdblock.n3077 ), 
    .B1(\col[4] ), .D0(\thirdblock.fruit_1_col_3__N_211 ), 
    .C0(\RGB_pad[0].vcc ), .B0(\col[3] ), 
    .CIN0(\thirdblock.fruit_1_col_3__N_211 ), .CIN1(\thirdblock.n3077 ), 
    .F0(\thirdblock.fruit_1_col[3] ), .F1(\thirdblock.fruit_1_col[4] ), 
    .COUT1(\thirdblock.fruit_1_col_5__N_203 ), .COUT0(\thirdblock.n3077 ));
  thirdblock_SLICE_10 \thirdblock.SLICE_10 ( .D1(\thirdblock.n3008 ), 
    .C1(\thirdblock.fruit_2_col_9__N_291[5] ), .B1(\col[5] ), 
    .D0(\thirdblock.fruit_2_col_4__N_320 ), 
    .C0(\thirdblock.fruit_2_col_9__N_291[4] ), .B0(\col[4] ), 
    .CIN0(\thirdblock.fruit_2_col_4__N_320 ), .CIN1(\thirdblock.n3008 ), 
    .F0(\thirdblock.fruit_2_col[4] ), .F1(\thirdblock.fruit_2_col[5] ), 
    .COUT1(\thirdblock.fruit_2_col_6__N_308 ), .COUT0(\thirdblock.n3008 ));
  thirdblock_SLICE_11 \thirdblock.SLICE_11 ( .D1(\thirdblock.n3005 ), 
    .C1(\thirdblock.fruit_2_col_9__N_291[3] ), .B1(\col[3] ), 
    .D0(\thirdblock.fruit_2_col_2__N_332 ), 
    .C0(\thirdblock.fruit_2_col_9__N_291[2] ), .B0(\col[2] ), 
    .CIN0(\thirdblock.fruit_2_col_2__N_332 ), .CIN1(\thirdblock.n3005 ), 
    .F0(\thirdblock.fruit_2_col[2] ), .F1(\thirdblock.fruit_2_col[3] ), 
    .COUT1(\thirdblock.fruit_2_col_4__N_320 ), .COUT0(\thirdblock.n3005 ));
  thirdblock_SLICE_12 \thirdblock.SLICE_12 ( 
    .DI0(\thirdblock.fruit_2_tl_row_8__N_92[1] ), .D1(\thirdblock.n3059 ), 
    .C1(\thirdblock.fruit_2_tl_row[2] ), .D0(\thirdblock.n1343 ), 
    .C0(\thirdblock.fruit_2_tl_row[1] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_112 ), 
    .LSR(\thirdblock.fruit_2_tl_row_0__N_113 ), .CLK(clk), 
    .CIN0(\thirdblock.n1343 ), .CIN1(\thirdblock.n3059 ), 
    .Q0(\thirdblock.fruit_2_tl_row[1] ), 
    .F0(\thirdblock.fruit_2_tl_row_8__N_92[1] ), 
    .F1(\thirdblock.fruit_2_tl_row_8__N_92[2] ), .COUT1(\thirdblock.n1345 ), 
    .COUT0(\thirdblock.n3059 ));
  thirdblock_SLICE_13 \thirdblock.SLICE_13 ( .D1(\thirdblock.n3002 ), 
    .C1(\thirdblock.fruit_2_col_9__N_291[1] ), .B1(\col[1] ), 
    .D0(\RGB_pad[0].vcc ), .C0(\thirdblock.fruit_2_col_9__N_291[0] ), 
    .B0(\col[0] ), .CIN1(\thirdblock.n3002 ), .F0(\thirdblock.fruit_2_col[0] ), 
    .F1(\thirdblock.fruit_2_col[1] ), 
    .COUT1(\thirdblock.fruit_2_col_2__N_332 ), .COUT0(\thirdblock.n3002 ));
  thirdblock_SLICE_14 \thirdblock.SLICE_14 ( 
    .DI1(\thirdblock.falling_counter_16__N_353[4] ), 
    .DI0(\thirdblock.falling_counter_16__N_353[3] ), .D1(\thirdblock.n3038 ), 
    .C1(\thirdblock.falling_counter[4] ), .D0(\thirdblock.n1367 ), 
    .C0(\thirdblock.falling_counter[3] ), 
    .CE(\thirdblock.falling_counter_0__N_402 ), 
    .LSR(\thirdblock.falling_counter_0__N_403 ), .CLK(clk), 
    .CIN0(\thirdblock.n1367 ), .CIN1(\thirdblock.n3038 ), 
    .Q0(\thirdblock.falling_counter[3] ), .Q1(\thirdblock.falling_counter[4] ), 
    .F0(\thirdblock.falling_counter_16__N_353[3] ), 
    .F1(\thirdblock.falling_counter_16__N_353[4] ), .COUT1(\thirdblock.n1369 ), 
    .COUT0(\thirdblock.n3038 ));
  thirdblock_SLICE_15 \thirdblock.SLICE_15 ( .D1(\thirdblock.n3101 ), 
    .C1(\thirdblock.fruit_1_row_9__N_131[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_1_row_8__N_138 ), 
    .C0(\thirdblock.fruit_1_row_9__N_131[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_1_row_8__N_138 ), .CIN1(\thirdblock.n3101 ), 
    .F0(\thirdblock.fruit_1_row[8] ), .F1(\thirdblock.fruit_1_row[9] ), 
    .COUT0(\thirdblock.n3101 ));
  thirdblock_SLICE_16 \thirdblock.SLICE_16 ( .D1(\thirdblock.n3098 ), 
    .C1(\thirdblock.fruit_1_row_9__N_131[7] ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_1_row_6__N_150 ), 
    .C0(\thirdblock.fruit_1_row_9__N_131[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_1_row_6__N_150 ), .CIN1(\thirdblock.n3098 ), 
    .F0(\thirdblock.fruit_1_row[6] ), .F1(\thirdblock.fruit_1_row[7] ), 
    .COUT1(\thirdblock.fruit_1_row_8__N_138 ), .COUT0(\thirdblock.n3098 ));
  thirdblock_SLICE_17 \thirdblock.SLICE_17 ( 
    .DI1(\thirdblock.falling_counter_16__N_353[16] ), 
    .DI0(\thirdblock.falling_counter_16__N_353[15] ), .D1(\thirdblock.n3104 ), 
    .C1(\thirdblock.falling_counter[16] ), .D0(\thirdblock.n1379 ), 
    .C0(\thirdblock.falling_counter[15] ), 
    .CE(\thirdblock.falling_counter_0__N_402 ), 
    .LSR(\thirdblock.falling_counter_0__N_403 ), .CLK(clk), 
    .CIN0(\thirdblock.n1379 ), .CIN1(\thirdblock.n3104 ), 
    .Q0(\thirdblock.falling_counter[15] ), 
    .Q1(\thirdblock.falling_counter[16] ), 
    .F0(\thirdblock.falling_counter_16__N_353[15] ), 
    .F1(\thirdblock.falling_counter_16__N_353[16] ), 
    .COUT0(\thirdblock.n3104 ));
  thirdblock_SLICE_18 \thirdblock.SLICE_18 ( .D1(\thirdblock.n3095 ), 
    .C1(\thirdblock.fruit_1_row_9__N_131[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_1_row_4__N_162 ), 
    .C0(\thirdblock.fruit_1_row_9__N_131[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_1_row_4__N_162 ), .CIN1(\thirdblock.n3095 ), 
    .F0(\thirdblock.fruit_1_row[4] ), .F1(\thirdblock.fruit_1_row[5] ), 
    .COUT1(\thirdblock.fruit_1_row_6__N_150 ), .COUT0(\thirdblock.n3095 ));
  thirdblock_SLICE_19 \thirdblock.SLICE_19 ( 
    .DI1(\thirdblock.falling_counter_16__N_353[14] ), 
    .DI0(\thirdblock.falling_counter_16__N_353[13] ), .D1(\thirdblock.n3056 ), 
    .C1(\thirdblock.falling_counter[14] ), .D0(\thirdblock.n1377 ), 
    .C0(\thirdblock.falling_counter[13] ), 
    .CE(\thirdblock.falling_counter_0__N_402 ), 
    .LSR(\thirdblock.falling_counter_0__N_403 ), .CLK(clk), 
    .CIN0(\thirdblock.n1377 ), .CIN1(\thirdblock.n3056 ), 
    .Q0(\thirdblock.falling_counter[13] ), 
    .Q1(\thirdblock.falling_counter[14] ), 
    .F0(\thirdblock.falling_counter_16__N_353[13] ), 
    .F1(\thirdblock.falling_counter_16__N_353[14] ), 
    .COUT1(\thirdblock.n1379 ), .COUT0(\thirdblock.n3056 ));
  thirdblock_SLICE_20 \thirdblock.SLICE_20 ( 
    .DI1(\thirdblock.falling_counter_16__N_353[12] ), 
    .DI0(\thirdblock.falling_counter_16__N_353[11] ), .D1(\thirdblock.n3053 ), 
    .C1(\thirdblock.falling_counter[12] ), .D0(\thirdblock.n1375 ), 
    .C0(\thirdblock.falling_counter[11] ), 
    .CE(\thirdblock.falling_counter_0__N_402 ), 
    .LSR(\thirdblock.falling_counter_0__N_403 ), .CLK(clk), 
    .CIN0(\thirdblock.n1375 ), .CIN1(\thirdblock.n3053 ), 
    .Q0(\thirdblock.falling_counter[11] ), 
    .Q1(\thirdblock.falling_counter[12] ), 
    .F0(\thirdblock.falling_counter_16__N_353[11] ), 
    .F1(\thirdblock.falling_counter_16__N_353[12] ), 
    .COUT1(\thirdblock.n1377 ), .COUT0(\thirdblock.n3053 ));
  thirdblock_SLICE_21 \thirdblock.SLICE_21 ( .D1(\thirdblock.n3092 ), 
    .C1(\thirdblock.fruit_1_row_9__N_131[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_1_row_2__N_174 ), 
    .C0(\thirdblock.fruit_1_row_9__N_131[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_1_row_2__N_174 ), .CIN1(\thirdblock.n3092 ), 
    .F0(\thirdblock.fruit_1_row[2] ), .F1(\thirdblock.fruit_1_row[3] ), 
    .COUT1(\thirdblock.fruit_1_row_4__N_162 ), .COUT0(\thirdblock.n3092 ));
  thirdblock_SLICE_22 \thirdblock.SLICE_22 ( .D1(\thirdblock.n3089 ), 
    .C1(\thirdblock.fruit_1_row_9__N_131[1] ), .B1(\row[1] ), 
    .D0(\RGB_pad[0].vcc ), .C0(\thirdblock.fruit_1_row_9__N_131[0] ), 
    .B0(\row[0] ), .CIN1(\thirdblock.n3089 ), .F0(\thirdblock.fruit_1_row[0] ), 
    .F1(\thirdblock.fruit_1_row[1] ), 
    .COUT1(\thirdblock.fruit_1_row_2__N_174 ), .COUT0(\thirdblock.n3089 ));
  thirdblock_SLICE_23 \thirdblock.SLICE_23 ( 
    .DI1(\thirdblock.falling_counter_16__N_353[2] ), 
    .DI0(\thirdblock.falling_counter_16__N_353[1] ), .D1(\thirdblock.n3035 ), 
    .C1(\thirdblock.falling_counter[2] ), .D0(\thirdblock.n1365 ), 
    .C0(\thirdblock.falling_counter[1] ), 
    .CE(\thirdblock.falling_counter_0__N_402 ), 
    .LSR(\thirdblock.falling_counter_0__N_403 ), .CLK(clk), 
    .CIN0(\thirdblock.n1365 ), .CIN1(\thirdblock.n3035 ), 
    .Q0(\thirdblock.falling_counter[1] ), .Q1(\thirdblock.falling_counter[2] ), 
    .F0(\thirdblock.falling_counter_16__N_353[1] ), 
    .F1(\thirdblock.falling_counter_16__N_353[2] ), .COUT1(\thirdblock.n1367 ), 
    .COUT0(\thirdblock.n3035 ));
  thirdblock_SLICE_24 \thirdblock.SLICE_24 ( 
    .DI1(\thirdblock.falling_counter_16__N_353[0] ), .D1(\thirdblock.n3032 ), 
    .C1(\thirdblock.falling_counter[0] ), .B1(\RGB_pad[0].vcc ), 
    .CE(\thirdblock.falling_counter_0__N_402 ), 
    .LSR(\thirdblock.falling_counter_0__N_403 ), .CLK(clk), 
    .CIN1(\thirdblock.n3032 ), .Q1(\thirdblock.falling_counter[0] ), 
    .F1(\thirdblock.falling_counter_16__N_353[0] ), .COUT1(\thirdblock.n1365 ), 
    .COUT0(\thirdblock.n3032 ));
  thirdblock_SLICE_25 \thirdblock.SLICE_25 ( 
    .DI1(\thirdblock.falling_counter_16__N_353[10] ), 
    .DI0(\thirdblock.falling_counter_16__N_353[9] ), .D1(\thirdblock.n3050 ), 
    .C1(\thirdblock.falling_counter[10] ), .D0(\thirdblock.n1373 ), 
    .C0(\thirdblock.falling_counter[9] ), 
    .CE(\thirdblock.falling_counter_0__N_402 ), 
    .LSR(\thirdblock.falling_counter_0__N_403 ), .CLK(clk), 
    .CIN0(\thirdblock.n1373 ), .CIN1(\thirdblock.n3050 ), 
    .Q0(\thirdblock.falling_counter[9] ), 
    .Q1(\thirdblock.falling_counter[10] ), 
    .F0(\thirdblock.falling_counter_16__N_353[9] ), 
    .F1(\thirdblock.falling_counter_16__N_353[10] ), 
    .COUT1(\thirdblock.n1375 ), .COUT0(\thirdblock.n3050 ));
  thirdblock_SLICE_26 \thirdblock.SLICE_26 ( 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_60[9] ), .D1(\thirdblock.n3131 ), 
    .D0(\thirdblock.n1413 ), .B0(\thirdblock.fruit_1_tl_row[9] ), 
    .CE(fruit_1_tl_row_0__N_88), .LSR(RGB_c_2_N_412), .CLK(clk), 
    .CIN0(\thirdblock.n1413 ), .CIN1(\thirdblock.n3131 ), 
    .Q0(\thirdblock.fruit_1_tl_row[9] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_60[9] ), .COUT0(\thirdblock.n3131 ));
  thirdblock_SLICE_27 \thirdblock.SLICE_27 ( 
    .DI1(\thirdblock.fruit_2_tl_row_8__N_92[6] ), .D1(\thirdblock.n3065 ), 
    .C1(\thirdblock.fruit_2_tl_row[6] ), .D0(\thirdblock.n1347 ), 
    .C0(\thirdblock.fruit_2_tl_row[5] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_112 ), 
    .LSR(\thirdblock.fruit_2_tl_row_0__N_113 ), .CLK(clk), 
    .CIN0(\thirdblock.n1347 ), .CIN1(\thirdblock.n3065 ), 
    .Q1(\thirdblock.fruit_2_tl_row[6] ), 
    .F0(\thirdblock.fruit_2_tl_row_8__N_92[5] ), 
    .F1(\thirdblock.fruit_2_tl_row_8__N_92[6] ), .COUT1(\thirdblock.n1349 ), 
    .COUT0(\thirdblock.n3065 ));
  thirdblock_SLICE_28 \thirdblock.SLICE_28 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_60[8] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_60[7] ), .D1(\thirdblock.n3128 ), 
    .B1(\thirdblock.fruit_1_tl_row[8] ), .D0(\thirdblock.n1411 ), 
    .B0(\thirdblock.fruit_1_tl_row[7] ), .CE(fruit_1_tl_row_0__N_88), 
    .LSR(RGB_c_2_N_412), .CLK(clk), .CIN0(\thirdblock.n1411 ), 
    .CIN1(\thirdblock.n3128 ), .Q0(\thirdblock.fruit_1_tl_row[7] ), 
    .Q1(\thirdblock.fruit_1_tl_row[8] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_60[7] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_60[8] ), .COUT1(\thirdblock.n1413 ), 
    .COUT0(\thirdblock.n3128 ));
  thirdblock_SLICE_29 \thirdblock.SLICE_29 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_60[6] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_60[5] ), .D1(\thirdblock.n3125 ), 
    .B1(\thirdblock.fruit_1_tl_row[6] ), .D0(\thirdblock.n1409 ), 
    .B0(\thirdblock.fruit_1_tl_row[5] ), .CE(fruit_1_tl_row_0__N_88), 
    .LSR(RGB_c_2_N_412), .CLK(clk), .CIN0(\thirdblock.n1409 ), 
    .CIN1(\thirdblock.n3125 ), .Q0(\thirdblock.fruit_1_tl_row[5] ), 
    .Q1(\thirdblock.fruit_1_tl_row[6] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_60[5] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_60[6] ), .COUT1(\thirdblock.n1411 ), 
    .COUT0(\thirdblock.n3125 ));
  thirdblock_SLICE_30 \thirdblock.SLICE_30 ( 
    .DI1(\thirdblock.fruit_2_tl_row_8__N_92[0] ), .D1(\thirdblock.n2996 ), 
    .C1(\thirdblock.fruit_2_tl_row[0] ), .B1(\thirdblock.n33 ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_112 ), 
    .LSR(\thirdblock.fruit_2_tl_row_0__N_113 ), .CLK(clk), 
    .CIN1(\thirdblock.n2996 ), .Q1(\thirdblock.fruit_2_tl_row[0] ), 
    .F1(\thirdblock.fruit_2_tl_row_8__N_92[0] ), .COUT1(\thirdblock.n1343 ), 
    .COUT0(\thirdblock.n2996 ));
  thirdblock_SLICE_31 \thirdblock.SLICE_31 ( .D1(\thirdblock.n3074 ), 
    .C1(\RGB_pad[0].vcc ), .B1(\col[2] ), 
    .D0(\thirdblock.fruit_1_col_1__N_219 ), .B0(\col[1] ), 
    .CIN0(\thirdblock.fruit_1_col_1__N_219 ), .CIN1(\thirdblock.n3074 ), 
    .F0(\thirdblock.fruit_1_col[1] ), .F1(\thirdblock.fruit_1_col[2] ), 
    .COUT1(\thirdblock.fruit_1_col_3__N_211 ), .COUT0(\thirdblock.n3074 ));
  thirdblock_SLICE_32 \thirdblock.SLICE_32 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_60[4] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_60[3] ), .D1(\thirdblock.n3122 ), 
    .B1(\thirdblock.fruit_1_tl_row[4] ), .D0(\thirdblock.n1407 ), 
    .B0(\thirdblock.fruit_1_tl_row[3] ), .CE(fruit_1_tl_row_0__N_88), 
    .LSR(RGB_c_2_N_412), .CLK(clk), .CIN0(\thirdblock.n1407 ), 
    .CIN1(\thirdblock.n3122 ), .Q0(\thirdblock.fruit_1_tl_row[3] ), 
    .Q1(\thirdblock.fruit_1_tl_row[4] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_60[3] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_60[4] ), .COUT1(\thirdblock.n1409 ), 
    .COUT0(\thirdblock.n3122 ));
  thirdblock_SLICE_33 \thirdblock.SLICE_33 ( .D1(\thirdblock.n3086 ), 
    .D0(\thirdblock.fruit_1_col_9__N_187 ), .C0(\RGB_pad[0].vcc ), 
    .B0(\col[9] ), .CIN0(\thirdblock.fruit_1_col_9__N_187 ), 
    .CIN1(\thirdblock.n3086 ), .F0(\thirdblock.fruit_1_col[9] ), 
    .COUT0(\thirdblock.n3086 ));
  thirdblock_SLICE_34 \thirdblock.SLICE_34 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_60[2] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_60[1] ), .D1(\thirdblock.n3119 ), 
    .B1(\thirdblock.fruit_1_tl_row[2] ), .D0(\thirdblock.n1405 ), 
    .B0(\thirdblock.fruit_1_tl_row[1] ), .CE(fruit_1_tl_row_0__N_88), 
    .LSR(RGB_c_2_N_412), .CLK(clk), .CIN0(\thirdblock.n1405 ), 
    .CIN1(\thirdblock.n3119 ), .Q0(\thirdblock.fruit_1_tl_row[1] ), 
    .Q1(\thirdblock.fruit_1_tl_row[2] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_60[1] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_60[2] ), .COUT1(\thirdblock.n1407 ), 
    .COUT0(\thirdblock.n3119 ));
  thirdblock_SLICE_35 \thirdblock.SLICE_35 ( .D1(\thirdblock.n3029 ), 
    .C1(\thirdblock.fruit_2_row_9__N_235[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_2_row_8__N_242 ), 
    .C0(\thirdblock.fruit_2_row_9__N_235[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_2_row_8__N_242 ), .CIN1(\thirdblock.n3029 ), 
    .F0(\thirdblock.fruit_2_row[8] ), .F1(\thirdblock.fruit_2_row[9] ), 
    .COUT0(\thirdblock.n3029 ));
  thirdblock_SLICE_36 \thirdblock.SLICE_36 ( .D1(\thirdblock.n3026 ), 
    .C1(\thirdblock.fruit_2_row_9__N_235[7] ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_2_row_6__N_254 ), 
    .C0(\thirdblock.fruit_2_row_9__N_235[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_2_row_6__N_254 ), .CIN1(\thirdblock.n3026 ), 
    .F0(\thirdblock.fruit_2_row[6] ), .F1(\thirdblock.fruit_2_row[7] ), 
    .COUT1(\thirdblock.fruit_2_row_8__N_242 ), .COUT0(\thirdblock.n3026 ));
  thirdblock_SLICE_37 \thirdblock.SLICE_37 ( .D1(\thirdblock.n3023 ), 
    .C1(\thirdblock.fruit_2_row_9__N_235[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_2_row_4__N_266 ), 
    .C0(\thirdblock.fruit_2_row_9__N_235[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_2_row_4__N_266 ), .CIN1(\thirdblock.n3023 ), 
    .F0(\thirdblock.fruit_2_row[4] ), .F1(\thirdblock.fruit_2_row[5] ), 
    .COUT1(\thirdblock.fruit_2_row_6__N_254 ), .COUT0(\thirdblock.n3023 ));
  thirdblock_SLICE_38 \thirdblock.SLICE_38 ( .D1(\thirdblock.n3020 ), 
    .C1(\thirdblock.fruit_2_row_9__N_235[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_2_row_2__N_278 ), 
    .C0(\thirdblock.fruit_2_row_9__N_235[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_2_row_2__N_278 ), .CIN1(\thirdblock.n3020 ), 
    .F0(\thirdblock.fruit_2_row[2] ), .F1(\thirdblock.fruit_2_row[3] ), 
    .COUT1(\thirdblock.fruit_2_row_4__N_266 ), .COUT0(\thirdblock.n3020 ));
  thirdblock_SLICE_39 \thirdblock.SLICE_39 ( .D1(\thirdblock.n3017 ), 
    .C1(\thirdblock.fruit_2_row_9__N_235[1] ), .B1(\row[1] ), 
    .D0(\RGB_pad[0].vcc ), .C0(\thirdblock.fruit_2_row_9__N_235[0] ), 
    .B0(\row[0] ), .CIN1(\thirdblock.n3017 ), .F0(\thirdblock.fruit_2_row[0] ), 
    .F1(\thirdblock.fruit_2_row[1] ), 
    .COUT1(\thirdblock.fruit_2_row_2__N_278 ), .COUT0(\thirdblock.n3017 ));
  thirdblock_SLICE_40 \thirdblock.SLICE_40 ( .D1(\thirdblock.n3014 ), 
    .C1(\thirdblock.fruit_2_col_9__N_291[9] ), .B1(\col[9] ), 
    .D0(\thirdblock.fruit_2_col_8__N_298 ), 
    .C0(\thirdblock.fruit_2_col_9__N_291[8] ), .B0(\col[8] ), 
    .CIN0(\thirdblock.fruit_2_col_8__N_298 ), .CIN1(\thirdblock.n3014 ), 
    .F0(\thirdblock.fruit_2_col[8] ), .F1(\thirdblock.fruit_2_col[9] ), 
    .COUT0(\thirdblock.n3014 ));
  thirdblock_SLICE_41 \thirdblock.SLICE_41 ( .D1(\thirdblock.n3011 ), 
    .C1(\thirdblock.fruit_2_col_9__N_291[7] ), .B1(\col[7] ), 
    .D0(\thirdblock.fruit_2_col_6__N_308 ), .C0(\RGB_pad[0].vcc ), 
    .B0(\col[6] ), .CIN0(\thirdblock.fruit_2_col_6__N_308 ), 
    .CIN1(\thirdblock.n3011 ), .F0(\thirdblock.fruit_2_col[6] ), 
    .F1(\thirdblock.fruit_2_col[7] ), 
    .COUT1(\thirdblock.fruit_2_col_8__N_298 ), .COUT0(\thirdblock.n3011 ));
  secondblock_SLICE_42 \secondblock.SLICE_42 ( 
    .DI1(\secondblock.col_9__N_31[8] ), .DI0(\secondblock.col_9__N_31[7] ), 
    .D1(\secondblock.n3152 ), .C1(\col[8] ), .D0(\secondblock.n1389 ), 
    .C0(\col[7] ), .LSR(col_0__N_50), .CLK(clk), .CIN0(\secondblock.n1389 ), 
    .CIN1(\secondblock.n3152 ), .Q0(\col[7] ), .Q1(\col[8] ), 
    .F0(\secondblock.col_9__N_31[7] ), .F1(\secondblock.col_9__N_31[8] ), 
    .COUT1(\secondblock.n1391 ), .COUT0(\secondblock.n3152 ));
  secondblock_SLICE_43 \secondblock.SLICE_43 ( 
    .DI1(\secondblock.col_9__N_31[6] ), .DI0(\secondblock.col_9__N_31[5] ), 
    .D1(\secondblock.n3116 ), .C1(\col[6] ), .D0(\secondblock.n1387 ), 
    .C0(\col[5] ), .LSR(col_0__N_50), .CLK(clk), .CIN0(\secondblock.n1387 ), 
    .CIN1(\secondblock.n3116 ), .Q0(\col[5] ), .Q1(\col[6] ), 
    .F0(\secondblock.col_9__N_31[5] ), .F1(\secondblock.col_9__N_31[6] ), 
    .COUT1(\secondblock.n1389 ), .COUT0(\secondblock.n3116 ));
  secondblock_SLICE_44 \secondblock.SLICE_44 ( 
    .DI1(\secondblock.col_9__N_31[4] ), .DI0(\secondblock.col_9__N_31[3] ), 
    .D1(\secondblock.n3113 ), .C1(\col[4] ), .D0(\secondblock.n1385 ), 
    .C0(\col[3] ), .LSR(col_0__N_50), .CLK(clk), .CIN0(\secondblock.n1385 ), 
    .CIN1(\secondblock.n3113 ), .Q0(\col[3] ), .Q1(\col[4] ), 
    .F0(\secondblock.col_9__N_31[3] ), .F1(\secondblock.col_9__N_31[4] ), 
    .COUT1(\secondblock.n1387 ), .COUT0(\secondblock.n3113 ));
  secondblock_SLICE_45 \secondblock.SLICE_45 ( 
    .DI1(\secondblock.col_9__N_31[2] ), .DI0(\secondblock.col_9__N_31[1] ), 
    .D1(\secondblock.n3110 ), .C1(\col[2] ), .D0(\secondblock.n1383 ), 
    .C0(\col[1] ), .LSR(col_0__N_50), .CLK(clk), .CIN0(\secondblock.n1383 ), 
    .CIN1(\secondblock.n3110 ), .Q0(\col[1] ), .Q1(\col[2] ), 
    .F0(\secondblock.col_9__N_31[1] ), .F1(\secondblock.col_9__N_31[2] ), 
    .COUT1(\secondblock.n1385 ), .COUT0(\secondblock.n3110 ));
  secondblock_SLICE_46 \secondblock.SLICE_46 ( 
    .DI0(\secondblock.row_9__N_1[9] ), .D1(\secondblock.n3149 ), 
    .D0(\secondblock.n1402 ), .B0(\row[9] ), .CE(col_0__N_50), 
    .LSR(row_0__N_30), .CLK(clk), .CIN0(\secondblock.n1402 ), 
    .CIN1(\secondblock.n3149 ), .Q0(\row[9] ), 
    .F0(\secondblock.row_9__N_1[9] ), .COUT0(\secondblock.n3149 ));
  secondblock_SLICE_47 \secondblock.SLICE_47 ( 
    .DI1(\secondblock.row_9__N_1[8] ), .DI0(\secondblock.row_9__N_1[7] ), 
    .D1(\secondblock.n3146 ), .B1(\row[8] ), .D0(\secondblock.n1400 ), 
    .B0(\row[7] ), .CE(col_0__N_50), .LSR(row_0__N_30), .CLK(clk), 
    .CIN0(\secondblock.n1400 ), .CIN1(\secondblock.n3146 ), .Q0(\row[7] ), 
    .Q1(\row[8] ), .F0(\secondblock.row_9__N_1[7] ), 
    .F1(\secondblock.row_9__N_1[8] ), .COUT1(\secondblock.n1402 ), 
    .COUT0(\secondblock.n3146 ));
  secondblock_SLICE_48 \secondblock.SLICE_48 ( 
    .DI1(\secondblock.row_9__N_1[6] ), .DI0(\secondblock.row_9__N_1[5] ), 
    .D1(\secondblock.n3143 ), .B1(\row[6] ), .D0(\secondblock.n1398 ), 
    .B0(\row[5] ), .CE(col_0__N_50), .LSR(row_0__N_30), .CLK(clk), 
    .CIN0(\secondblock.n1398 ), .CIN1(\secondblock.n3143 ), .Q0(\row[5] ), 
    .Q1(\row[6] ), .F0(\secondblock.row_9__N_1[5] ), 
    .F1(\secondblock.row_9__N_1[6] ), .COUT1(\secondblock.n1400 ), 
    .COUT0(\secondblock.n3143 ));
  secondblock_SLICE_49 \secondblock.SLICE_49 ( 
    .DI1(\secondblock.row_9__N_1[4] ), .DI0(\secondblock.row_9__N_1[3] ), 
    .D1(\secondblock.n3140 ), .B1(\row[4] ), .D0(\secondblock.n1396 ), 
    .B0(\row[3] ), .CE(col_0__N_50), .LSR(row_0__N_30), .CLK(clk), 
    .CIN0(\secondblock.n1396 ), .CIN1(\secondblock.n3140 ), .Q0(\row[3] ), 
    .Q1(\row[4] ), .F0(\secondblock.row_9__N_1[3] ), 
    .F1(\secondblock.row_9__N_1[4] ), .COUT1(\secondblock.n1398 ), 
    .COUT0(\secondblock.n3140 ));
  secondblock_SLICE_50 \secondblock.SLICE_50 ( 
    .DI1(\secondblock.col_9__N_31[0] ), .D1(\secondblock.n3107 ), 
    .C1(\col[0] ), .B1(\RGB_pad[0].vcc ), .LSR(col_0__N_50), .CLK(clk), 
    .CIN1(\secondblock.n3107 ), .Q1(\col[0] ), 
    .F1(\secondblock.col_9__N_31[0] ), .COUT1(\secondblock.n1383 ), 
    .COUT0(\secondblock.n3107 ));
  secondblock_SLICE_51 \secondblock.SLICE_51 ( 
    .DI1(\secondblock.row_9__N_1[2] ), .DI0(\secondblock.row_9__N_1[1] ), 
    .D1(\secondblock.n3137 ), .B1(\row[2] ), .D0(\secondblock.n1394 ), 
    .B0(\row[1] ), .CE(col_0__N_50), .LSR(row_0__N_30), .CLK(clk), 
    .CIN0(\secondblock.n1394 ), .CIN1(\secondblock.n3137 ), .Q0(\row[1] ), 
    .Q1(\row[2] ), .F0(\secondblock.row_9__N_1[1] ), 
    .F1(\secondblock.row_9__N_1[2] ), .COUT1(\secondblock.n1396 ), 
    .COUT0(\secondblock.n3137 ));
  secondblock_SLICE_52 \secondblock.SLICE_52 ( 
    .DI1(\secondblock.row_9__N_1[0] ), .D1(\secondblock.n3134 ), 
    .C1(\RGB_pad[0].vcc ), .B1(\row[0] ), .CE(col_0__N_50), .LSR(row_0__N_30), 
    .CLK(clk), .CIN1(\secondblock.n3134 ), .Q1(\row[0] ), 
    .F1(\secondblock.row_9__N_1[0] ), .COUT1(\secondblock.n1394 ), 
    .COUT0(\secondblock.n3134 ));
  secondblock_SLICE_53 \secondblock.SLICE_53 ( 
    .DI0(\secondblock.col_9__N_31[9] ), .D1(\secondblock.n3155 ), 
    .D0(\secondblock.n1391 ), .C0(\col[9] ), .LSR(col_0__N_50), .CLK(clk), 
    .CIN0(\secondblock.n1391 ), .CIN1(\secondblock.n3155 ), .Q0(\col[9] ), 
    .F0(\secondblock.col_9__N_31[9] ), .COUT0(\secondblock.n3155 ));
  SLICE_57 SLICE_57( .DI1(fruit_2_tl_col_1__N_121), 
    .DI0(fruit_2_tl_col_0__N_122), .D1(n170), .C1(\fruit_2_tl_col[1] ), 
    .B1(RGB_c_2_N_412), .D0(\fruit_2_tl_col[0] ), .C0(n170), .B0(n4), 
    .A0(\game_state[0] ), .CLK(clk), .Q0(\fruit_2_tl_col[0] ), 
    .Q1(\fruit_2_tl_col[1] ), .F0(fruit_2_tl_col_0__N_122), 
    .F1(fruit_2_tl_col_1__N_121));
  SLICE_58 SLICE_58( .DI1(fruit_2_tl_col_7__N_116), 
    .DI0(fruit_2_tl_col_8__N_115), .D1(n170), .C1(\fruit_2_tl_col[7] ), 
    .B1(RGB_c_2_N_412), .D0(\fruit_2_tl_col[8] ), .C0(n170), 
    .A0(RGB_c_2_N_412), .CLK(clk), .Q0(\fruit_2_tl_col[8] ), 
    .Q1(\fruit_2_tl_col[7] ), .F0(fruit_2_tl_col_8__N_115), 
    .F1(fruit_2_tl_col_7__N_116));
  SLICE_60 SLICE_60( .DI1(fruit_2_tl_col_3__N_119), 
    .DI0(fruit_2_tl_col_2__N_120), .D1(n170), .C1(\fruit_2_tl_col[3] ), 
    .B1(RGB_c_2_N_412), .D0(\fruit_2_tl_col[2] ), .C0(n170), 
    .A0(RGB_c_2_N_412), .CLK(clk), .Q0(\fruit_2_tl_col[2] ), 
    .Q1(\fruit_2_tl_col[3] ), .F0(fruit_2_tl_col_2__N_120), 
    .F1(fruit_2_tl_col_3__N_119));
  thirdblock_SLICE_62 \thirdblock.SLICE_62 ( 
    .DI1(\thirdblock.fruit_2_tl_col_5__N_117 ), 
    .DI0(\thirdblock.fruit_2_tl_col_4__N_118 ), .D1(n170), 
    .C1(\thirdblock.fruit_2_tl_col[5] ), .B1(\game_state[0] ), .A1(n4), 
    .D0(\thirdblock.fruit_2_tl_col[4] ), .C0(n170), .B0(n4), 
    .A0(\game_state[0] ), .CLK(clk), .Q0(\thirdblock.fruit_2_tl_col[4] ), 
    .Q1(\thirdblock.fruit_2_tl_col[5] ), 
    .F0(\thirdblock.fruit_2_tl_col_4__N_118 ), 
    .F1(\thirdblock.fruit_2_tl_col_5__N_117 ));
  thirdblock_SLICE_65 \thirdblock.SLICE_65 ( 
    .DI1(\thirdblock.fruit_2_tl_row_9__N_90[3] ), 
    .DI0(\thirdblock.fruit_2_tl_row_9__N_90[2] ), .D1(\game_state[2] ), 
    .C1(\game_state[1] ), .B1(\thirdblock.fruit_2_tl_row_8__N_92[3] ), 
    .D0(\thirdblock.fruit_2_tl_row_8__N_92[2] ), .C0(\game_state[2] ), 
    .B0(\game_state[1] ), .CE(\thirdblock.fruit_2_tl_row_0__N_112 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_row[2] ), .Q1(\thirdblock.fruit_2_tl_row[3] ), 
    .F0(\thirdblock.fruit_2_tl_row_9__N_90[2] ), 
    .F1(\thirdblock.fruit_2_tl_row_9__N_90[3] ));
  thirdblock_SLICE_67 \thirdblock.SLICE_67 ( 
    .DI1(\thirdblock.fruit_2_tl_row_9__N_90[5] ), 
    .DI0(\thirdblock.fruit_2_tl_row_9__N_90[4] ), 
    .D1(\thirdblock.fruit_2_tl_row_8__N_92[5] ), .C1(\game_state[1] ), 
    .B1(\game_state[2] ), .D0(\game_state[1] ), .C0(\game_state[2] ), 
    .B0(\thirdblock.fruit_2_tl_row_8__N_92[4] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_112 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_row[4] ), .Q1(\thirdblock.fruit_2_tl_row[5] ), 
    .F0(\thirdblock.fruit_2_tl_row_9__N_90[4] ), 
    .F1(\thirdblock.fruit_2_tl_row_9__N_90[5] ));
  thirdblock_SLICE_69 \thirdblock.SLICE_69 ( 
    .DI1(\thirdblock.fruit_2_tl_row_9__N_90[9] ), 
    .DI0(\thirdblock.fruit_2_tl_row_9__N_90[7] ), .D1(\game_state[1] ), 
    .C1(\game_state[2] ), .B1(\thirdblock.fruit_2_tl_row_8__N_92[9] ), 
    .D0(\thirdblock.fruit_2_tl_row_8__N_92[7] ), .C0(\game_state[1] ), 
    .B0(\game_state[2] ), .CE(\thirdblock.fruit_2_tl_row_0__N_112 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_row[7] ), .Q1(\thirdblock.fruit_2_tl_row[9] ), 
    .F0(\thirdblock.fruit_2_tl_row_9__N_90[7] ), 
    .F1(\thirdblock.fruit_2_tl_row_9__N_90[9] ));
  thirdblock_fruit_2_SLICE_73 \thirdblock.fruit_2.SLICE_73 ( 
    .DI1(\thirdblock.fruit_2.grapefruitRGB[2].sig_002.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_2.grapefruitRGB[3].sig_001.FeedThruLUT ), 
    .D1(\thirdblock.fruit_2.grapefruitRGB[2] ), 
    .D0(\thirdblock.fruit_2.grapefruitRGB[3] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_RGB[3] ), .Q1(\thirdblock.fruit_2_RGB[2] ), 
    .F0(\thirdblock.fruit_2.grapefruitRGB[3].sig_001.FeedThruLUT ), 
    .F1(\thirdblock.fruit_2.grapefruitRGB[2].sig_002.FeedThruLUT ));
  thirdblock_fruit_2_SLICE_75 \thirdblock.fruit_2.SLICE_75 ( 
    .DI1(\thirdblock.fruit_2.grapefruitRGB[0].sig_004.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_2.grapefruitRGB[1].sig_003.FeedThruLUT ), 
    .D1(\thirdblock.fruit_2.grapefruitRGB[0] ), 
    .D0(\thirdblock.fruit_2.grapefruitRGB[1] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_RGB[1] ), .Q1(\thirdblock.fruit_2_RGB[0] ), 
    .F0(\thirdblock.fruit_2.grapefruitRGB[1].sig_003.FeedThruLUT ), 
    .F1(\thirdblock.fruit_2.grapefruitRGB[0].sig_004.FeedThruLUT ));
  thirdblock_fruit_2_SLICE_77 \thirdblock.fruit_2.SLICE_77 ( 
    .DI1(\thirdblock.fruit_2.grapefruitRGB[4].sig_006.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_2.grapefruitRGB[5].sig_005.FeedThruLUT ), 
    .D1(\thirdblock.fruit_2.grapefruitRGB[4] ), 
    .D0(\thirdblock.fruit_2.grapefruitRGB[5] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_RGB[5] ), .Q1(\thirdblock.fruit_2_RGB[4] ), 
    .F0(\thirdblock.fruit_2.grapefruitRGB[5].sig_005.FeedThruLUT ), 
    .F1(\thirdblock.fruit_2.grapefruitRGB[4].sig_006.FeedThruLUT ));
  thirdblock_fruit_1_SLICE_79 \thirdblock.fruit_1.SLICE_79 ( 
    .DI1(\thirdblock.fruit_1.blueberryRGB[5].sig_012.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_1.blueberryRGB[4].sig_007.FeedThruLUT ), 
    .D1(\thirdblock.fruit_1.blueberryRGB[5] ), 
    .D0(\thirdblock.fruit_1.blueberryRGB[4] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_RGB[4] ), .Q1(\thirdblock.fruit_1_RGB[5] ), 
    .F0(\thirdblock.fruit_1.blueberryRGB[4].sig_007.FeedThruLUT ), 
    .F1(\thirdblock.fruit_1.blueberryRGB[5].sig_012.FeedThruLUT ));
  thirdblock_fruit_1_SLICE_80 \thirdblock.fruit_1.SLICE_80 ( 
    .DI1(\thirdblock.fruit_1.blueberryRGB[2].sig_009.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_1.blueberryRGB[3].sig_008.FeedThruLUT ), 
    .D1(\thirdblock.fruit_1.blueberryRGB[2] ), 
    .D0(\thirdblock.fruit_1.blueberryRGB[3] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_RGB[3] ), .Q1(\thirdblock.fruit_1_RGB[2] ), 
    .F0(\thirdblock.fruit_1.blueberryRGB[3].sig_008.FeedThruLUT ), 
    .F1(\thirdblock.fruit_1.blueberryRGB[2].sig_009.FeedThruLUT ));
  thirdblock_fruit_1_SLICE_82 \thirdblock.fruit_1.SLICE_82 ( 
    .DI1(\thirdblock.fruit_1.blueberryRGB[0].sig_011.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_1.blueberryRGB[1].sig_010.FeedThruLUT ), 
    .D1(\thirdblock.fruit_1.blueberryRGB[0] ), 
    .D0(\thirdblock.fruit_1.blueberryRGB[1] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_RGB[1] ), .Q1(\thirdblock.fruit_1_RGB[0] ), 
    .F0(\thirdblock.fruit_1.blueberryRGB[1].sig_010.FeedThruLUT ), 
    .F1(\thirdblock.fruit_1.blueberryRGB[0].sig_011.FeedThruLUT ));
  thirdblock_SLICE_85 \thirdblock.SLICE_85 ( .D1(\thirdblock.n2103 ), 
    .C1(\thirdblock.n2644 ), .B1(\game_state[1] ), .A1(\thirdblock.n154 ), 
    .D0(\game_state[2] ), .C0(\thirdblock.n2276 ), .B0(\thirdblock.n154 ), 
    .A0(\game_state[1] ), .F0(\thirdblock.n2644 ), .F1(\thirdblock.n2647 ));
  secondblock_SLICE_87 \secondblock.SLICE_87 ( .D0(\row[6] ), 
    .C0(\secondblock.n10 ), .B0(\row[8] ), .A0(\row[9] ), .F0(row_0__N_30));
  secondblock_SLICE_88 \secondblock.SLICE_88 ( .D1(\row[2] ), .C1(\row[4] ), 
    .B1(\row[9] ), .D0(row_0__N_30), .C0(\secondblock.n1899 ), .B0(\row[9] ), 
    .A0(\secondblock.VSYNC_c_N_419 ), .F0(RGB_c_2_N_411), 
    .F1(\secondblock.VSYNC_c_N_420 ));
  thirdblock_SLICE_89 \thirdblock.SLICE_89 ( .D0(\thirdblock.fruit_1_col[2] ), 
    .C0(\thirdblock.get_col_1_0__N_232 ), .F0(\thirdblock.get_col_1[2] ));
  thirdblock_SLICE_90 \thirdblock.SLICE_90 ( .D1(\thirdblock.fruit_1_col[5] ), 
    .C1(\thirdblock.n6_adj_426 ), .B1(\thirdblock.fruit_1_col[8] ), 
    .A1(\thirdblock.fruit_1_col[7] ), .D0(\thirdblock.fruit_1_col[9] ), 
    .C0(\thirdblock.fruit_1_col[6] ), .F0(\thirdblock.n6_adj_426 ), 
    .F1(\thirdblock.get_col_1_0__N_232 ));
  thirdblock_SLICE_91 \thirdblock.SLICE_91 ( .D1(\thirdblock.RGB_c_0_N_417 ), 
    .C1(\thirdblock.fruit_RGB[2] ), .B1(RGB_c_2_N_411), .A1(RGB_c_2_N_412), 
    .D0(\thirdblock.fruit_RGB_0__N_128 ), .C0(\thirdblock.fruit_2_RGB[2] ), 
    .B0(\thirdblock.fruit_1_RGB[2] ), .F0(\thirdblock.fruit_RGB[2] ), 
    .F1(RGB_c_2));
  thirdblock_SLICE_92 \thirdblock.SLICE_92 ( .D1(\thirdblock.fruit_2_RGB[4] ), 
    .C1(\thirdblock.n10 ), .B1(\thirdblock.fruit_2_RGB[3] ), 
    .D0(\thirdblock.fruit_2_RGB[0] ), .C0(\thirdblock.fruit_2_RGB[5] ), 
    .B0(\thirdblock.fruit_2_RGB[1] ), .A0(\thirdblock.fruit_2_RGB[2] ), 
    .F0(\thirdblock.n10 ), .F1(\thirdblock.fruit_RGB_0__N_128 ));
  thirdblock_SLICE_94 \thirdblock.SLICE_94 ( 
    .DI1(\thirdblock.game_state_0__N_57 ), .D1(\thirdblock.n154 ), 
    .C1(\game_state[2] ), .B1(\game_state[0] ), .A1(\game_state[1] ), 
    .D0(\game_state[2] ), .C0(\game_state[0] ), .B0(\game_state[1] ), 
    .CE(\thirdblock.game_state_0__N_58 ), 
    .LSR(\thirdblock.game_state_0__N_59 ), .CLK(clk), .Q1(\game_state[0] ), 
    .F0(RGB_c_2_N_412), .F1(\thirdblock.game_state_0__N_57 ));
  thirdblock_SLICE_95 \thirdblock.SLICE_95 ( 
    .D1(\thirdblock.fruit_1_tl_row[7] ), .C1(\thirdblock.n8 ), 
    .B1(\thirdblock.fruit_1_tl_row[3] ), .A1(\thirdblock.fruit_1_tl_row[1] ), 
    .D0(\thirdblock.fruit_1_tl_row[2] ), .C0(\thirdblock.fruit_1_tl_row[4] ), 
    .B0(\thirdblock.fruit_1_tl_row[5] ), .F0(\thirdblock.n8 ), 
    .F1(\thirdblock.n5 ));
  thirdblock_SLICE_97 \thirdblock.SLICE_97 ( .D1(\thirdblock.RGB_c_0_N_417 ), 
    .C1(\thirdblock.fruit_RGB[1] ), .B1(RGB_c_2_N_412), .A1(RGB_c_2_N_411), 
    .D0(\thirdblock.fruit_2_RGB[1] ), .C0(\thirdblock.fruit_1_RGB[1] ), 
    .B0(\thirdblock.fruit_RGB_0__N_128 ), .F0(\thirdblock.fruit_RGB[1] ), 
    .F1(RGB_c_1));
  thirdblock_SLICE_99 \thirdblock.SLICE_99 ( .D1(\game_state[0] ), 
    .C1(\thirdblock.n228 ), .D0(\thirdblock.fruit_1_tl_row[6] ), 
    .C0(\thirdblock.n5 ), .B0(\thirdblock.fruit_1_tl_row[9] ), 
    .A0(\thirdblock.fruit_1_tl_row[8] ), .F0(\thirdblock.n228 ), 
    .F1(\thirdblock.n2276 ));
  thirdblock_SLICE_100 \thirdblock.SLICE_100 ( .D1(\game_state[2] ), 
    .C1(\game_state[1] ), .D0(\game_state[1] ), .C0(\game_state[2] ), 
    .B0(\game_state[0] ), .A0(\thirdblock.n228 ), 
    .F0(\thirdblock.fruit_2_tl_row_0__N_113 ), .F1(n4));
  thirdblock_SLICE_101 \thirdblock.SLICE_101 ( 
    .D1(\thirdblock.fruit_2_row[5] ), .C1(\thirdblock.n6 ), 
    .B1(\thirdblock.fruit_2_row[7] ), .A1(\thirdblock.fruit_2_row[8] ), 
    .D0(\thirdblock.fruit_2_row[9] ), .C0(\thirdblock.fruit_2_row[6] ), 
    .F0(\thirdblock.n6 ), .F1(\thirdblock.get_row_2_0__N_347 ));
  thirdblock_SLICE_103 \thirdblock.SLICE_103 ( .D1(\thirdblock.n228 ), 
    .C1(\thirdblock.n154 ), .B1(\game_state[0] ), .A1(\game_state[1] ), 
    .D0(\thirdblock.button_prev ), .C0(button_c), .F0(\thirdblock.n154 ), 
    .F1(\thirdblock.n32 ));
  thirdblock_SLICE_105 \thirdblock.SLICE_105 ( 
    .DI1(\thirdblock.game_state_1__N_54[1] ), .D1(\game_state[1] ), 
    .C1(\game_state[0] ), .B1(button_c), .A1(\thirdblock.button_prev ), 
    .D0(\game_state[2] ), .C0(\game_state[1] ), .B0(\game_state[0] ), 
    .CE(\thirdblock.game_state_1__N_55 ), 
    .LSR(\thirdblock.game_state_1__N_56 ), .CLK(clk), .Q1(\game_state[1] ), 
    .F0(\thirdblock.RGB_c_0_N_417 ), .F1(\thirdblock.game_state_1__N_54[1] ));
  thirdblock_SLICE_106 \thirdblock.SLICE_106 ( .D1(\thirdblock.RGB_c_0_N_417 ), 
    .C1(\thirdblock.fruit_RGB[3] ), .B1(RGB_c_2_N_411), .A1(RGB_c_2_N_412), 
    .D0(\thirdblock.fruit_1_RGB[3] ), .C0(\thirdblock.fruit_2_RGB[4] ), 
    .B0(\thirdblock.fruit_2_RGB[3] ), .A0(\thirdblock.n10 ), 
    .F0(\thirdblock.fruit_RGB[3] ), .F1(RGB_c_3));
  thirdblock_SLICE_107 \thirdblock.SLICE_107 ( .D1(\thirdblock.RGB_c_0_N_417 ), 
    .C1(\thirdblock.fruit_RGB[5] ), .B1(RGB_c_2_N_412), .A1(RGB_c_2_N_411), 
    .D0(\thirdblock.fruit_1_RGB[5] ), .C0(\thirdblock.fruit_2_RGB[5] ), 
    .B0(\thirdblock.fruit_RGB_0__N_128 ), .F0(\thirdblock.fruit_RGB[5] ), 
    .F1(RGB_c_5));
  thirdblock_SLICE_109 \thirdblock.SLICE_109 ( .D1(\thirdblock.RGB_c_0_N_417 ), 
    .C1(\thirdblock.fruit_RGB[4] ), .B1(RGB_c_2_N_411), .A1(RGB_c_2_N_412), 
    .D0(\thirdblock.fruit_1_RGB[4] ), .C0(\thirdblock.fruit_2_RGB[4] ), 
    .B0(\thirdblock.fruit_2_RGB[3] ), .A0(\thirdblock.n10 ), 
    .F0(\thirdblock.fruit_RGB[4] ), .F1(RGB_c_4));
  thirdblock_SLICE_111 \thirdblock.SLICE_111 ( .D1(\thirdblock.RGB_c_0_N_417 ), 
    .C1(\thirdblock.fruit_RGB[0] ), .B1(RGB_c_2_N_412), .A1(RGB_c_2_N_411), 
    .D0(\thirdblock.fruit_1_RGB[0] ), .C0(\thirdblock.fruit_2_RGB[0] ), 
    .B0(\thirdblock.fruit_RGB_0__N_128 ), .F0(\thirdblock.fruit_RGB[0] ), 
    .F1(RGB_c_0));
  thirdblock_SLICE_115 \thirdblock.SLICE_115 ( 
    .D1(\thirdblock.falling_counter[3] ), .C1(\thirdblock.n18 ), 
    .B1(\thirdblock.falling_counter[0] ), 
    .A1(\thirdblock.falling_counter[14] ), 
    .D0(\thirdblock.falling_counter[11] ), 
    .C0(\thirdblock.falling_counter[1] ), 
    .B0(\thirdblock.falling_counter[13] ), 
    .A0(\thirdblock.falling_counter[4] ), .F0(\thirdblock.n18 ), 
    .F1(\thirdblock.n20 ));
  thirdblock_SLICE_117 \thirdblock.SLICE_117 ( 
    .D0(\thirdblock.falling_counter[12] ), 
    .B0(\thirdblock.falling_counter[2] ), .F0(\thirdblock.n16 ));
  thirdblock_SLICE_118 \thirdblock.SLICE_118 ( .D1(\thirdblock.n2095 ), 
    .C1(\thirdblock.n1801 ), .B1(\thirdblock.falling_counter[15] ), 
    .A1(\thirdblock.falling_counter[7] ), .D0(\thirdblock.n16 ), 
    .C0(\thirdblock.n20 ), .B0(\thirdblock.falling_counter[6] ), 
    .A0(\thirdblock.falling_counter[8] ), .F0(\thirdblock.n1801 ), 
    .F1(\thirdblock.n33 ));
  thirdblock_SLICE_119 \thirdblock.SLICE_119 ( 
    .D0(\thirdblock.falling_counter[10] ), 
    .C0(\thirdblock.falling_counter[9] ), 
    .B0(\thirdblock.falling_counter[16] ), 
    .A0(\thirdblock.falling_counter[5] ), .F0(\thirdblock.n2095 ));
  thirdblock_SLICE_121 \thirdblock.SLICE_121 ( 
    .D1(\thirdblock.fruit_2_col[7] ), .C1(\thirdblock.n6_adj_421 ), 
    .B1(\thirdblock.fruit_2_col[5] ), .A1(\thirdblock.fruit_2_col[8] ), 
    .D0(\thirdblock.fruit_2_col[9] ), .C0(\thirdblock.fruit_2_col[6] ), 
    .F0(\thirdblock.n6_adj_421 ), .F1(\thirdblock.get_col_2_0__N_352 ));
  thirdblock_SLICE_123 \thirdblock.SLICE_123 ( .D0(\thirdblock.n2107 ), 
    .C0(\thirdblock.n32 ), .B0(\game_state[2] ), 
    .F0(\thirdblock.game_state_0__N_58 ));
  thirdblock_SLICE_124 \thirdblock.SLICE_124 ( .C1(\thirdblock.n2107 ), 
    .A1(\game_state[2] ), .D0(\game_state[1] ), .C0(\thirdblock.n2103 ), 
    .B0(\game_state[0] ), .A0(\thirdblock.n154 ), .F0(\thirdblock.n2107 ), 
    .F1(\thirdblock.game_state_1__N_56 ));
  thirdblock_SLICE_125 \thirdblock.SLICE_125 ( 
    .D0(\thirdblock.fruit_1_RGB[5] ), .C0(\thirdblock.fruit_1_RGB[0] ), 
    .B0(\thirdblock.fruit_1_RGB[1] ), .A0(\thirdblock.fruit_1_RGB[2] ), 
    .F0(\thirdblock.n10_adj_422 ));
  thirdblock_SLICE_126 \thirdblock.SLICE_126 ( .D1(\thirdblock.n5_adj_425 ), 
    .C1(\thirdblock.n327 ), .B1(\thirdblock.n6_adj_424 ), 
    .A1(\thirdblock.fruit_2_tl_row[9] ), .D0(\thirdblock.fruit_1_RGB[3] ), 
    .C0(\thirdblock.fruit_RGB_0__N_128 ), .B0(\thirdblock.n10_adj_422 ), 
    .A0(\thirdblock.fruit_1_RGB[4] ), .F0(\thirdblock.n327 ), 
    .F1(\thirdblock.n2103 ));
  thirdblock_SLICE_127 \thirdblock.SLICE_127 ( 
    .D1(\thirdblock.fruit_2_tl_row[1] ), .C1(\thirdblock.n8_adj_423 ), 
    .B1(\thirdblock.fruit_2_tl_row[7] ), .A1(\thirdblock.fruit_2_tl_row[3] ), 
    .D0(\thirdblock.fruit_2_tl_row[2] ), .C0(\thirdblock.fruit_2_tl_row[5] ), 
    .B0(\thirdblock.fruit_2_tl_row[4] ), .F0(\thirdblock.n8_adj_423 ), 
    .F1(\thirdblock.n5_adj_425 ));
  thirdblock_SLICE_129 \thirdblock.SLICE_129 ( 
    .D1(\thirdblock.fruit_2_tl_row[6] ), .C0(\thirdblock.fruit_2_tl_row[6] ), 
    .B0(\thirdblock.fruit_2_tl_row[8] ), .F0(\thirdblock.n6_adj_424 ), 
    .F1(\thirdblock.fruit_2_row_9__N_235[6] ));
  thirdblock_SLICE_131 \thirdblock.SLICE_131 ( 
    .D1(\thirdblock.fruit_1_row[5] ), .C1(\thirdblock.n6_adj_427 ), 
    .B1(\thirdblock.fruit_1_row[7] ), .A1(\thirdblock.fruit_1_row[8] ), 
    .D0(\thirdblock.fruit_1_row[6] ), .B0(\thirdblock.fruit_1_row[9] ), 
    .F0(\thirdblock.n6_adj_427 ), .F1(\thirdblock.get_row_1_0__N_227 ));
  secondblock_SLICE_133 \secondblock.SLICE_133 ( .D1(\col[9] ), 
    .C1(\secondblock.HSYNC_c_N_418 ), .B1(\col[8] ), .A1(\col[7] ), 
    .D0(\col[4] ), .C0(\col[6] ), .B0(\col[5] ), 
    .F0(\secondblock.HSYNC_c_N_418 ), .F1(HSYNC_c));
  secondblock_SLICE_135 \secondblock.SLICE_135 ( .D1(\row[5] ), 
    .C1(\secondblock.n1776 ), .B1(\row[4] ), .A1(\row[7] ), .D0(\row[1] ), 
    .C0(\row[3] ), .B0(\row[0] ), .A0(\row[2] ), .F0(\secondblock.n1776 ), 
    .F1(\secondblock.n10 ));
  secondblock_SLICE_137 \secondblock.SLICE_137 ( 
    .D1(\secondblock.VSYNC_c_N_420 ), .C1(\secondblock.VSYNC_c_N_419 ), 
    .B1(\row[1] ), .A1(\row[3] ), .D0(\row[5] ), .C0(\row[7] ), .B0(\row[6] ), 
    .A0(\row[8] ), .F0(\secondblock.VSYNC_c_N_419 ), .F1(VSYNC_c));
  secondblock_SLICE_139 \secondblock.SLICE_139 ( .D1(\col[9] ), 
    .C1(\secondblock.n4 ), .B1(\col[8] ), .A1(\col[7] ), .D0(\col[6] ), 
    .C0(\col[5] ), .F0(\secondblock.n4 ), .F1(\secondblock.n1899 ));
  secondblock_SLICE_141 \secondblock.SLICE_141 ( .C1(n1190), .A1(row_0__N_30), 
    .D0(\secondblock.n4 ), .C0(\col[9] ), .B0(\col[7] ), .A0(\col[8] ), 
    .F0(n1190), .F1(col_0__N_50));
  thirdblock_SLICE_143 \thirdblock.SLICE_143 ( .D1(\game_state[1] ), 
    .C1(\game_state[2] ), .B1(\game_state[0] ), .A1(\thirdblock.n228 ), 
    .D0(\game_state[2] ), .C0(\game_state[1] ), .B0(\thirdblock.n228 ), 
    .A0(\game_state[0] ), .F0(\thirdblock.fruit_2_tl_row_0__N_112 ), .F1(n170));
  thirdblock_SLICE_145 \thirdblock.SLICE_145 ( 
    .DI1(\thirdblock.game_state_2__N_51[2] ), .D1(\game_state[2] ), 
    .C1(\game_state[1] ), .B1(\thirdblock.n154 ), .A1(\game_state[0] ), 
    .D0(\game_state[1] ), .C0(\game_state[2] ), .B0(\game_state[0] ), 
    .CE(\thirdblock.game_state_1__N_55 ), 
    .LSR(\thirdblock.game_state_0__N_59 ), .CLK(clk), .Q1(\game_state[2] ), 
    .F0(\thirdblock.falling_counter_0__N_402 ), 
    .F1(\thirdblock.game_state_2__N_51[2] ));
  thirdblock_SLICE_146 \thirdblock.SLICE_146 ( .D1(\game_state[1] ), 
    .C1(\game_state[2] ), .B1(\game_state[0] ), .D0(\game_state[2] ), 
    .C0(\thirdblock.n33 ), .B0(\game_state[1] ), .A0(\game_state[0] ), 
    .F0(\thirdblock.falling_counter_0__N_403 ), 
    .F1(\thirdblock.game_state_0__N_59 ));
  thirdblock_SLICE_148 \thirdblock.SLICE_148 ( 
    .D1(\thirdblock.fruit_1_col[3] ), .C1(\thirdblock.get_col_1_0__N_232 ), 
    .C0(\thirdblock.fruit_1_col[0] ), .B0(\thirdblock.get_col_1_0__N_232 ), 
    .F0(\thirdblock.get_col_1[0] ), .F1(\thirdblock.get_col_1[3] ));
  thirdblock_SLICE_150 \thirdblock.SLICE_150 ( 
    .D1(\thirdblock.fruit_1_col[4] ), .C1(\thirdblock.get_col_1_0__N_232 ), 
    .D0(\thirdblock.fruit_1_col[1] ), .B0(\thirdblock.get_col_1_0__N_232 ), 
    .F0(\thirdblock.get_col_1[1] ), .F1(\thirdblock.get_col_1[4] ));
  thirdblock_SLICE_151 \thirdblock.SLICE_151 ( 
    .D0(\thirdblock.fruit_1_row[0] ), .C0(\thirdblock.get_row_1_0__N_227 ), 
    .F0(\thirdblock.get_row_1[0] ));
  thirdblock_SLICE_152 \thirdblock.SLICE_152 ( 
    .D1(\thirdblock.get_row_1_0__N_227 ), .C1(\thirdblock.fruit_1_row[2] ), 
    .C0(\thirdblock.get_row_1_0__N_227 ), .B0(\thirdblock.fruit_1_row[1] ), 
    .F0(\thirdblock.get_row_1[1] ), .F1(\thirdblock.get_row_1[2] ));
  thirdblock_SLICE_154 \thirdblock.SLICE_154 ( 
    .D1(\thirdblock.get_row_1_0__N_227 ), .C1(\thirdblock.fruit_1_row[4] ), 
    .D0(\thirdblock.fruit_1_row[3] ), .C0(\thirdblock.get_row_1_0__N_227 ), 
    .F0(\thirdblock.get_row_1[3] ), .F1(\thirdblock.get_row_1[4] ));
  thirdblock_SLICE_155 \thirdblock.SLICE_155 ( 
    .C0(\thirdblock.get_col_2_0__N_352 ), .A0(\thirdblock.fruit_2_col[0] ), 
    .F0(\thirdblock.get_col_2[0] ));
  thirdblock_SLICE_156 \thirdblock.SLICE_156 ( 
    .D1(\thirdblock.get_col_2_0__N_352 ), .C1(\thirdblock.fruit_2_col[2] ), 
    .D0(\thirdblock.fruit_2_col[1] ), .C0(\thirdblock.get_col_2_0__N_352 ), 
    .F0(\thirdblock.get_col_2[1] ), .F1(\thirdblock.get_col_2[2] ));
  thirdblock_SLICE_158 \thirdblock.SLICE_158 ( 
    .D1(\thirdblock.get_col_2_0__N_352 ), .C1(\thirdblock.fruit_2_col[4] ), 
    .D0(\thirdblock.fruit_2_col[3] ), .C0(\thirdblock.get_col_2_0__N_352 ), 
    .F0(\thirdblock.get_col_2[3] ), .F1(\thirdblock.get_col_2[4] ));
  thirdblock_SLICE_159 \thirdblock.SLICE_159 ( 
    .D0(\thirdblock.fruit_2_row[0] ), .C0(\thirdblock.get_row_2_0__N_347 ), 
    .F0(\thirdblock.get_row_2[0] ));
  thirdblock_SLICE_160 \thirdblock.SLICE_160 ( 
    .D1(\thirdblock.fruit_2_row[2] ), .C1(\thirdblock.get_row_2_0__N_347 ), 
    .D0(\thirdblock.fruit_2_row[1] ), .B0(\thirdblock.get_row_2_0__N_347 ), 
    .F0(\thirdblock.get_row_2[1] ), .F1(\thirdblock.get_row_2[2] ));
  thirdblock_SLICE_162 \thirdblock.SLICE_162 ( 
    .C1(\thirdblock.fruit_2_row[4] ), .A1(\thirdblock.get_row_2_0__N_347 ), 
    .D0(\thirdblock.fruit_2_row[3] ), .B0(\thirdblock.get_row_2_0__N_347 ), 
    .F0(\thirdblock.get_row_2[3] ), .F1(\thirdblock.get_row_2[4] ));
  SLICE_164 SLICE_164( .D1(\thirdblock.n2647 ), .C1(\game_state[2] ), 
    .B1(\game_state[0] ), .A1(\thirdblock.n154 ), .D0(\game_state[2] ), 
    .C0(\game_state[0] ), .F0(fruit_1_tl_row_0__N_88), 
    .F1(\thirdblock.game_state_1__N_55 ));
  thirdblock_SLICE_166 \thirdblock.SLICE_166 ( .D0(\fruit_2_tl_col[7] ), 
    .F0(\thirdblock.fruit_2_col_9__N_291[7] ));
  thirdblock_SLICE_167 \thirdblock.SLICE_167 ( .DI1(fruit_2_tl_col_9__N_114), 
    .D1(n170), .C1(\fruit_2_tl_col[9] ), .B1(RGB_c_2_N_412), 
    .D0(\fruit_2_tl_col[9] ), .CLK(clk), .Q1(\fruit_2_tl_col[9] ), 
    .F0(\thirdblock.fruit_2_col_9__N_291[9] ), .F1(fruit_2_tl_col_9__N_114));
  thirdblock_SLICE_168 \thirdblock.SLICE_168 ( .D0(\fruit_2_tl_col[8] ), 
    .F0(\thirdblock.fruit_2_col_9__N_291[8] ));
  thirdblock_SLICE_169 \thirdblock.SLICE_169 ( 
    .C0(\thirdblock.fruit_1_tl_row[1] ), 
    .F0(\thirdblock.fruit_1_row_9__N_131[1] ));
  thirdblock_SLICE_170 \thirdblock.SLICE_170 ( 
    .DI1(\button_c.sig_000.FeedThruLUT ), .D1(button_c), 
    .D0(\thirdblock.fruit_2_tl_row[1] ), .CLK(clk), 
    .Q1(\thirdblock.button_prev ), .F0(\thirdblock.fruit_2_row_9__N_235[1] ), 
    .F1(\button_c.sig_000.FeedThruLUT ));
  thirdblock_SLICE_171 \thirdblock.SLICE_171 ( 
    .D0(\thirdblock.fruit_1_tl_row[0] ), 
    .F0(\thirdblock.fruit_1_row_9__N_131[0] ));
  thirdblock_SLICE_172 \thirdblock.SLICE_172 ( 
    .D0(\thirdblock.fruit_1_tl_row[3] ), 
    .F0(\thirdblock.fruit_1_row_9__N_131[3] ));
  thirdblock_SLICE_173 \thirdblock.SLICE_173 ( 
    .C0(\thirdblock.fruit_1_tl_row[2] ), 
    .F0(\thirdblock.fruit_1_row_9__N_131[2] ));
  thirdblock_SLICE_174 \thirdblock.SLICE_174 ( 
    .D0(\thirdblock.fruit_1_tl_row[5] ), 
    .F0(\thirdblock.fruit_1_row_9__N_131[5] ));
  thirdblock_SLICE_175 \thirdblock.SLICE_175 ( 
    .C0(\thirdblock.fruit_1_tl_row[4] ), 
    .F0(\thirdblock.fruit_1_row_9__N_131[4] ));
  thirdblock_SLICE_176 \thirdblock.SLICE_176 ( 
    .D0(\thirdblock.fruit_2_tl_row[0] ), 
    .F0(\thirdblock.fruit_2_row_9__N_235[0] ));
  thirdblock_SLICE_177 \thirdblock.SLICE_177 ( 
    .D0(\thirdblock.fruit_2_tl_row[3] ), 
    .F0(\thirdblock.fruit_2_row_9__N_235[3] ));
  thirdblock_SLICE_178 \thirdblock.SLICE_178 ( 
    .D0(\thirdblock.fruit_2_tl_row[2] ), 
    .F0(\thirdblock.fruit_2_row_9__N_235[2] ));
  thirdblock_SLICE_179 \thirdblock.SLICE_179 ( 
    .D1(\thirdblock.fruit_2_tl_row[4] ), .D0(\thirdblock.fruit_2_tl_row[5] ), 
    .F0(\thirdblock.fruit_2_row_9__N_235[5] ), 
    .F1(\thirdblock.fruit_2_row_9__N_235[4] ));
  thirdblock_SLICE_181 \thirdblock.SLICE_181 ( 
    .D0(\thirdblock.fruit_2_tl_row[7] ), 
    .F0(\thirdblock.fruit_2_row_9__N_235[7] ), .F1(\RGB_pad[0].vcc ));
  thirdblock_SLICE_182 \thirdblock.SLICE_182 ( 
    .C0(\thirdblock.fruit_1_tl_row[7] ), 
    .F0(\thirdblock.fruit_1_row_9__N_131[7] ));
  thirdblock_SLICE_183 \thirdblock.SLICE_183 ( 
    .D1(\thirdblock.fruit_1_tl_row[9] ), .D0(\thirdblock.fruit_1_tl_row[6] ), 
    .F0(\thirdblock.fruit_1_row_9__N_131[6] ), 
    .F1(\thirdblock.fruit_1_row_9__N_131[9] ));
  thirdblock_SLICE_185 \thirdblock.SLICE_185 ( 
    .D1(\thirdblock.fruit_2_tl_row[8] ), .D0(\thirdblock.fruit_2_tl_row[9] ), 
    .F0(\thirdblock.fruit_2_row_9__N_235[9] ), 
    .F1(\thirdblock.fruit_2_row_9__N_235[8] ));
  thirdblock_SLICE_190 \thirdblock.SLICE_190 ( 
    .D0(\thirdblock.fruit_1_tl_row[8] ), 
    .F0(\thirdblock.fruit_1_row_9__N_131[8] ));
  thirdblock_SLICE_191 \thirdblock.SLICE_191 ( .C0(\fruit_2_tl_col[1] ), 
    .F0(\thirdblock.fruit_2_col_9__N_291[1] ));
  thirdblock_SLICE_192 \thirdblock.SLICE_192 ( .D0(\fruit_2_tl_col[0] ), 
    .F0(\thirdblock.fruit_2_col_9__N_291[0] ));
  thirdblock_SLICE_196 \thirdblock.SLICE_196 ( .D0(\fruit_2_tl_col[3] ), 
    .F0(\thirdblock.fruit_2_col_9__N_291[3] ));
  thirdblock_SLICE_197 \thirdblock.SLICE_197 ( .D0(\fruit_2_tl_col[2] ), 
    .F0(\thirdblock.fruit_2_col_9__N_291[2] ));
  thirdblock_SLICE_198 \thirdblock.SLICE_198 ( 
    .D0(\thirdblock.fruit_2_tl_col[5] ), 
    .F0(\thirdblock.fruit_2_col_9__N_291[5] ));
  thirdblock_SLICE_199 \thirdblock.SLICE_199 ( 
    .D0(\thirdblock.fruit_2_tl_col[4] ), 
    .F0(\thirdblock.fruit_2_col_9__N_291[4] ));
  thirdblock_fruit_2_grapefruit_get_col_2_0__I_0 
    \thirdblock.fruit_2.grapefruit.get_col_2_0__I_0 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[0].vcc ), .RCLK(clk), .RE(\RGB_pad[0].vcc ), 
    .WCLKE(\RGB_pad[0].vcc ), .RDATA13(\thirdblock.fruit_2.grapefruitRGB[3] ), 
    .RDATA9(\thirdblock.fruit_2.grapefruitRGB[2] ), 
    .RDATA5(\thirdblock.fruit_2.grapefruitRGB[1] ), 
    .RDATA1(\thirdblock.fruit_2.grapefruitRGB[0] ));
  thirdblock_fruit_2_grapefruit_get_col_2_0__I_0_2 
    \thirdblock.fruit_2.grapefruit.get_col_2_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[0].vcc ), .RCLK(clk), .RE(\RGB_pad[0].vcc ), 
    .WCLKE(\RGB_pad[0].vcc ), .RDATA5(\thirdblock.fruit_2.grapefruitRGB[5] ), 
    .RDATA1(\thirdblock.fruit_2.grapefruitRGB[4] ));
  thirdblock_fruit_1_blueberry_get_col_1_0__I_0_2 
    \thirdblock.fruit_1.blueberry.get_col_1_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_row_1[4] ), .RADDR8(\thirdblock.get_row_1[3] ), 
    .RADDR7(\thirdblock.get_row_1[2] ), .RADDR6(\thirdblock.get_row_1[1] ), 
    .RADDR5(\thirdblock.get_row_1[0] ), .RADDR4(\thirdblock.get_col_1[4] ), 
    .RADDR3(\thirdblock.get_col_1[3] ), .RADDR2(\thirdblock.get_col_1[2] ), 
    .RADDR1(\thirdblock.get_col_1[1] ), .RADDR0(\thirdblock.get_col_1[0] ), 
    .RCLKE(\RGB_pad[0].vcc ), .RCLK(clk), .RE(\RGB_pad[0].vcc ), 
    .WCLKE(\RGB_pad[0].vcc ), .RDATA5(\thirdblock.fruit_1.blueberryRGB[5] ), 
    .RDATA1(\thirdblock.fruit_1.blueberryRGB[4] ));
  thirdblock_fruit_1_blueberry_get_col_1_0__I_0 
    \thirdblock.fruit_1.blueberry.get_col_1_0__I_0 ( 
    .RADDR9(\thirdblock.get_row_1[4] ), .RADDR8(\thirdblock.get_row_1[3] ), 
    .RADDR7(\thirdblock.get_row_1[2] ), .RADDR6(\thirdblock.get_row_1[1] ), 
    .RADDR5(\thirdblock.get_row_1[0] ), .RADDR4(\thirdblock.get_col_1[4] ), 
    .RADDR3(\thirdblock.get_col_1[3] ), .RADDR2(\thirdblock.get_col_1[2] ), 
    .RADDR1(\thirdblock.get_col_1[1] ), .RADDR0(\thirdblock.get_col_1[0] ), 
    .RCLKE(\RGB_pad[0].vcc ), .RCLK(clk), .RE(\RGB_pad[0].vcc ), 
    .WCLKE(\RGB_pad[0].vcc ), .RDATA13(\thirdblock.fruit_1.blueberryRGB[3] ), 
    .RDATA9(\thirdblock.fruit_1.blueberryRGB[2] ), 
    .RDATA5(\thirdblock.fruit_1.blueberryRGB[1] ), 
    .RDATA1(\thirdblock.fruit_1.blueberryRGB[0] ));
  firstblock_lscc_pll_inst_u_PLL_B \firstblock.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(external_osc_c), 
    .FEEDBACK(\firstblock.lscc_pll_inst.feedback_w ), 
    .RESET_N(\RGB_pad[0].vcc ), 
    .INTFBOUT(\firstblock.lscc_pll_inst.feedback_w ), .OUTCORE(ext_osc_test_c), 
    .OUTGLOBAL(clk));
  RGB_0_ \RGB[0]_I ( .PADDO(RGB_c_0), .RGB0(RGB[0]));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  RGB_1_ \RGB[1]_I ( .PADDO(RGB_c_1), .RGB1(RGB[1]));
  RGB_2_ \RGB[2]_I ( .PADDO(RGB_c_2), .RGB2(RGB[2]));
  RGB_3_ \RGB[3]_I ( .PADDO(RGB_c_3), .RGB3(RGB[3]));
  RGB_4_ \RGB[4]_I ( .PADDO(RGB_c_4), .RGB4(RGB[4]));
  RGB_5_ \RGB[5]_I ( .PADDO(RGB_c_5), .RGB5(RGB[5]));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  ext_osc_test ext_osc_test_I( .PADDO(ext_osc_test_c), 
    .ext_osc_test(ext_osc_test));
  button button_I( .PADDI(button_c), .button(button));
  external_osc external_osc_I( .PADDI(external_osc_c), 
    .external_osc(external_osc));
endmodule

module thirdblock_SLICE_0 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_8__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module thirdblock_SLICE_1 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_36_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_27 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module thirdblock_SLICE_2 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_1_col_0__I_0_2 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_243_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_44 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_43 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_4 ( input D1, D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_tl_row_244_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_5 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_tl_row_244_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_243_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_46 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_45 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_7 ( input DI1, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/fruit_2_tl_row_244_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_8__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_8 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_6__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_9 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_4__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_10 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_5__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_11 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_12 ( input DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/fruit_2_tl_row_244_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_8__I_34 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_13 ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_2_col_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_243_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_48 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_47 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_15 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_16 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_243_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_36 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_18 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_5__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_243_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_38 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_37 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_243_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_40 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_39 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_21 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_22 ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_1_row_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_243_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_50 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_49 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_24 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_243_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/falling_counter_16__I_51 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_25 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_243_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_42 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_41 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_26 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_36_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_27 ( input DI1, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/fruit_2_tl_row_244_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_8__I_29 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_28 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_36_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_20 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_19 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_29 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_36_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_22 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_21 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_30 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/fruit_2_tl_row_244_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_2_tl_row_8__I_35 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_31 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_2__I_0_2 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_32 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_36_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_24 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_23 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_33 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_34 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_36_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_26 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_25 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_35 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_36 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_37 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_5__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_38 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_39 ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_2_row_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_40 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_41 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module secondblock_SLICE_42 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_242_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_43 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_242_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_44 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_242_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_45 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_242_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_46 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_47 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_48 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_49 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_50 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \secondblock/horizontal_242_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_18 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_51 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_52 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/row_9__I_9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_53 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \secondblock/horizontal_242_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_57 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 i604_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 i595_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_2_tl_col_0__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x3330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_58 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 i1485_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 i597_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_7__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_2_tl_col_8__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x5550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_60 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 i1487_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 i1489_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_2_tl_col_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_62 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \thirdblock/i750_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \thirdblock/i751_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_65 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40007 \thirdblock/fruit_2_tl_row_244_mux_6_i4_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \thirdblock/fruit_2_tl_row_244_mux_6_i3_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_32 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_33 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xF303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_67 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40009 \thirdblock/fruit_2_tl_row_244_mux_6_i6_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \thirdblock/fruit_2_tl_row_244_mux_6_i5_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_30 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_31 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xCF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_69 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40011 \thirdblock/fruit_2_tl_row_244_mux_6_i10_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \thirdblock/fruit_2_tl_row_244_mux_6_i8_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_28 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xCF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_2_SLICE_73 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 \thirdblock.fruit_2.SLICE_73_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \thirdblock.fruit_2.SLICE_73_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2/grapefruitRGB_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_2/grapefruitRGB_3__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_2_SLICE_75 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 \thirdblock.fruit_2.SLICE_75_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \thirdblock.fruit_2.SLICE_75_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2/grapefruitRGB_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_2/grapefruitRGB_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_fruit_2_SLICE_77 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 \thirdblock.fruit_2.SLICE_77_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \thirdblock.fruit_2.SLICE_77_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2/grapefruitRGB_4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_2/grapefruitRGB_5__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_fruit_1_SLICE_79 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 \thirdblock.fruit_1.SLICE_79_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \thirdblock.fruit_1.SLICE_79_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1/blueberryRGB_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1/blueberryRGB_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_fruit_1_SLICE_80 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 \thirdblock.fruit_1.SLICE_80_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \thirdblock.fruit_1.SLICE_80_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1/blueberryRGB_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1/blueberryRGB_3__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_fruit_1_SLICE_82 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 \thirdblock.fruit_1.SLICE_82_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \thirdblock.fruit_1.SLICE_82_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1/blueberryRGB_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1/blueberryRGB_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_SLICE_85 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40015 \thirdblock/n2644_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40016 \thirdblock/game_state[2]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xDDA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_87 ( input D0, C0, B0, A0, output F0 );

  lut40017 \secondblock/i341_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_88 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40018 \secondblock/i1504_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \secondblock/i29_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_89 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40020 \thirdblock/fruit_1_col_2__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_90 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40021 \thirdblock/i4_4_lut_adj_61 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40022 \thirdblock/i1_2_lut_adj_60 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_91 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40023 \thirdblock/fruit_RGB_2__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40024 \thirdblock/fruit_1_RGB_2__I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x3222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_92 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \thirdblock/i5_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 \thirdblock/i4_4_lut_adj_53 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_94 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40027 \thirdblock/i1760_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \thirdblock/i1755_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/game_state_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x53FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_95 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40029 \thirdblock/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40030 \thirdblock/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_97 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40031 \thirdblock/fruit_RGB_1__I_0_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \thirdblock/fruit_1_RGB_1__I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x1011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_99 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40033 \thirdblock/i1628_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \thirdblock/i317_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_100 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 \thirdblock/equal_29_i4_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \thirdblock.i1766_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x0203") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_101 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40037 \thirdblock/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40022 \thirdblock/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_103 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40038 \thirdblock/i35_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40039 \thirdblock/i28_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xF2D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_105 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40040 \thirdblock/i553_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40041 \thirdblock/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/game_state_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xDF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xCFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_106 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40023 \thirdblock/fruit_RGB_3__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \thirdblock.fruit_1_RGB_3__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_107 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40031 \thirdblock/fruit_RGB_5__I_0_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40043 \thirdblock/fruit_1_RGB_5__I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_109 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40044 \thirdblock/fruit_RGB_4__I_0_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40045 \thirdblock.fruit_1_RGB_4__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x1011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_111 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40031 \thirdblock/fruit_RGB_0__I_0_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40043 \thirdblock/fruit_1_RGB_0__I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_115 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40046 \thirdblock/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40047 \thirdblock/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_117 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40048 \thirdblock/i5_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_118 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40049 \thirdblock/i1769_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40026 \thirdblock/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_119 ( input D0, C0, B0, A0, output F0 );

  lut40050 \thirdblock/i1499_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_121 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40051 \thirdblock/i4_4_lut_adj_55 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40022 \thirdblock/i1_2_lut_adj_54 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_123 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40032 \thirdblock/i34_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_124 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \thirdblock/i1511_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 \thirdblock/i1509_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_125 ( input D0, C0, B0, A0, output F0 );

  lut40054 \thirdblock/i4_4_lut_adj_56 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_126 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40055 \thirdblock/i1506_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 \thirdblock/i57_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_127 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \thirdblock/i1_4_lut_adj_58 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40058 \thirdblock/i3_3_lut_adj_57 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_129 ( input D1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40059 \thirdblock/sub_100_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \thirdblock/i2_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_131 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40037 \thirdblock/i4_4_lut_adj_63 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40048 \thirdblock/i1_2_lut_adj_62 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module secondblock_SLICE_133 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40061 \secondblock/col_8__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \secondblock/i29_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_135 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40063 \secondblock/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \secondblock/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_137 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40065 \secondblock/row_1__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \secondblock/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_139 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40067 \secondblock/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40022 \secondblock/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x2600") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_141 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 i246_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \secondblock/i2_4_lut_adj_52 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_143 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40070 \thirdblock/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40071 \thirdblock/i1764_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x0545") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_145 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40072 \thirdblock/mux_137_i3_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40073 \thirdblock/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/game_state_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x3F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x0330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_146 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \thirdblock/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \thirdblock.i1757_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x1040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_148 ( input D1, C1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40076 \thirdblock/fruit_1_col_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40077 \thirdblock/fruit_1_col_0__I_0 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_150 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40076 \thirdblock/fruit_1_col_4__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \thirdblock/fruit_1_col_1__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_151 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40020 \thirdblock/fruit_1_row_0__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_152 ( input D1, C1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40035 \thirdblock/fruit_1_row_2__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \thirdblock/fruit_1_row_1__I_0 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_154 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40035 \thirdblock/fruit_1_row_4__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 \thirdblock/fruit_1_row_3__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_155 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40079 \thirdblock/fruit_2_col_0__I_0 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_156 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40035 \thirdblock/fruit_2_col_2__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 \thirdblock/fruit_2_col_1__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_158 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40035 \thirdblock/fruit_2_col_4__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 \thirdblock/fruit_2_col_3__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_159 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40020 \thirdblock/fruit_2_row_0__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_160 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40076 \thirdblock/fruit_2_row_2__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \thirdblock/fruit_2_row_1__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_162 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40068 \thirdblock/fruit_2_row_4__I_0 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \thirdblock/fruit_2_row_3__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_164 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40080 \thirdblock/i1_4_lut_adj_59 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 i1741_2_lut_4_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_166 ( input D0, output F0 );
  wire   GNDI;

  lut40082 \thirdblock/sub_101_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_167 ( input DI1, D1, C1, B1, D0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40002 i1493_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \thirdblock/sub_101_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module thirdblock_SLICE_168 ( input D0, output F0 );
  wire   GNDI;

  lut40082 \thirdblock/sub_101_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_169 ( input C0, output F0 );
  wire   GNDI;

  lut40083 \thirdblock/sub_98_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_170 ( input DI1, D1, D0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40013 \thirdblock.SLICE_170_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \thirdblock/sub_100_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/button_c_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module thirdblock_SLICE_171 ( input D0, output F0 );
  wire   GNDI;

  lut40082 \thirdblock/sub_98_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_172 ( input D0, output F0 );
  wire   GNDI;

  lut40082 \thirdblock/sub_98_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_173 ( input C0, output F0 );
  wire   GNDI;

  lut40083 \thirdblock/sub_98_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_174 ( input D0, output F0 );
  wire   GNDI;

  lut40082 \thirdblock/sub_98_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_175 ( input C0, output F0 );
  wire   GNDI;

  lut40083 \thirdblock/sub_98_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_176 ( input D0, output F0 );
  wire   GNDI;

  lut40082 \thirdblock/sub_100_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_177 ( input D0, output F0 );
  wire   GNDI;

  lut40082 \thirdblock/sub_100_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_178 ( input D0, output F0 );
  wire   GNDI;

  lut40082 \thirdblock/sub_100_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_179 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40059 \thirdblock/sub_100_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \thirdblock/sub_100_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_181 ( input D0, output F0, F1 );
  wire   GNDI;

  lut40084 \RGB_pad[0].vhi_inst ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \thirdblock/sub_100_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_182 ( input C0, output F0 );
  wire   GNDI;

  lut40083 \thirdblock/sub_98_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_183 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40059 \thirdblock/sub_98_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \thirdblock/sub_98_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_185 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40059 \thirdblock/sub_100_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \thirdblock/sub_100_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_190 ( input D0, output F0 );
  wire   GNDI;

  lut40082 \thirdblock/sub_98_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_191 ( input C0, output F0 );
  wire   GNDI;

  lut40083 \thirdblock/sub_101_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_192 ( input D0, output F0 );
  wire   GNDI;

  lut40082 \thirdblock/sub_101_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_196 ( input D0, output F0 );
  wire   GNDI;

  lut40082 \thirdblock/sub_101_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_197 ( input D0, output F0 );
  wire   GNDI;

  lut40082 \thirdblock/sub_101_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_198 ( input D0, output F0 );
  wire   GNDI;

  lut40082 \thirdblock/sub_101_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_199 ( input D0, output F0 );
  wire   GNDI;

  lut40082 \thirdblock/sub_101_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_fruit_2_grapefruit_get_col_2_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B_B \thirdblock/fruit_2/grapefruit/get_col_2_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xF5F5FDF5F1F1E0E0E0E0E0E0E2E0E8E0EAE8EAE2E268E44AECCE622640044444";

    defparam INST10.INIT_1 = "0x000044444004EEE8ECC6E64AE66AEEE2EEE8ECE0E4E0E4E0E0E0E0E0F3F1F5F5";

    defparam INST10.INIT_2 = "0xF4E1F8E1F4E1F1F0F1F0F3F1E8E0E8E8E8E0E268E26AEECA6442622440044444";

    defparam INST10.INIT_3 = "0x0000444462266442ECCEEEE0E268E268EAE0E8E8F9F1F1F1F1F0F0E1F4E1F6E1";

    defparam INST10.INIT_4 = "0xF4E1F8E9F8E1FCE1FEE1F8E9F9F0F979E068E068EAE8EEE86442600666260000";

    defparam INST10.INIT_5 = "0x00004444622464066664EEEAE8E0E068F179FBF1FAE9F8E9F8E1F4E1F4E1F2E1";

    defparam INST10.INIT_6 = "0xFDF9F9F9F9F8FBF8FDE1FCE1F069F069F178F9F9626066666642600666600000";

    defparam INST10.INIT_7 = "0x000066666006600666646660E8E8F9F1F069F069F269FAE1FDF8FDF8F9F8FBF9";

    defparam INST10.INIT_8 = "0xFDF0F9F0FBF0F379F179F178F578F8E1F8E97061757166666224600666640000";

    defparam INST10.INIT_9 = "0x0000222264426006666277757171F8E9F8E9F8E1F178F179F779F979F9F1FBF0";

    defparam INST10.INIT_A = "0xF478F278F278F078F978F9F0F9F9757074617661766577736224600664462222";

    defparam INST10.INIT_B = "0x000022226446622462267575746170617170F9F9F9F9FDF0F078F278F178F278";

    defparam INST10.INIT_C = "0xFAFAFEFAFAF8FAF8FAF872707370737177707665766172277337644620022222";

    defparam INST10.INIT_D = "0x000022226446666073377461746571707171717074707070F8F8F8F8FBF8FAFA";

    defparam INST10.INIT_E = "0x7272767272707070707070707170717175717574746172257736644620022222";

    defparam INST10.INIT_F = "0x0000222220027775722770257570757175707470707070707270727073707272";
endmodule

module thirdblock_fruit_2_grapefruit_get_col_2_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0085 \thirdblock/fruit_2/grapefruit/get_col_2_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0085 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FF00FF00FF00EE00EE00EE00EE00EE00EE00EE00EE00EE00EE006600440044";

    defparam INST10.INIT_1 = "0x00000044004400EE00EE00EE00EE00EE00EE00EE00EE00EE00EE00EE00FF00FF";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FF00EE00EE00EE00EE00EE00EE0066006600440044";

    defparam INST10.INIT_3 = "0x000000440066006600EE00EE00EE00EE00EE00EE00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00EE00EE00EE00EE0066006600660000";

    defparam INST10.INIT_5 = "0x0000004400660066006600EE00EE00EE00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF006600660066006600660000";

    defparam INST10.INIT_7 = "0x00000066006600660066006600EE00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF0077007700660066006600660000";

    defparam INST10.INIT_9 = "0x000000220066006600660077007700FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF007700770077007700770066006600660022";

    defparam INST10.INIT_B = "0x00000022006600660066007700770077007700FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00FF00770077007700770077007700770077006600220022";

    defparam INST10.INIT_D = "0x00000022006600660077007700770077007700770077007700FF00FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006600220022";

    defparam INST10.INIT_F = "0x0000002200220077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_fruit_1_blueberry_get_col_1_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0086 \thirdblock/fruit_1/blueberry/get_col_1_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0086 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x001F001F001B000200020000000000040000000000000002000A00AA00040044";

    defparam INST10.INIT_1 = "0x0000000400AC000E000E000E000E000E000E000E000E000E001F001F001F001F";

    defparam INST10.INIT_2 = "0x000F000F000B0009001000110011000400000000000000080088000200220044";

    defparam INST10.INIT_3 = "0x0000002600060086000E000E000E000E000E001F001E000F000F000F000F000F";

    defparam INST10.INIT_4 = "0x000F000F000B0009000900010001001D000C0008000800880000000000260044";

    defparam INST10.INIT_5 = "0x00000024000600060086000E000E001F001E000F000F000F000F000F000F000F";

    defparam INST10.INIT_6 = "0x000F000F000F0009000900090009000D000D0019008000000000000400240044";

    defparam INST10.INIT_7 = "0x0000000600060006008E0086001F000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_8 = "0x000F000F000F00090009000900090009000F0089001100000000000400060000";

    defparam INST10.INIT_9 = "0x0000000600060006000600160087000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_A = "0x000F000F000F00090009000900090083008B0001000100110000000400420022";

    defparam INST10.INIT_B = "0x0000004200060006001600070007008F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_C = "0x000F000F000F0009000900810088000200000003000300010011000400460022";

    defparam INST10.INIT_D = "0x000000460006001700070007000700070007008F0087000F000F000F000F000F";

    defparam INST10.INIT_E = "0x0007000700050001000100000000000000000000000100010005004000020022";

    defparam INST10.INIT_F = "0x0000000200170007000700070007000700070007000700070007000700070007";
endmodule

module thirdblock_fruit_1_blueberry_get_col_1_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0087 \thirdblock/fruit_1/blueberry/get_col_1_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0087 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x1FF11FF11BF102A4022C002C004A044A000E004A006802A40AA4AAEA04404444";

    defparam INST10.INIT_1 = "0x00000440ACEA0EE00EE00EE00EE00EE00EE00EE00EE00EE01FF11FF11FF11FF1";

    defparam INST10.INIT_2 = "0x0FF00FF00BB409B4101F111F155B04C20086044A00C20AA488AC022422624444";

    defparam INST10.INIT_3 = "0x00002662066086E80EE00EE00EE00EE00EE01FF11EF10FF10FF00FF00FF00FF0";

    defparam INST10.INIT_4 = "0x0FF00FF00BF009B40996019609D21DF10CC208C20886888E0006006026624444";

    defparam INST10.INIT_5 = "0x000024620660066086E80EE00EE01FF11EF10FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_6 = "0x0FF00FF00FF009D20996099609D20DF01CF119D3888E00060006046024624444";

    defparam INST10.INIT_7 = "0x00000660066006608EE886E81FF10FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_8 = "0x0FF00FF00FF009F00996099609D209F00FF089DA111700060042044242640000";

    defparam INST10.INIT_9 = "0x00000660066006600660167187F80FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_A = "0x0FF00FF00FF009B40996099609B483BC8BF80370013411350042044246642222";

    defparam INST10.INIT_B = "0x00004264066006601671077007708FF80FF80FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_C = "0x0FF00FF00FF009960996819E889E022500340334033401341153044246642222";

    defparam INST10.INIT_D = "0x0000466406601771077007700770077007708FF887F80FF00FF00FF00FF00FF0";

    defparam INST10.INIT_E = "0x0770077005700152011600160007022500070234013401161453406402202222";

    defparam INST10.INIT_F = "0x0000022017710770077007700770077007700770077007700770077007700770";
endmodule

module firstblock_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, 
    RESET_N, output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \firstblock/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module RGB_0_ ( input PADDO, output RGB0 );
  wire   VCCI;

  BB_B_B \RGB_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_1_ ( input PADDO, output RGB1 );
  wire   VCCI;

  BB_B_B \RGB_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_2_ ( input PADDO, output RGB2 );
  wire   VCCI;

  BB_B_B \RGB_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_3_ ( input PADDO, output RGB3 );
  wire   VCCI;

  BB_B_B \RGB_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB3) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_4_ ( input PADDO, output RGB4 );
  wire   VCCI;

  BB_B_B \RGB_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB4) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_5_ ( input PADDO, output RGB5 );
  wire   VCCI;

  BB_B_B \RGB_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB5) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module ext_osc_test ( input PADDO, output ext_osc_test );
  wire   VCCI;

  BB_B_B \ext_osc_test_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ext_osc_test));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ext_osc_test) = (0:0:0,0:0:0);
  endspecify

endmodule

module button ( output PADDI, input button );
  wire   GNDI;

  BB_B_B \button_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(button));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (button => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module external_osc ( output PADDI, input external_osc );
  wire   GNDI;

  BB_B_B \external_osc_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(external_osc));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (external_osc => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
