// Seed: 1061832439
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  input id_24;
  inout id_23;
  output id_22;
  output id_21;
  output id_20;
  input id_19;
  inout id_18;
  inout id_17;
  output id_16;
  output id_15;
  inout id_14;
  inout id_13;
  inout id_12;
  inout id_11;
  input id_10;
  output id_9;
  inout id_8;
  input id_7;
  input id_6;
  inout id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_24, id_25;
  logic id_26;
  logic id_27;
  assign id_18 = id_23;
  logic id_28 = id_4;
  logic id_29;
  assign id_14 = 1;
  type_37(
      ~id_21, 1 << id_8[1]
  );
  logic id_30;
  initial begin
    id_9  <= 1;
    id_18 <= 1;
    if (1) id_17 <= id_11;
  end
  logic id_31;
endmodule
