# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t testbench.xdc

# IP: C:/Users/Steph/Documents/Dev/Verilog/BPSK/project_files/testbench/testbench.srcs/sources_1/ip/MMCM/MMCM.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==MMCM || ORIG_REF_NAME==MMCM} -quiet] -quiet
