

================================================================
== Vitis HLS Report for 'kp_502_15'
================================================================
* Date:           Sat Dec  9 20:39:08 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_15
* Solution:       sol2_6 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  14.00 ns|  11.240 ns|     1.00 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  14.000 ns|  14.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     624|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   48|       0|     336|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      13|    -|
|Register         |        -|    -|     258|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   48|     258|     973|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    6|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1   |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U2   |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U3   |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U4   |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U5   |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U6   |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U7   |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U8   |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U9   |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U10  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U11  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U12  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U13  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U14  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U15  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U16  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|  48|  0| 336|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |mul_ln11_11_fu_484_p1  |         +|   0|  0|  39|          32|          32|
    |mul_ln11_13_fu_501_p1  |         +|   0|  0|  39|          32|          32|
    |mul_ln11_15_fu_518_p1  |         +|   0|  0|  39|          32|          32|
    |mul_ln11_1_fu_399_p1   |         +|   0|  0|  39|          32|          32|
    |mul_ln11_3_fu_416_p1   |         +|   0|  0|  39|          32|          32|
    |mul_ln11_5_fu_433_p1   |         +|   0|  0|  39|          32|          32|
    |mul_ln11_7_fu_450_p1   |         +|   0|  0|  39|          32|          32|
    |mul_ln11_9_fu_467_p1   |         +|   0|  0|  39|          32|          32|
    |r_0                    |         +|   0|  0|  39|          32|          32|
    |r_1                    |         +|   0|  0|  39|          32|          32|
    |r_2                    |         +|   0|  0|  39|          32|          32|
    |r_3                    |         +|   0|  0|  39|          32|          32|
    |r_4                    |         +|   0|  0|  39|          32|          32|
    |r_5                    |         +|   0|  0|  39|          32|          32|
    |r_6                    |         +|   0|  0|  39|          32|          32|
    |r_7                    |         +|   0|  0|  39|          32|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 624|         512|         512|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  13|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  13|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   2|   0|    2|          0|
    |mul_ln11_10_reg_585  |  32|   0|   32|          0|
    |mul_ln11_12_reg_595  |  32|   0|   32|          0|
    |mul_ln11_14_reg_605  |  32|   0|   32|          0|
    |mul_ln11_2_reg_545   |  32|   0|   32|          0|
    |mul_ln11_4_reg_555   |  32|   0|   32|          0|
    |mul_ln11_6_reg_565   |  32|   0|   32|          0|
    |mul_ln11_8_reg_575   |  32|   0|   32|          0|
    |mul_ln11_reg_535     |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 258|   0|  258|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|     kp_502_15|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|     kp_502_15|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|     kp_502_15|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|     kp_502_15|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|     kp_502_15|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|     kp_502_15|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|     kp_502_15|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|     kp_502_15|  return value|
|r_0                |  out|   32|      ap_vld|           r_0|       pointer|
|r_0_ap_vld         |  out|    1|      ap_vld|           r_0|       pointer|
|r_1                |  out|   32|      ap_vld|           r_1|       pointer|
|r_1_ap_vld         |  out|    1|      ap_vld|           r_1|       pointer|
|r_2                |  out|   32|      ap_vld|           r_2|       pointer|
|r_2_ap_vld         |  out|    1|      ap_vld|           r_2|       pointer|
|r_3                |  out|   32|      ap_vld|           r_3|       pointer|
|r_3_ap_vld         |  out|    1|      ap_vld|           r_3|       pointer|
|r_4                |  out|   32|      ap_vld|           r_4|       pointer|
|r_4_ap_vld         |  out|    1|      ap_vld|           r_4|       pointer|
|r_5                |  out|   32|      ap_vld|           r_5|       pointer|
|r_5_ap_vld         |  out|    1|      ap_vld|           r_5|       pointer|
|r_6                |  out|   32|      ap_vld|           r_6|       pointer|
|r_6_ap_vld         |  out|    1|      ap_vld|           r_6|       pointer|
|r_7                |  out|   32|      ap_vld|           r_7|       pointer|
|r_7_ap_vld         |  out|    1|      ap_vld|           r_7|       pointer|
|a_0                |   in|   32|     ap_none|           a_0|       pointer|
|a_1                |   in|   32|     ap_none|           a_1|       pointer|
|a_2                |   in|   32|     ap_none|           a_2|       pointer|
|a_3                |   in|   32|     ap_none|           a_3|       pointer|
|a_4                |   in|   32|     ap_none|           a_4|       pointer|
|a_5                |   in|   32|     ap_none|           a_5|       pointer|
|a_6                |   in|   32|     ap_none|           a_6|       pointer|
|a_7                |   in|   32|     ap_none|           a_7|       pointer|
|b_0                |   in|   32|     ap_none|           b_0|       pointer|
|b_1                |   in|   32|     ap_none|           b_1|       pointer|
|b_2                |   in|   32|     ap_none|           b_2|       pointer|
|b_3                |   in|   32|     ap_none|           b_3|       pointer|
|b_4                |   in|   32|     ap_none|           b_4|       pointer|
|b_5                |   in|   32|     ap_none|           b_5|       pointer|
|b_6                |   in|   32|     ap_none|           b_6|       pointer|
|b_7                |   in|   32|     ap_none|           b_7|       pointer|
|c_0                |   in|   32|     ap_none|           c_0|       pointer|
|c_1                |   in|   32|     ap_none|           c_1|       pointer|
|c_2                |   in|   32|     ap_none|           c_2|       pointer|
|c_3                |   in|   32|     ap_none|           c_3|       pointer|
|c_4                |   in|   32|     ap_none|           c_4|       pointer|
|c_5                |   in|   32|     ap_none|           c_5|       pointer|
|c_6                |   in|   32|     ap_none|           c_6|       pointer|
|c_7                |   in|   32|     ap_none|           c_7|       pointer|
|x_0                |   in|   32|     ap_none|           x_0|       pointer|
|x_1                |   in|   32|     ap_none|           x_1|       pointer|
|x_2                |   in|   32|     ap_none|           x_2|       pointer|
|x_3                |   in|   32|     ap_none|           x_3|       pointer|
|x_4                |   in|   32|     ap_none|           x_4|       pointer|
|x_5                |   in|   32|     ap_none|           x_5|       pointer|
|x_6                |   in|   32|     ap_none|           x_6|       pointer|
|x_7                |   in|   32|     ap_none|           x_7|       pointer|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.88>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%temp_x = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %x_0" [./source/kp_502_15.cpp:10]   --->   Operation 3 'read' 'temp_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %a_0" [./source/kp_502_15.cpp:11]   --->   Operation 4 'read' 'a_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (6.88ns)   --->   "%mul_ln11 = mul i32 %a_0_read, i32 %temp_x" [./source/kp_502_15.cpp:11]   --->   Operation 5 'mul' 'mul_ln11' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%temp_x_1 = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %x_1" [./source/kp_502_15.cpp:10]   --->   Operation 6 'read' 'temp_x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %a_1" [./source/kp_502_15.cpp:11]   --->   Operation 7 'read' 'a_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (6.88ns)   --->   "%mul_ln11_2 = mul i32 %a_1_read, i32 %temp_x_1" [./source/kp_502_15.cpp:11]   --->   Operation 8 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp_x_2 = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %x_2" [./source/kp_502_15.cpp:10]   --->   Operation 9 'read' 'temp_x_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %a_2" [./source/kp_502_15.cpp:11]   --->   Operation 10 'read' 'a_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (6.88ns)   --->   "%mul_ln11_4 = mul i32 %a_2_read, i32 %temp_x_2" [./source/kp_502_15.cpp:11]   --->   Operation 11 'mul' 'mul_ln11_4' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%temp_x_3 = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %x_3" [./source/kp_502_15.cpp:10]   --->   Operation 12 'read' 'temp_x_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%a_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %a_3" [./source/kp_502_15.cpp:11]   --->   Operation 13 'read' 'a_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (6.88ns)   --->   "%mul_ln11_6 = mul i32 %a_3_read, i32 %temp_x_3" [./source/kp_502_15.cpp:11]   --->   Operation 14 'mul' 'mul_ln11_6' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%temp_x_4 = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %x_4" [./source/kp_502_15.cpp:10]   --->   Operation 15 'read' 'temp_x_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%a_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %a_4" [./source/kp_502_15.cpp:11]   --->   Operation 16 'read' 'a_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (6.88ns)   --->   "%mul_ln11_8 = mul i32 %a_4_read, i32 %temp_x_4" [./source/kp_502_15.cpp:11]   --->   Operation 17 'mul' 'mul_ln11_8' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%temp_x_5 = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %x_5" [./source/kp_502_15.cpp:10]   --->   Operation 18 'read' 'temp_x_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%a_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %a_5" [./source/kp_502_15.cpp:11]   --->   Operation 19 'read' 'a_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (6.88ns)   --->   "%mul_ln11_10 = mul i32 %a_5_read, i32 %temp_x_5" [./source/kp_502_15.cpp:11]   --->   Operation 20 'mul' 'mul_ln11_10' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%temp_x_6 = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %x_6" [./source/kp_502_15.cpp:10]   --->   Operation 21 'read' 'temp_x_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%a_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %a_6" [./source/kp_502_15.cpp:11]   --->   Operation 22 'read' 'a_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (6.88ns)   --->   "%mul_ln11_12 = mul i32 %a_6_read, i32 %temp_x_6" [./source/kp_502_15.cpp:11]   --->   Operation 23 'mul' 'mul_ln11_12' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%temp_x_7 = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %x_7" [./source/kp_502_15.cpp:10]   --->   Operation 24 'read' 'temp_x_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%a_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %a_7" [./source/kp_502_15.cpp:11]   --->   Operation 25 'read' 'a_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (6.88ns)   --->   "%mul_ln11_14 = mul i32 %a_7_read, i32 %temp_x_7" [./source/kp_502_15.cpp:11]   --->   Operation 26 'mul' 'mul_ln11_14' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 11.2>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 27 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r_0"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r_1"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r_2"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r_3"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r_4"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r_5"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r_6"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r_7"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_0"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_1"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_2"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_3"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_4"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_5"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_6"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_7"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_0"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_1"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_2"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_3"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_4"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_5"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_6"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_7"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_0"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_1"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_2"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_3"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_4"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_5"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_6"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_7"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x_0"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x_1"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x_2"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x_3"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x_4"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x_5"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x_6"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x_7"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%b_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %b_0" [./source/kp_502_15.cpp:11]   --->   Operation 108 'read' 'b_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (2.18ns)   --->   "%add_ln11 = add i32 %b_0_read, i32 %mul_ln11" [./source/kp_502_15.cpp:11]   --->   Operation 109 'add' 'add_ln11' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (6.88ns)   --->   "%mul_ln11_1 = mul i32 %temp_x, i32 %add_ln11" [./source/kp_502_15.cpp:11]   --->   Operation 110 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%c_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c_0" [./source/kp_502_15.cpp:11]   --->   Operation 111 'read' 'c_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (2.18ns)   --->   "%add_ln11_1 = add i32 %c_0_read, i32 %mul_ln11_1" [./source/kp_502_15.cpp:11]   --->   Operation 112 'add' 'add_ln11_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_0, i32 %add_ln11_1" [./source/kp_502_15.cpp:11]   --->   Operation 113 'write' 'write_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%b_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %b_1" [./source/kp_502_15.cpp:11]   --->   Operation 114 'read' 'b_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (2.18ns)   --->   "%add_ln11_2 = add i32 %b_1_read, i32 %mul_ln11_2" [./source/kp_502_15.cpp:11]   --->   Operation 115 'add' 'add_ln11_2' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (6.88ns)   --->   "%mul_ln11_3 = mul i32 %temp_x_1, i32 %add_ln11_2" [./source/kp_502_15.cpp:11]   --->   Operation 116 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%c_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c_1" [./source/kp_502_15.cpp:11]   --->   Operation 117 'read' 'c_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (2.18ns)   --->   "%add_ln11_3 = add i32 %c_1_read, i32 %mul_ln11_3" [./source/kp_502_15.cpp:11]   --->   Operation 118 'add' 'add_ln11_3' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_1, i32 %add_ln11_3" [./source/kp_502_15.cpp:11]   --->   Operation 119 'write' 'write_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%b_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %b_2" [./source/kp_502_15.cpp:11]   --->   Operation 120 'read' 'b_2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (2.18ns)   --->   "%add_ln11_4 = add i32 %b_2_read, i32 %mul_ln11_4" [./source/kp_502_15.cpp:11]   --->   Operation 121 'add' 'add_ln11_4' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (6.88ns)   --->   "%mul_ln11_5 = mul i32 %temp_x_2, i32 %add_ln11_4" [./source/kp_502_15.cpp:11]   --->   Operation 122 'mul' 'mul_ln11_5' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%c_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c_2" [./source/kp_502_15.cpp:11]   --->   Operation 123 'read' 'c_2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (2.18ns)   --->   "%add_ln11_5 = add i32 %c_2_read, i32 %mul_ln11_5" [./source/kp_502_15.cpp:11]   --->   Operation 124 'add' 'add_ln11_5' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_2, i32 %add_ln11_5" [./source/kp_502_15.cpp:11]   --->   Operation 125 'write' 'write_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%b_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %b_3" [./source/kp_502_15.cpp:11]   --->   Operation 126 'read' 'b_3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (2.18ns)   --->   "%add_ln11_6 = add i32 %b_3_read, i32 %mul_ln11_6" [./source/kp_502_15.cpp:11]   --->   Operation 127 'add' 'add_ln11_6' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (6.88ns)   --->   "%mul_ln11_7 = mul i32 %temp_x_3, i32 %add_ln11_6" [./source/kp_502_15.cpp:11]   --->   Operation 128 'mul' 'mul_ln11_7' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%c_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c_3" [./source/kp_502_15.cpp:11]   --->   Operation 129 'read' 'c_3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (2.18ns)   --->   "%add_ln11_7 = add i32 %c_3_read, i32 %mul_ln11_7" [./source/kp_502_15.cpp:11]   --->   Operation 130 'add' 'add_ln11_7' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_3, i32 %add_ln11_7" [./source/kp_502_15.cpp:11]   --->   Operation 131 'write' 'write_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%b_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %b_4" [./source/kp_502_15.cpp:11]   --->   Operation 132 'read' 'b_4_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (2.18ns)   --->   "%add_ln11_8 = add i32 %b_4_read, i32 %mul_ln11_8" [./source/kp_502_15.cpp:11]   --->   Operation 133 'add' 'add_ln11_8' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (6.88ns)   --->   "%mul_ln11_9 = mul i32 %temp_x_4, i32 %add_ln11_8" [./source/kp_502_15.cpp:11]   --->   Operation 134 'mul' 'mul_ln11_9' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%c_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c_4" [./source/kp_502_15.cpp:11]   --->   Operation 135 'read' 'c_4_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (2.18ns)   --->   "%add_ln11_9 = add i32 %c_4_read, i32 %mul_ln11_9" [./source/kp_502_15.cpp:11]   --->   Operation 136 'add' 'add_ln11_9' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_4, i32 %add_ln11_9" [./source/kp_502_15.cpp:11]   --->   Operation 137 'write' 'write_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%b_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %b_5" [./source/kp_502_15.cpp:11]   --->   Operation 138 'read' 'b_5_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (2.18ns)   --->   "%add_ln11_10 = add i32 %b_5_read, i32 %mul_ln11_10" [./source/kp_502_15.cpp:11]   --->   Operation 139 'add' 'add_ln11_10' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (6.88ns)   --->   "%mul_ln11_11 = mul i32 %temp_x_5, i32 %add_ln11_10" [./source/kp_502_15.cpp:11]   --->   Operation 140 'mul' 'mul_ln11_11' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%c_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c_5" [./source/kp_502_15.cpp:11]   --->   Operation 141 'read' 'c_5_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (2.18ns)   --->   "%add_ln11_11 = add i32 %c_5_read, i32 %mul_ln11_11" [./source/kp_502_15.cpp:11]   --->   Operation 142 'add' 'add_ln11_11' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_5, i32 %add_ln11_11" [./source/kp_502_15.cpp:11]   --->   Operation 143 'write' 'write_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%b_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %b_6" [./source/kp_502_15.cpp:11]   --->   Operation 144 'read' 'b_6_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (2.18ns)   --->   "%add_ln11_12 = add i32 %b_6_read, i32 %mul_ln11_12" [./source/kp_502_15.cpp:11]   --->   Operation 145 'add' 'add_ln11_12' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (6.88ns)   --->   "%mul_ln11_13 = mul i32 %temp_x_6, i32 %add_ln11_12" [./source/kp_502_15.cpp:11]   --->   Operation 146 'mul' 'mul_ln11_13' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%c_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c_6" [./source/kp_502_15.cpp:11]   --->   Operation 147 'read' 'c_6_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (2.18ns)   --->   "%add_ln11_13 = add i32 %c_6_read, i32 %mul_ln11_13" [./source/kp_502_15.cpp:11]   --->   Operation 148 'add' 'add_ln11_13' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_6, i32 %add_ln11_13" [./source/kp_502_15.cpp:11]   --->   Operation 149 'write' 'write_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%b_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %b_7" [./source/kp_502_15.cpp:11]   --->   Operation 150 'read' 'b_7_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (2.18ns)   --->   "%add_ln11_14 = add i32 %b_7_read, i32 %mul_ln11_14" [./source/kp_502_15.cpp:11]   --->   Operation 151 'add' 'add_ln11_14' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (6.88ns)   --->   "%mul_ln11_15 = mul i32 %temp_x_7, i32 %add_ln11_14" [./source/kp_502_15.cpp:11]   --->   Operation 152 'mul' 'mul_ln11_15' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%c_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c_7" [./source/kp_502_15.cpp:11]   --->   Operation 153 'read' 'c_7_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (2.18ns)   --->   "%add_ln11_15 = add i32 %c_7_read, i32 %mul_ln11_15" [./source/kp_502_15.cpp:11]   --->   Operation 154 'add' 'add_ln11_15' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_7, i32 %add_ln11_15" [./source/kp_502_15.cpp:11]   --->   Operation 155 'write' 'write_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./source/kp_502_15.cpp:13]   --->   Operation 156 'ret' 'ret_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ r_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ r_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ r_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ r_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ r_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ r_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ r_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ a_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp_x            (read         ) [ 001]
a_0_read          (read         ) [ 000]
mul_ln11          (mul          ) [ 001]
temp_x_1          (read         ) [ 001]
a_1_read          (read         ) [ 000]
mul_ln11_2        (mul          ) [ 001]
temp_x_2          (read         ) [ 001]
a_2_read          (read         ) [ 000]
mul_ln11_4        (mul          ) [ 001]
temp_x_3          (read         ) [ 001]
a_3_read          (read         ) [ 000]
mul_ln11_6        (mul          ) [ 001]
temp_x_4          (read         ) [ 001]
a_4_read          (read         ) [ 000]
mul_ln11_8        (mul          ) [ 001]
temp_x_5          (read         ) [ 001]
a_5_read          (read         ) [ 000]
mul_ln11_10       (mul          ) [ 001]
temp_x_6          (read         ) [ 001]
a_6_read          (read         ) [ 000]
mul_ln11_12       (mul          ) [ 001]
temp_x_7          (read         ) [ 001]
a_7_read          (read         ) [ 000]
mul_ln11_14       (mul          ) [ 001]
spectopmodule_ln0 (spectopmodule) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
b_0_read          (read         ) [ 000]
add_ln11          (add          ) [ 000]
mul_ln11_1        (mul          ) [ 000]
c_0_read          (read         ) [ 000]
add_ln11_1        (add          ) [ 000]
write_ln11        (write        ) [ 000]
b_1_read          (read         ) [ 000]
add_ln11_2        (add          ) [ 000]
mul_ln11_3        (mul          ) [ 000]
c_1_read          (read         ) [ 000]
add_ln11_3        (add          ) [ 000]
write_ln11        (write        ) [ 000]
b_2_read          (read         ) [ 000]
add_ln11_4        (add          ) [ 000]
mul_ln11_5        (mul          ) [ 000]
c_2_read          (read         ) [ 000]
add_ln11_5        (add          ) [ 000]
write_ln11        (write        ) [ 000]
b_3_read          (read         ) [ 000]
add_ln11_6        (add          ) [ 000]
mul_ln11_7        (mul          ) [ 000]
c_3_read          (read         ) [ 000]
add_ln11_7        (add          ) [ 000]
write_ln11        (write        ) [ 000]
b_4_read          (read         ) [ 000]
add_ln11_8        (add          ) [ 000]
mul_ln11_9        (mul          ) [ 000]
c_4_read          (read         ) [ 000]
add_ln11_9        (add          ) [ 000]
write_ln11        (write        ) [ 000]
b_5_read          (read         ) [ 000]
add_ln11_10       (add          ) [ 000]
mul_ln11_11       (mul          ) [ 000]
c_5_read          (read         ) [ 000]
add_ln11_11       (add          ) [ 000]
write_ln11        (write        ) [ 000]
b_6_read          (read         ) [ 000]
add_ln11_12       (add          ) [ 000]
mul_ln11_13       (mul          ) [ 000]
c_6_read          (read         ) [ 000]
add_ln11_13       (add          ) [ 000]
write_ln11        (write        ) [ 000]
b_7_read          (read         ) [ 000]
add_ln11_14       (add          ) [ 000]
mul_ln11_15       (mul          ) [ 000]
c_7_read          (read         ) [ 000]
add_ln11_15       (add          ) [ 000]
write_ln11        (write        ) [ 000]
ret_ln13          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="r_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="r_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="r_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="a_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="a_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="a_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="a_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="a_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="a_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="a_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="a_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="b_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="b_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="b_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="b_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="b_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="b_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="b_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="b_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="c_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="c_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="c_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="c_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="c_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="c_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="c_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="c_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="x_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="x_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="x_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="x_3">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="x_4">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="x_5">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="x_6">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="x_7">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="temp_x_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_x/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="a_0_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="temp_x_1_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_x_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="a_1_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="temp_x_2_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_x_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="a_2_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="temp_x_3_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_x_3/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="a_3_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="temp_x_4_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_x_4/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="a_4_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_4_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="temp_x_5_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_x_5/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="a_5_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_5_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="temp_x_6_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_x_6/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="a_6_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_6_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="temp_x_7_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_x_7/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="a_7_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_7_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="b_0_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_read/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="c_0_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_0_read/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="write_ln11_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln11/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="b_1_read_read_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_read/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="c_1_read_read_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_1_read/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="write_ln11_write_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln11/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="b_2_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_2_read/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="c_2_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_2_read/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="write_ln11_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="32" slack="0"/>
<pin id="248" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln11/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="b_3_read_read_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_3_read/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="c_3_read_read_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_3_read/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="write_ln11_write_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="0" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln11/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="b_4_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_4_read/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="c_4_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_4_read/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="write_ln11_write_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="32" slack="0"/>
<pin id="286" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln11/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="b_5_read_read_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_5_read/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="c_5_read_read_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_5_read/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="write_ln11_write_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="0" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="32" slack="0"/>
<pin id="305" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln11/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="b_6_read_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_6_read/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="c_6_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_6_read/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="write_ln11_write_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="0" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="32" slack="0"/>
<pin id="324" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln11/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="b_7_read_read_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_7_read/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="c_7_read_read_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_7_read/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="write_ln11_write_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="0" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="0" index="2" bw="32" slack="0"/>
<pin id="343" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln11/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="mul_ln11_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="mul_ln11_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_2/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="mul_ln11_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_4/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="mul_ln11_6_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_6/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="mul_ln11_8_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_8/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="mul_ln11_10_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_10/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="mul_ln11_12_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_12/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="mul_ln11_14_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_14/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln11_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="1"/>
<pin id="397" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="mul_ln11_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_1/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln11_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln11_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="1"/>
<pin id="414" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_2/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="mul_ln11_3_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_3/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln11_3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_3/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln11_4_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="1"/>
<pin id="431" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_4/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="mul_ln11_5_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_5/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln11_5_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_5/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln11_6_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="1"/>
<pin id="448" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_6/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="mul_ln11_7_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_7/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln11_7_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_7/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln11_8_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="1"/>
<pin id="465" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_8/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="mul_ln11_9_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_9/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln11_9_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_9/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln11_10_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="1"/>
<pin id="482" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_10/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="mul_ln11_11_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="0" index="1" bw="32" slack="0"/>
<pin id="487" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_11/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln11_11_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_11/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln11_12_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="1"/>
<pin id="499" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_12/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="mul_ln11_13_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_13/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln11_13_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_13/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln11_14_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="1"/>
<pin id="516" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_14/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="mul_ln11_15_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="1"/>
<pin id="520" dir="0" index="1" bw="32" slack="0"/>
<pin id="521" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_15/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln11_15_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_15/2 "/>
</bind>
</comp>

<comp id="530" class="1005" name="temp_x_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_x "/>
</bind>
</comp>

<comp id="535" class="1005" name="mul_ln11_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11 "/>
</bind>
</comp>

<comp id="540" class="1005" name="temp_x_1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_x_1 "/>
</bind>
</comp>

<comp id="545" class="1005" name="mul_ln11_2_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11_2 "/>
</bind>
</comp>

<comp id="550" class="1005" name="temp_x_2_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_x_2 "/>
</bind>
</comp>

<comp id="555" class="1005" name="mul_ln11_4_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11_4 "/>
</bind>
</comp>

<comp id="560" class="1005" name="temp_x_3_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_x_3 "/>
</bind>
</comp>

<comp id="565" class="1005" name="mul_ln11_6_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11_6 "/>
</bind>
</comp>

<comp id="570" class="1005" name="temp_x_4_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_x_4 "/>
</bind>
</comp>

<comp id="575" class="1005" name="mul_ln11_8_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11_8 "/>
</bind>
</comp>

<comp id="580" class="1005" name="temp_x_5_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_x_5 "/>
</bind>
</comp>

<comp id="585" class="1005" name="mul_ln11_10_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11_10 "/>
</bind>
</comp>

<comp id="590" class="1005" name="temp_x_6_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_x_6 "/>
</bind>
</comp>

<comp id="595" class="1005" name="mul_ln11_12_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11_12 "/>
</bind>
</comp>

<comp id="600" class="1005" name="temp_x_7_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_x_7 "/>
</bind>
</comp>

<comp id="605" class="1005" name="mul_ln11_14_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="80" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="64" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="80" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="80" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="66" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="80" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="80" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="68" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="80" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="80" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="70" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="80" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="80" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="72" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="80" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="80" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="74" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="80" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="80" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="76" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="80" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="80" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="78" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="80" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="80" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="80" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="48" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="96" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="80" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="80" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="96" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="2" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="80" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="80" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="96" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="4" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="80" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="80" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="54" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="96" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="6" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="80" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="40" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="80" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="56" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="96" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="8" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="80" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="42" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="80" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="58" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="96" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="10" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="80" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="80" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="60" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="96" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="12" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="80" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="46" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="80" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="62" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="96" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="14" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="104" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="98" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="116" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="110" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="128" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="122" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="140" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="134" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="152" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="146" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="164" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="158" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="176" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="170" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="188" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="182" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="194" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="394" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="200" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="399" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="410"><net_src comp="404" pin="2"/><net_sink comp="206" pin=2"/></net>

<net id="415"><net_src comp="213" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="411" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="219" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="427"><net_src comp="421" pin="2"/><net_sink comp="225" pin=2"/></net>

<net id="432"><net_src comp="232" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="428" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="238" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="444"><net_src comp="438" pin="2"/><net_sink comp="244" pin=2"/></net>

<net id="449"><net_src comp="251" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="445" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="257" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="450" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="461"><net_src comp="455" pin="2"/><net_sink comp="263" pin=2"/></net>

<net id="466"><net_src comp="270" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="462" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="276" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="467" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="478"><net_src comp="472" pin="2"/><net_sink comp="282" pin=2"/></net>

<net id="483"><net_src comp="289" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="295" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="495"><net_src comp="489" pin="2"/><net_sink comp="301" pin=2"/></net>

<net id="500"><net_src comp="308" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="496" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="314" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="501" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="512"><net_src comp="506" pin="2"/><net_sink comp="320" pin=2"/></net>

<net id="517"><net_src comp="327" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="513" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="333" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="518" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="529"><net_src comp="523" pin="2"/><net_sink comp="339" pin=2"/></net>

<net id="533"><net_src comp="98" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="538"><net_src comp="346" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="543"><net_src comp="110" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="548"><net_src comp="352" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="553"><net_src comp="122" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="558"><net_src comp="358" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="563"><net_src comp="134" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="568"><net_src comp="364" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="573"><net_src comp="146" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="578"><net_src comp="370" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="583"><net_src comp="158" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="588"><net_src comp="376" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="593"><net_src comp="170" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="598"><net_src comp="382" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="603"><net_src comp="182" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="608"><net_src comp="388" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="513" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_0 | {2 }
	Port: r_1 | {2 }
	Port: r_2 | {2 }
	Port: r_3 | {2 }
	Port: r_4 | {2 }
	Port: r_5 | {2 }
	Port: r_6 | {2 }
	Port: r_7 | {2 }
 - Input state : 
	Port: kp_502_15 : a_0 | {1 }
	Port: kp_502_15 : a_1 | {1 }
	Port: kp_502_15 : a_2 | {1 }
	Port: kp_502_15 : a_3 | {1 }
	Port: kp_502_15 : a_4 | {1 }
	Port: kp_502_15 : a_5 | {1 }
	Port: kp_502_15 : a_6 | {1 }
	Port: kp_502_15 : a_7 | {1 }
	Port: kp_502_15 : b_0 | {2 }
	Port: kp_502_15 : b_1 | {2 }
	Port: kp_502_15 : b_2 | {2 }
	Port: kp_502_15 : b_3 | {2 }
	Port: kp_502_15 : b_4 | {2 }
	Port: kp_502_15 : b_5 | {2 }
	Port: kp_502_15 : b_6 | {2 }
	Port: kp_502_15 : b_7 | {2 }
	Port: kp_502_15 : c_0 | {2 }
	Port: kp_502_15 : c_1 | {2 }
	Port: kp_502_15 : c_2 | {2 }
	Port: kp_502_15 : c_3 | {2 }
	Port: kp_502_15 : c_4 | {2 }
	Port: kp_502_15 : c_5 | {2 }
	Port: kp_502_15 : c_6 | {2 }
	Port: kp_502_15 : c_7 | {2 }
	Port: kp_502_15 : x_0 | {1 }
	Port: kp_502_15 : x_1 | {1 }
	Port: kp_502_15 : x_2 | {1 }
	Port: kp_502_15 : x_3 | {1 }
	Port: kp_502_15 : x_4 | {1 }
	Port: kp_502_15 : x_5 | {1 }
	Port: kp_502_15 : x_6 | {1 }
	Port: kp_502_15 : x_7 | {1 }
  - Chain level:
	State 1
	State 2
		mul_ln11_1 : 1
		add_ln11_1 : 2
		write_ln11 : 3
		mul_ln11_3 : 1
		add_ln11_3 : 2
		write_ln11 : 3
		mul_ln11_5 : 1
		add_ln11_5 : 2
		write_ln11 : 3
		mul_ln11_7 : 1
		add_ln11_7 : 2
		write_ln11 : 3
		mul_ln11_9 : 1
		add_ln11_9 : 2
		write_ln11 : 3
		mul_ln11_11 : 1
		add_ln11_11 : 2
		write_ln11 : 3
		mul_ln11_13 : 1
		add_ln11_13 : 2
		write_ln11 : 3
		mul_ln11_15 : 1
		add_ln11_15 : 2
		write_ln11 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln11_fu_394     |    0    |    0    |    39   |
|          |    add_ln11_1_fu_404    |    0    |    0    |    39   |
|          |    add_ln11_2_fu_411    |    0    |    0    |    39   |
|          |    add_ln11_3_fu_421    |    0    |    0    |    39   |
|          |    add_ln11_4_fu_428    |    0    |    0    |    39   |
|          |    add_ln11_5_fu_438    |    0    |    0    |    39   |
|          |    add_ln11_6_fu_445    |    0    |    0    |    39   |
|    add   |    add_ln11_7_fu_455    |    0    |    0    |    39   |
|          |    add_ln11_8_fu_462    |    0    |    0    |    39   |
|          |    add_ln11_9_fu_472    |    0    |    0    |    39   |
|          |    add_ln11_10_fu_479   |    0    |    0    |    39   |
|          |    add_ln11_11_fu_489   |    0    |    0    |    39   |
|          |    add_ln11_12_fu_496   |    0    |    0    |    39   |
|          |    add_ln11_13_fu_506   |    0    |    0    |    39   |
|          |    add_ln11_14_fu_513   |    0    |    0    |    39   |
|          |    add_ln11_15_fu_523   |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|          |     mul_ln11_fu_346     |    3    |    0    |    21   |
|          |    mul_ln11_2_fu_352    |    3    |    0    |    21   |
|          |    mul_ln11_4_fu_358    |    3    |    0    |    21   |
|          |    mul_ln11_6_fu_364    |    3    |    0    |    21   |
|          |    mul_ln11_8_fu_370    |    3    |    0    |    21   |
|          |    mul_ln11_10_fu_376   |    3    |    0    |    21   |
|          |    mul_ln11_12_fu_382   |    3    |    0    |    21   |
|    mul   |    mul_ln11_14_fu_388   |    3    |    0    |    21   |
|          |    mul_ln11_1_fu_399    |    3    |    0    |    21   |
|          |    mul_ln11_3_fu_416    |    3    |    0    |    21   |
|          |    mul_ln11_5_fu_433    |    3    |    0    |    21   |
|          |    mul_ln11_7_fu_450    |    3    |    0    |    21   |
|          |    mul_ln11_9_fu_467    |    3    |    0    |    21   |
|          |    mul_ln11_11_fu_484   |    3    |    0    |    21   |
|          |    mul_ln11_13_fu_501   |    3    |    0    |    21   |
|          |    mul_ln11_15_fu_518   |    3    |    0    |    21   |
|----------|-------------------------|---------|---------|---------|
|          |    temp_x_read_fu_98    |    0    |    0    |    0    |
|          |   a_0_read_read_fu_104  |    0    |    0    |    0    |
|          |   temp_x_1_read_fu_110  |    0    |    0    |    0    |
|          |   a_1_read_read_fu_116  |    0    |    0    |    0    |
|          |   temp_x_2_read_fu_122  |    0    |    0    |    0    |
|          |   a_2_read_read_fu_128  |    0    |    0    |    0    |
|          |   temp_x_3_read_fu_134  |    0    |    0    |    0    |
|          |   a_3_read_read_fu_140  |    0    |    0    |    0    |
|          |   temp_x_4_read_fu_146  |    0    |    0    |    0    |
|          |   a_4_read_read_fu_152  |    0    |    0    |    0    |
|          |   temp_x_5_read_fu_158  |    0    |    0    |    0    |
|          |   a_5_read_read_fu_164  |    0    |    0    |    0    |
|          |   temp_x_6_read_fu_170  |    0    |    0    |    0    |
|          |   a_6_read_read_fu_176  |    0    |    0    |    0    |
|          |   temp_x_7_read_fu_182  |    0    |    0    |    0    |
|   read   |   a_7_read_read_fu_188  |    0    |    0    |    0    |
|          |   b_0_read_read_fu_194  |    0    |    0    |    0    |
|          |   c_0_read_read_fu_200  |    0    |    0    |    0    |
|          |   b_1_read_read_fu_213  |    0    |    0    |    0    |
|          |   c_1_read_read_fu_219  |    0    |    0    |    0    |
|          |   b_2_read_read_fu_232  |    0    |    0    |    0    |
|          |   c_2_read_read_fu_238  |    0    |    0    |    0    |
|          |   b_3_read_read_fu_251  |    0    |    0    |    0    |
|          |   c_3_read_read_fu_257  |    0    |    0    |    0    |
|          |   b_4_read_read_fu_270  |    0    |    0    |    0    |
|          |   c_4_read_read_fu_276  |    0    |    0    |    0    |
|          |   b_5_read_read_fu_289  |    0    |    0    |    0    |
|          |   c_5_read_read_fu_295  |    0    |    0    |    0    |
|          |   b_6_read_read_fu_308  |    0    |    0    |    0    |
|          |   c_6_read_read_fu_314  |    0    |    0    |    0    |
|          |   b_7_read_read_fu_327  |    0    |    0    |    0    |
|          |   c_7_read_read_fu_333  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln11_write_fu_206 |    0    |    0    |    0    |
|          | write_ln11_write_fu_225 |    0    |    0    |    0    |
|          | write_ln11_write_fu_244 |    0    |    0    |    0    |
|   write  | write_ln11_write_fu_263 |    0    |    0    |    0    |
|          | write_ln11_write_fu_282 |    0    |    0    |    0    |
|          | write_ln11_write_fu_301 |    0    |    0    |    0    |
|          | write_ln11_write_fu_320 |    0    |    0    |    0    |
|          | write_ln11_write_fu_339 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    48   |    0    |   960   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|mul_ln11_10_reg_585|   32   |
|mul_ln11_12_reg_595|   32   |
|mul_ln11_14_reg_605|   32   |
| mul_ln11_2_reg_545|   32   |
| mul_ln11_4_reg_555|   32   |
| mul_ln11_6_reg_565|   32   |
| mul_ln11_8_reg_575|   32   |
|  mul_ln11_reg_535 |   32   |
|  temp_x_1_reg_540 |   32   |
|  temp_x_2_reg_550 |   32   |
|  temp_x_3_reg_560 |   32   |
|  temp_x_4_reg_570 |   32   |
|  temp_x_5_reg_580 |   32   |
|  temp_x_6_reg_590 |   32   |
|  temp_x_7_reg_600 |   32   |
|   temp_x_reg_530  |   32   |
+-------------------+--------+
|       Total       |   512  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   48   |    0   |   960  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   512  |    -   |
+-----------+--------+--------+--------+
|   Total   |   48   |   512  |   960  |
+-----------+--------+--------+--------+
