$date
	Mon Dec  8 10:02:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module switchlevelinverter_tb $end
$var wire 1 ! out $end
$var reg 1 " in $end
$scope module dut $end
$var wire 1 " in $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0"
z!
$end
#10
1"
#20
0"
#30
