# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model simple_task
.inputs clk reset a[0] a[1] b[0] b[1]
.outputs out[0] out[1] out[2] clk_out
.names clk clk_out
1 1
.names $undef my_task$func$regression_test/benchmark/_VERILOG/syntax/simple_task.v:0$7.rst
1 1
.names $undef my_task$func$regression_test/benchmark/_VERILOG/syntax/simple_task.v:0$7.x[0]
1 1
.names $undef my_task$func$regression_test/benchmark/_VERILOG/syntax/simple_task.v:0$7.x[1]
1 1
.names $undef my_task$func$regression_test/benchmark/_VERILOG/syntax/simple_task.v:0$7.y[0]
1 1
.names $undef my_task$func$regression_test/benchmark/_VERILOG/syntax/simple_task.v:0$7.y[1]
1 1
.names $undef my_task$func$regression_test/benchmark/_VERILOG/syntax/simple_task.v:0$7.z[0]
1 1
.names $undef my_task$func$regression_test/benchmark/_VERILOG/syntax/simple_task.v:0$7.z[1]
1 1
.names $undef my_task$func$regression_test/benchmark/_VERILOG/syntax/simple_task.v:0$7.z[2]
1 1
.names $undef out[0]
1 1
.names $undef out[1]
1 1
.names $undef out[2]
1 1
.end
