============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Feb 21 2020  10:44:19 am
  Module:                 INTER_8
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                       Type          Fanout  Load Slew Delay Arrival   
                                                           (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock clock_name)              launch                                           0 R 
reg_line_in_reg[4][7]/CP                                           0             0 R 
reg_line_in_reg[4][7]/Q         HS65_LS_DFPRQX18       25 141.0  206  +287     287 F 
gen_filter[1].U_S0/e6[7] 
  U_S1_add_41_16/A[7] 
    g2/A                                                                +0     287   
    g2/Z                        HS65_LS_NAND3AX19       1   7.3   54  +154     441 F 
    g149/B                                                              +0     441   
    g149/Z                      HS65_LS_NAND2X14        1   9.3   35   +37     478 R 
  U_S1_add_41_16/Z[7] 
  csa_tree_U_S2_add_18_10_groupi/in_0[7] 
    g346/CI                                                             +0     479   
    g346/S0                     HS65_LS_FA1X18          2  10.8   39  +142     620 F 
    g374/B                                                              +0     620   
    g374/Z                      HS65_LS_NAND2X7         2  10.2   47   +47     667 R 
    g326/A                                                              +0     667   
    g326/Z                      HS65_LS_NOR2AX3         1   7.2  113  +120     787 R 
    g285/A                                                              +0     787   
    g285/Z                      HS65_LS_XOR2X35         1  12.8   28  +128     915 F 
  csa_tree_U_S2_add_18_10_groupi/out_0[7] 
  csa_tree_U_S4_add_18_10_groupi/in_0[7] 
    g462/CI                                                             +0     915   
    g462/S0                     HS65_LS_FA1X27          2  17.6   37  +161    1076 R 
    g412/B                                                              +0    1076   
    g412/Z                      HS65_LS_NOR2X25         2  15.3   24   +30    1106 F 
    g402/A                                                              +0    1107   
    g402/Z                      HS65_LS_IVX31           3  21.9   28   +28    1134 R 
    g384/B                                                              +0    1134   
    g384/Z                      HS65_LS_NAND2X7         1   4.9   35   +38    1172 F 
    g348/A                                                              +0    1172   
    g348/Z                      HS65_LS_XNOR2X18        1   9.3   29  +100    1272 F 
  csa_tree_U_S4_add_18_10_groupi/out_0[7] 
  csa_tree_U_S6_add_18_10_groupi/in_0[7] 
    g1034/CI                                                            +0    1272   
    g1034/S0                    HS65_LS_FA1X18          1   7.8   31  +162    1434 R 
    g1024/A0                                                            +0    1434   
    g1024/S0                    HS65_LS_FA1X9           2  10.8   52  +167    1601 F 
    g453/B                                                              +0    1601   
    g453/Z                      HS65_LS_NOR2X13         3  12.3   58   +56    1657 R 
    g428/B                                                              +0    1657   
    g428/Z                      HS65_LS_OA12X9          1   9.6   46   +97    1754 R 
    g409/B                                                              +0    1754   
    g409/Z                      HS65_LS_NAND3X19        3  15.8   53   +61    1815 F 
    g405/B                                                              +0    1815   
    g405/Z                      HS65_LS_AND2X27         2  12.7   20   +60    1876 F 
    g400/B                                                              +0    1876   
    g400/Z                      HS65_LS_NAND2X21        3  18.4   33   +27    1903 R 
    g397/A                                                              +0    1903   
    g397/Z                      HS65_LS_NOR2AX6         1   5.5   55   +85    1988 R 
    g388/B                                                              +0    1988   
    g388/Z                      HS65_LS_XNOR2X9         1   3.7   31   +98    2086 F 
  csa_tree_U_S6_add_18_10_groupi/out_0[12] 
gen_filter[1].U_S0/f1[6] 
reg_out_inter_reg[3][6]/D  <<<  HS65_LS_DFPRQX9                         +0    2086   
reg_out_inter_reg[3][6]/CP      setup                              0  +113    2200 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)              capture                                       2300 R 
                                adjustments                           -100    2200   
-------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : reg_line_in_reg[4][7]/CP
End-point    : reg_out_inter_reg[3][6]/D
