$date
	Mon Apr  1 10:24:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Sumador3_tb $end
$scope module uut $end
$var wire 3 ! A [2:0] $end
$var wire 3 " B [2:0] $end
$var wire 1 # Ci $end
$var wire 1 $ Co $end
$var wire 3 % S [2:0] $end
$var wire 1 & C2 $end
$var wire 1 ' C1 $end
$var wire 1 ( C0 $end
$scope module sum0 $end
$var wire 1 ) A1 $end
$var wire 1 * A2 $end
$var wire 1 + X1 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 # ci $end
$var wire 1 ' co $end
$var wire 1 . s $end
$upscope $end
$scope module sum1 $end
$var wire 1 / A1 $end
$var wire 1 0 A2 $end
$var wire 1 1 X1 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 ' ci $end
$var wire 1 & co $end
$var wire 1 4 s $end
$upscope $end
$scope module sum2 $end
$var wire 1 5 A1 $end
$var wire 1 6 A2 $end
$var wire 1 7 X1 $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 & ci $end
$var wire 1 ( co $end
$var wire 1 : s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
b0 %
z$
0#
b0 "
b0 !
$end
#1
b10 %
14
1'
1)
1-
1,
b1 "
b1 !
#2
04
b100 %
1:
0'
1&
0)
1/
0-
13
0,
12
b10 "
b10 !
#3
b110 %
14
1'
1)
1-
1,
b11 "
b11 !
#4
04
b0 %
0:
0'
0&
1(
0)
0/
15
0-
03
19
0,
02
18
b100 "
b100 !
#5
b10 %
14
1'
1)
1-
1,
b101 "
b101 !
#6
04
b100 %
1:
0'
1&
0)
1/
0-
13
0,
12
b110 "
b110 !
#7
b110 %
14
1'
1)
1-
1,
b111 "
b111 !
#18
