# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
# File: C:\Users\welly\Documents\GitHub\LT39A\pratica07\atv07.csv
# Generated on: Tue Sep 03 20:06:57 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
B[7],Output,PIN_D12,8,B8_N0,PIN_H14,,,,,,
B[6],Output,PIN_D11,8,B8_N1,PIN_J14,,,,,,
B[5],Output,PIN_C12,8,B8_N0,PIN_F15,,,,,,
B[4],Output,PIN_A11,8,B8_N0,PIN_E15,,,,,,
B[3],Output,PIN_B11,8,B8_N0,PIN_D14,,,,,,
B[2],Output,PIN_C11,8,B8_N1,PIN_C12,,,,,,
B[1],Output,PIN_A10,8,B8_N0,PIN_D12,,,,,,
B[0],Output,PIN_B10,8,B8_N0,PIN_C14,,,,,,
G[7],Output,PIN_C9,8,B8_N1,PIN_C10,,,,,,
G[6],Output,PIN_F10,8,B8_N1,PIN_E22,,,,,,
G[5],Output,PIN_B8,8,B8_N1,PIN_AE9,,,,,,
G[4],Output,PIN_C8,8,B8_N1,PIN_H6,,,,,,
G[3],Output,PIN_H12,8,B8_N1,PIN_V6,,,,,,
G[2],Output,PIN_F8,8,B8_N2,PIN_AF15,,,,,,
G[1],Output,PIN_G11,8,B8_N1,PIN_D25,,,,,,
G[0],Output,PIN_G8,8,B8_N2,PIN_AB14,,,,,,
Hsync,Output,PIN_G13,8,B8_N0,PIN_D13,,,,,,
R[7],Output,PIN_H10,8,B8_N1,PIN_AC15,,,,,,
R[6],Output,PIN_H8,8,B8_N2,PIN_N21,,,,,,
R[5],Output,PIN_J12,8,B8_N0,PIN_AA10,,,,,,
R[4],Output,PIN_G10,8,B8_N1,PIN_D23,,,,,,
R[3],Output,PIN_F12,8,B8_N1,PIN_AD4,,,,,,
R[2],Output,PIN_D10,8,B8_N1,PIN_AE13,,,,,,
R[1],Output,PIN_E11,8,B8_N1,PIN_AH8,,,,,,
R[0],Output,PIN_E12,8,B8_N1,PIN_AC28,,,,,,
Vsync,Output,PIN_C13,8,B8_N0,PIN_G16,,,,,,
blankVGA,Output,PIN_F11,8,B8_N1,PIN_G13,,,,,,
clk25,Output,PIN_A12,8,B8_N0,PIN_D15,,,,,,
clk50,Input,PIN_Y2,2,B2_N0,PIN_J1,,,,,,
movDown,Input,PIN_N21,6,B6_N2,PIN_G15,,,,,,
movLeft,Input,PIN_M23,6,B6_N2,PIN_C16,,,,,,
movRight,Input,PIN_M21,6,B6_N1,PIN_A17,,,,,,
movUp,Input,PIN_R24,5,B5_N0,PIN_J16,,,,,,
syncVGA,Output,PIN_C10,8,B8_N0,PIN_AF5,,,,,,
