
---------- Begin Simulation Statistics ----------
final_tick                               111777392000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 172312                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681916                       # Number of bytes of host memory used
host_op_rate                                   188565                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   580.34                       # Real time elapsed on the host
host_tick_rate                              192606021                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.111777                       # Number of seconds simulated
sim_ticks                                111777392000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.716482                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8743571                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9967991                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            155052                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16496578                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300027                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          526295                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226268                       # Number of indirect misses.
system.cpu.branchPred.lookups                20603675                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050701                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1238                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.117774                       # CPI: cycles per instruction
system.cpu.discardedOps                        720173                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49942423                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17195652                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10035289                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2921084                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.894635                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        111777392                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       108856308                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        21731                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         47914                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        32826                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          377                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        66486                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            382                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 111777392000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6772                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21656                       # Transaction distribution
system.membus.trans_dist::CleanEvict               74                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19412                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6772                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        74098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  74098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6123520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6123520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             26184                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   26184    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               26184                       # Request fanout histogram
system.membus.respLayer1.occupancy          247765500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           221162000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 111777392000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             14253                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        52342                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           17                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2553                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19412                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19412                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           349                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13904                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        99436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                100151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        46848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8192256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8239104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           22091                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2771968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            55756                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007425                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.086888                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  55347     99.27%     99.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    404      0.72%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              55756                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          189298000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         166583996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1745000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 111777392000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7465                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7477                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data                7465                       # number of overall hits
system.l2.overall_hits::total                    7477                       # number of overall hits
system.l2.demand_misses::.cpu.inst                337                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              25851                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26188                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               337                       # number of overall misses
system.l2.overall_misses::.cpu.data             25851                       # number of overall misses
system.l2.overall_misses::total                 26188                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35215000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2950473000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2985688000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35215000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2950473000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2985688000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              349                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            33316                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                33665                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             349                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           33316                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               33665                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.965616                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.775933                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.777900                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.965616                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.775933                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.777900                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104495.548961                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 114133.805269                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114009.775470                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104495.548961                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 114133.805269                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114009.775470                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               21656                       # number of writebacks
system.l2.writebacks::total                     21656                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         25847                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26184                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        25847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26184                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28475000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2433185000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2461660000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28475000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2433185000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2461660000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.965616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.775813                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.777781                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.965616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.775813                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.777781                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84495.548961                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94138.004411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94013.901619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84495.548961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94138.004411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94013.901619                       # average overall mshr miss latency
system.l2.replacements                          22091                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        30686                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30686                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        30686                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30686                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           16                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               16                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           16                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           16                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data           19412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19412                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2211448000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2211448000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19412                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19412                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 113921.697919                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113921.697919                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1823208000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1823208000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 93921.697919                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93921.697919                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35215000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35215000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.965616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.965616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104495.548961                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104495.548961                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28475000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28475000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.965616                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.965616                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84495.548961                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84495.548961                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          7465                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7465                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6439                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6439                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    739025000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    739025000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        13904                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13904                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.463104                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.463104                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114773.256717                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114773.256717                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6435                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6435                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    609977000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    609977000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.462816                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.462816                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 94790.520591                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94790.520591                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 111777392000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4013.184081                       # Cycle average of tags in use
system.l2.tags.total_refs                       66439                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     26187                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.537099                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.115334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        14.793855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3997.274892                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.975897                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979781                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1555                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2399                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    557899                       # Number of tag accesses
system.l2.tags.data_accesses                   557899                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 111777392000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3308416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3351552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2771968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2771968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           25847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               26184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        21656                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21656                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            385910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          29598257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29984167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       385910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           385910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24799004                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24799004                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24799004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           385910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         29598257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             54783171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     43312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     51664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000829146500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2407                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2407                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              128392                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              40908                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       26184                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21656                       # Number of write requests accepted
system.mem_ctrls.readBursts                     52368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    43312                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     30                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2668                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1116142750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  261690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2097480250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21325.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40075.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30639                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30769                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 52368                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                43312                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        34211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.878606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.514849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   133.646843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1468      4.29%      4.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25333     74.05%     78.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4416     12.91%     91.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1650      4.82%     96.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          486      1.42%     97.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          348      1.02%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          168      0.49%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          122      0.36%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          220      0.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        34211                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.737432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.208896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    158.642928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2405     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-7935            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2407                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.981305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.962812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.812455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              210      8.72%      8.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2009     83.46%     92.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.04%     92.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              187      7.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2407                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3349632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2769984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3351552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2771968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        29.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        24.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     29.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  111771378000                       # Total gap between requests
system.mem_ctrls.avgGap                    2336358.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3306496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2769984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 385909.880595532246                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 29581080.224165543914                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 24781254.513435058296                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          674                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        51694                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        43312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20660000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2076820250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2462274285500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30652.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40175.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  56849701.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            122036880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             64864140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           186825240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          112031640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8823157200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19363247130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      26616626400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55288788630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        494.633017                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  68982517750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3732300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  39062574250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            122229660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             64966605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           186868080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          113895180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8823157200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19417906710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      26570597280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55299620715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        494.729925                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  68862904250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3732300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39182187750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    111777392000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 111777392000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27157650                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27157650                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27157650                       # number of overall hits
system.cpu.icache.overall_hits::total        27157650                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          349                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            349                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          349                       # number of overall misses
system.cpu.icache.overall_misses::total           349                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37237000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37237000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37237000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37237000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27157999                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27157999                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27157999                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27157999                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 106696.275072                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 106696.275072                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 106696.275072                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 106696.275072                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           17                       # number of writebacks
system.cpu.icache.writebacks::total                17                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          349                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          349                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          349                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          349                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36539000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36539000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36539000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36539000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 104696.275072                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 104696.275072                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 104696.275072                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 104696.275072                       # average overall mshr miss latency
system.cpu.icache.replacements                     17                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27157650                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27157650                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          349                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           349                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37237000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37237000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27157999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27157999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 106696.275072                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 106696.275072                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          349                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          349                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36539000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36539000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 104696.275072                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 104696.275072                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 111777392000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           331.536322                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27157999                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               349                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          77816.616046                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   331.536322                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.647532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.647532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          332                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          332                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.648438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         108632345                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        108632345                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 111777392000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111777392000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 111777392000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34793520                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34793520                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34796855                       # number of overall hits
system.cpu.dcache.overall_hits::total        34796855                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        43368                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          43368                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        43394                       # number of overall misses
system.cpu.dcache.overall_misses::total         43394                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4076488000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4076488000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4076488000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4076488000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34836888                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34836888                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34840249                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34840249                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001245                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001245                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001246                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001246                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 93997.601918                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93997.601918                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 93941.282205                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 93941.282205                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        30686                       # number of writebacks
system.cpu.dcache.writebacks::total             30686                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10066                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10066                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10066                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10066                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33302                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33302                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33316                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33316                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3206150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3206150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3207220000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3207220000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000956                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000956                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000956                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000956                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 96274.998499                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96274.998499                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 96266.658663                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 96266.658663                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32804                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20611019                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20611019                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15692                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15692                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1024159000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1024159000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20626711                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20626711                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000761                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000761                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65266.314045                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65266.314045                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1802                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1802                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13890                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13890                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    936465000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    936465000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000673                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000673                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67420.086393                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67420.086393                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14182501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14182501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        27676                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27676                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3052329000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3052329000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001948                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001948                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 110287.939009                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 110287.939009                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8264                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8264                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19412                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19412                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2269685000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2269685000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 116921.749433                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 116921.749433                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3335                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3335                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           26                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.007736                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.007736                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1070000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1070000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.004165                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004165                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76428.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76428.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 111777392000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.851412                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35008335                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33316                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1050.796464                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.851412                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997757                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997757                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         140106968                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        140106968                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 111777392000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111777392000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
