<module name="NAVSS0_PVU0_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PVU_PID" acronym="PVU_PID" offset="0x0" width="32" description="The Revision Register contains the major and minor revisions for the module.">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="PID register scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="BU" range="" rwaccess="R"/>
    <bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x688" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="RTL" width="5" begin="15" end="11" resetval="0x9" description="RTL revision.9h - SR1.0, Fh - SR2.0 in this device." range="" rwaccess="R"/>
    <bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x1" description="Major revision" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom" range="" rwaccess="R"/>
    <bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor revision" range="" rwaccess="R"/>
  </register>
  <register id="PVU_CONFIG" acronym="PVU_CONFIG" offset="0x4" width="32" description="The Config Register contains the configuration values for the module.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TLB_ENTRIES" width="8" begin="23" end="16" resetval="0x8" description="Number of TLB entries per channel" range="" rwaccess="R"/>
    <bitfield id="TLBS" width="16" begin="15" end="0" resetval="0x100" description="Number of TLBs100h" range="" rwaccess="R"/>
  </register>
  <register id="PVU_ENABLE" acronym="PVU_ENABLE" offset="0x10" width="32" description="The Enable Register enables the PVU0.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="PVU0 Enable bit. 0 = disabled. 1 = enabled" range="" rwaccess="RW"/>
  </register>
  <register id="PVU_VIRTID_MAP1" acronym="PVU_VIRTID_MAP1" offset="0x14" width="32" description="The Map Register 1 defines the virtid mapping for the PVU0.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CL3" width="2" begin="23" end="22" resetval="0x3" description="Map for DMA sub-class 3. Value is the final sub-class and selects TLB+n." range="" rwaccess="RW"/>
    <bitfield id="DMA_CL2" width="2" begin="21" end="20" resetval="0x2" description="Map for DMA sub-class 2. Value is the final sub-class and selects TLB+n." range="" rwaccess="RW"/>
    <bitfield id="DMA_CL1" width="2" begin="19" end="18" resetval="0x1" description="Map for DMA sub-class 1. Value is the final sub-class and selects TLB+n." range="" rwaccess="RW"/>
    <bitfield id="DMA_CL0" width="2" begin="17" end="16" resetval="0x0" description="Map for DMA sub-class 0. Value is the final sub-class and selects TLB+n." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DMA_CNT" width="12" begin="11" end="0" resetval="0x0" description="VirtID count for DMA class that use sub-classes." range="" rwaccess="RW"/>
  </register>
  <register id="PVU_VIRTID_MAP2" acronym="PVU_VIRTID_MAP2" offset="0x18" width="32" description="The Map Register 2 defines the virtid mapping for the PVU0.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MAX_CNT" width="12" begin="11" end="0" resetval="0x0" description="VirtID maximum for PVU0." range="" rwaccess="RW"/>
  </register>
  <register id="PVU_EXCEPTION_LOGGING_DISABLE" acronym="PVU_EXCEPTION_LOGGING_DISABLE" offset="0x30" width="32" description="The Exception Logging Disable Register defines which types of faults are disabled for logging.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MISS_DIS" width="1" begin="6" end="6" resetval="0x0" description="Disable for PVU0 miss fault logging. 0 = enable miss fault logging. 1 = disable miss fault logging." range="" rwaccess="RW"/>
    <bitfield id="PREF_DIS" width="1" begin="5" end="5" resetval="0x0" description="Disable for prefetch permissions fault logging. 0 = enable prefetch fault logging. 1 = disable prefetch fault logging." range="" rwaccess="RW"/>
    <bitfield id="EXEC_DIS" width="1" begin="4" end="4" resetval="0x0" description="Disable for execute permissions fault logging. 0 = enable execute fault logging. 1 = disable execute fault logging." range="" rwaccess="RW"/>
    <bitfield id="WRITE_DIS" width="1" begin="3" end="3" resetval="0x0" description="Disable for write permissions fault logging. 0 = enable write fault logging. 1 = disable write fault logging." range="" rwaccess="RW"/>
    <bitfield id="READ_DIS" width="1" begin="2" end="2" resetval="0x0" description="Disable for read permissions fault logging. 0 = enable read fault logging. 1 = disable read fault logging." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VIRTID_DIS" width="1" begin="0" end="0" resetval="0x0" description="Disable for virtID permission fault logging. 0 = enable virtID fault logging. 1 = disable virtID fault logging." range="" rwaccess="RW"/>
  </register>
  <register id="PVU_DESTINATION_ID" acronym="PVU_DESTINATION_ID" offset="0x104" width="32" description="The Destination ID Register defines the destination ID value for error messages.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEST_ID" width="8" begin="7" end="0" resetval="0x0" description="The destination ID." range="" rwaccess="RW"/>
  </register>
  <register id="PVU_EXCEPTION_LOGGING_CONTROL" acronym="PVU_EXCEPTION_LOGGING_CONTROL" offset="0x120" width="32" description="The Exception Logging Control Register controls the exception logging.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DISABLE_INTR" width="1" begin="1" end="1" resetval="0x0" description="Disables logging interrupt when set. This will not disable logging, so if cleared the current log should also be cleared to guarantee the next log generates the interrupt." range="" rwaccess="RW"/>
    <bitfield id="DISABLE_F" width="1" begin="0" end="0" resetval="0x0" description="Disables logging when set. This will also disable interrupts." range="" rwaccess="RW"/>
  </register>
  <register id="PVU_EXCEPTION_LOGGING_HEADER0" acronym="PVU_EXCEPTION_LOGGING_HEADER0" offset="0x124" width="32" description="The Exception Logging Header 0 Register contains the first word of the header.">
    <bitfield id="TYPE_F" width="8" begin="31" end="24" resetval="0x0" description="Type. 6 = PVU0." range="" rwaccess="R"/>
    <bitfield id="SRC_ID" width="16" begin="23" end="8" resetval="0x0" description="Source ID." range="" rwaccess="R"/>
    <bitfield id="DEST_ID" width="8" begin="7" end="0" resetval="0x0" description="Destination ID." range="" rwaccess="R"/>
  </register>
  <register id="PVU_EXCEPTION_LOGGING_HEADER1" acronym="PVU_EXCEPTION_LOGGING_HEADER1" offset="0x128" width="32" description="The Exception Logging Header 1 Register contains the second word of the header.">
    <bitfield id="GROUP" width="8" begin="31" end="24" resetval="0x0" description="Group." range="" rwaccess="R"/>
    <bitfield id="CODE" width="8" begin="23" end="16" resetval="0x0" description="Code. 0 = PVU0 miss. 1 = Max virtid violation. 2 = reserved. 3 = read permission violation. 4 = write permission violation. 5 = execute permission violation. 6 = prefetch permission violation." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="R"/>
  </register>
  <register id="PVU_EXCEPTION_LOGGING_DATA0" acronym="PVU_EXCEPTION_LOGGING_DATA0" offset="0x12C" width="32" description="The Exception Logging Data 0 Register contains the first word of the data.">
    <bitfield id="ADDR_L" width="32" begin="31" end="0" resetval="0x0" description="Input virtual address lower 32 bits." range="" rwaccess="R"/>
  </register>
  <register id="PVU_EXCEPTION_LOGGING_DATA1" acronym="PVU_EXCEPTION_LOGGING_DATA1" offset="0x130" width="32" description="The Exception Logging Data 1 Register contains the second word of the data.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR_H" width="16" begin="15" end="0" resetval="0x0" description="Input virtual address upper 12 bits." range="" rwaccess="R"/>
  </register>
  <register id="PVU_EXCEPTION_LOGGING_DATA2" acronym="PVU_EXCEPTION_LOGGING_DATA2" offset="0x134" width="32" description="The Exception Logging Data 2 Register contains the third word of the data.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ROUTEID" width="12" begin="27" end="16" resetval="0x0" description="Route ID." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="WRITE" width="1" begin="13" end="13" resetval="0x0" description="Write." range="" rwaccess="R"/>
    <bitfield id="READ" width="1" begin="12" end="12" resetval="0x0" description="Read." range="" rwaccess="R"/>
    <bitfield id="DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Debug." range="" rwaccess="R"/>
    <bitfield id="CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Cacheable." range="" rwaccess="R"/>
    <bitfield id="PRIV" width="1" begin="9" end="9" resetval="0x0" description="Priv." range="" rwaccess="R"/>
    <bitfield id="SECURE" width="1" begin="8" end="8" resetval="0x0" description="Secure." range="" rwaccess="R"/>
    <bitfield id="PRIV_ID" width="8" begin="7" end="0" resetval="0x0" description="Priv ID." range="" rwaccess="R"/>
  </register>
  <register id="PVU_EXCEPTION_LOGGING_DATA3" acronym="PVU_EXCEPTION_LOGGING_DATA3" offset="0x138" width="32" description="The Exception Logging Data 3 Register contains the third word of the data. Reading this register will clear the error pending bit except when emudbg is set.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="BYTECNT" width="10" begin="9" end="0" resetval="0x0" description="Byte count." range="" rwaccess="R"/>
  </register>
  <register id="PVU_EXCEPTION_PEND_SET" acronym="PVU_EXCEPTION_PEND_SET" offset="0x140" width="32" description="The Exception Logging Interrupt Pending Set Register allows to set the pend signal.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PEND_SET" width="1" begin="0" end="0" resetval="0x0" description="Write a 1 to set the exception pend signal." range="" rwaccess="RW1S"/>
  </register>
  <register id="PVU_EXCEPTION_PEND_CLEAR" acronym="PVU_EXCEPTION_PEND_CLEAR" offset="0x144" width="32" description="The Exception Logging Interrupt Pending Clear Register allows to clear the pend signal.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PEND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Write a 1 to clear the exception pend signal." range="" rwaccess="RW1C"/>
  </register>
  <register id="PVU_EXCEPTION_ENABLE_SET" acronym="PVU_EXCEPTION_ENABLE_SET" offset="0x148" width="32" description="The Exception Logging Interrupt Enable Set Register allows to set the interrupt enable signal.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Write a 1 to set the exception interrupt enable signal." range="" rwaccess="RW1S"/>
  </register>
  <register id="PVU_EXCEPTION_ENABLE_CLEAR" acronym="PVU_EXCEPTION_ENABLE_CLEAR" offset="0x14C" width="32" description="The Exception Logging Interrupt Enable Clear Register allows to clear the interrupt enable signal.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Write a 1 to clear the exception interrupt enable signal." range="" rwaccess="RW1C"/>
  </register>
  <register id="PVU_EOI_REG" acronym="PVU_EOI_REG" offset="0x150" width="32" description="EOI Register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EOI_WR" width="16" begin="15" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW"/>
  </register>
</module>
