// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module accelerator_accelerator_Pipeline_VITIS_LOOP_47_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        w1_address0,
        w1_ce0,
        w1_q0,
        w1_address1,
        w1_ce1,
        w1_q1,
        w2_address0,
        w2_ce0,
        w2_q0,
        w2_address1,
        w2_ce1,
        w2_q1,
        bias_1_address0,
        bias_1_ce0,
        bias_1_q0,
        bias_2_address0,
        bias_2_ce0,
        bias_2_q0,
        bias_2_local_1_0_out_i,
        bias_2_local_1_0_out_o,
        bias_2_local_1_0_out_o_ap_vld,
        bias_2_local_0_0_out_i,
        bias_2_local_0_0_out_o,
        bias_2_local_0_0_out_o_ap_vld,
        bias_1_local_1_0_out_i,
        bias_1_local_1_0_out_o,
        bias_1_local_1_0_out_o_ap_vld,
        bias_1_local_0_0_out_i,
        bias_1_local_0_0_out_o,
        bias_1_local_0_0_out_o_ap_vld,
        w2_local_1_1_0_out_i,
        w2_local_1_1_0_out_o,
        w2_local_1_1_0_out_o_ap_vld,
        w2_local_1_0_0_out_i,
        w2_local_1_0_0_out_o,
        w2_local_1_0_0_out_o_ap_vld,
        w2_local_0_1_0_out_i,
        w2_local_0_1_0_out_o,
        w2_local_0_1_0_out_o_ap_vld,
        w2_local_0_0_0_out_i,
        w2_local_0_0_0_out_o,
        w2_local_0_0_0_out_o_ap_vld,
        w1_local_1_1_0_out_i,
        w1_local_1_1_0_out_o,
        w1_local_1_1_0_out_o_ap_vld,
        w1_local_1_0_0_out_i,
        w1_local_1_0_0_out_o,
        w1_local_1_0_0_out_o_ap_vld,
        w1_local_0_1_0_out_i,
        w1_local_0_1_0_out_o,
        w1_local_0_1_0_out_o_ap_vld,
        w1_local_0_0_0_out_i,
        w1_local_0_0_0_out_o,
        w1_local_0_0_0_out_o_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [1:0] w1_address0;
output   w1_ce0;
input  [15:0] w1_q0;
output  [1:0] w1_address1;
output   w1_ce1;
input  [15:0] w1_q1;
output  [1:0] w2_address0;
output   w2_ce0;
input  [15:0] w2_q0;
output  [1:0] w2_address1;
output   w2_ce1;
input  [15:0] w2_q1;
output  [0:0] bias_1_address0;
output   bias_1_ce0;
input  [15:0] bias_1_q0;
output  [0:0] bias_2_address0;
output   bias_2_ce0;
input  [15:0] bias_2_q0;
input  [15:0] bias_2_local_1_0_out_i;
output  [15:0] bias_2_local_1_0_out_o;
output   bias_2_local_1_0_out_o_ap_vld;
input  [15:0] bias_2_local_0_0_out_i;
output  [15:0] bias_2_local_0_0_out_o;
output   bias_2_local_0_0_out_o_ap_vld;
input  [15:0] bias_1_local_1_0_out_i;
output  [15:0] bias_1_local_1_0_out_o;
output   bias_1_local_1_0_out_o_ap_vld;
input  [15:0] bias_1_local_0_0_out_i;
output  [15:0] bias_1_local_0_0_out_o;
output   bias_1_local_0_0_out_o_ap_vld;
input  [15:0] w2_local_1_1_0_out_i;
output  [15:0] w2_local_1_1_0_out_o;
output   w2_local_1_1_0_out_o_ap_vld;
input  [15:0] w2_local_1_0_0_out_i;
output  [15:0] w2_local_1_0_0_out_o;
output   w2_local_1_0_0_out_o_ap_vld;
input  [15:0] w2_local_0_1_0_out_i;
output  [15:0] w2_local_0_1_0_out_o;
output   w2_local_0_1_0_out_o_ap_vld;
input  [15:0] w2_local_0_0_0_out_i;
output  [15:0] w2_local_0_0_0_out_o;
output   w2_local_0_0_0_out_o_ap_vld;
input  [15:0] w1_local_1_1_0_out_i;
output  [15:0] w1_local_1_1_0_out_o;
output   w1_local_1_1_0_out_o_ap_vld;
input  [15:0] w1_local_1_0_0_out_i;
output  [15:0] w1_local_1_0_0_out_o;
output   w1_local_1_0_0_out_o_ap_vld;
input  [15:0] w1_local_0_1_0_out_i;
output  [15:0] w1_local_0_1_0_out_o;
output   w1_local_0_1_0_out_o_ap_vld;
input  [15:0] w1_local_0_0_0_out_i;
output  [15:0] w1_local_0_0_0_out_o;
output   w1_local_0_0_0_out_o_ap_vld;

reg ap_idle;
reg w1_ce0;
reg w1_ce1;
reg w2_ce0;
reg w2_ce1;
reg bias_1_ce0;
reg bias_2_ce0;
reg[15:0] bias_2_local_1_0_out_o;
reg bias_2_local_1_0_out_o_ap_vld;
reg[15:0] bias_2_local_0_0_out_o;
reg bias_2_local_0_0_out_o_ap_vld;
reg[15:0] bias_1_local_1_0_out_o;
reg bias_1_local_1_0_out_o_ap_vld;
reg[15:0] bias_1_local_0_0_out_o;
reg bias_1_local_0_0_out_o_ap_vld;
reg[15:0] w2_local_1_1_0_out_o;
reg w2_local_1_1_0_out_o_ap_vld;
reg[15:0] w2_local_1_0_0_out_o;
reg w2_local_1_0_0_out_o_ap_vld;
reg[15:0] w2_local_0_1_0_out_o;
reg w2_local_0_1_0_out_o_ap_vld;
reg[15:0] w2_local_0_0_0_out_o;
reg w2_local_0_0_0_out_o_ap_vld;
reg[15:0] w1_local_1_1_0_out_o;
reg w1_local_1_1_0_out_o_ap_vld;
reg[15:0] w1_local_1_0_0_out_o;
reg w1_local_1_0_0_out_o_ap_vld;
reg[15:0] w1_local_0_1_0_out_o;
reg w1_local_0_1_0_out_o_ap_vld;
reg[15:0] w1_local_0_0_0_out_o;
reg w1_local_0_0_0_out_o_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln47_fu_230_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [0:0] empty_fu_226_p1;
reg   [0:0] empty_reg_488;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln51_fu_254_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln51_1_fu_266_p1;
wire   [63:0] n_cast_fu_242_p1;
wire   [15:0] bias_2_local_1_3_fu_339_p3;
wire    ap_loop_init;
wire   [15:0] bias_2_local_1_4_fu_346_p3;
wire   [15:0] bias_1_local_1_3_fu_325_p3;
wire   [15:0] bias_1_local_1_4_fu_332_p3;
wire   [15:0] w2_local_1_1_3_fu_395_p3;
wire   [15:0] w2_local_1_1_4_fu_402_p3;
wire   [15:0] w2_local_0_1_3_fu_367_p3;
wire   [15:0] w2_local_0_1_4_fu_374_p3;
wire   [15:0] w1_local_1_1_3_fu_381_p3;
wire   [15:0] w1_local_1_1_4_fu_388_p3;
wire   [15:0] w1_local_0_1_3_fu_353_p3;
wire   [15:0] w1_local_0_1_4_fu_360_p3;
reg   [1:0] n_fu_66;
wire   [1:0] add_ln47_fu_236_p2;
reg   [1:0] ap_sig_allocacmp_n_1;
wire   [1:0] shl_ln51_fu_248_p2;
wire   [1:0] or_ln51_fu_260_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln47_fu_230_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n_fu_66 <= add_ln47_fu_236_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_66 <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_reg_488 <= empty_fu_226_p1;
    end
end

always @ (*) begin
    if (((icmp_ln47_fu_230_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_n_1 = 2'd0;
    end else begin
        ap_sig_allocacmp_n_1 = n_fu_66;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bias_1_ce0 = 1'b1;
    end else begin
        bias_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bias_1_local_0_0_out_o = 16'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bias_1_local_0_0_out_o = bias_1_local_1_4_fu_332_p3;
        end else begin
            bias_1_local_0_0_out_o = bias_1_local_0_0_out_i;
        end
    end else begin
        bias_1_local_0_0_out_o = bias_1_local_0_0_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        bias_1_local_0_0_out_o_ap_vld = 1'b1;
    end else begin
        bias_1_local_0_0_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bias_1_local_1_0_out_o = 16'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bias_1_local_1_0_out_o = bias_1_local_1_3_fu_325_p3;
        end else begin
            bias_1_local_1_0_out_o = bias_1_local_1_0_out_i;
        end
    end else begin
        bias_1_local_1_0_out_o = bias_1_local_1_0_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        bias_1_local_1_0_out_o_ap_vld = 1'b1;
    end else begin
        bias_1_local_1_0_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bias_2_ce0 = 1'b1;
    end else begin
        bias_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bias_2_local_0_0_out_o = 16'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bias_2_local_0_0_out_o = bias_2_local_1_4_fu_346_p3;
        end else begin
            bias_2_local_0_0_out_o = bias_2_local_0_0_out_i;
        end
    end else begin
        bias_2_local_0_0_out_o = bias_2_local_0_0_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        bias_2_local_0_0_out_o_ap_vld = 1'b1;
    end else begin
        bias_2_local_0_0_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bias_2_local_1_0_out_o = 16'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bias_2_local_1_0_out_o = bias_2_local_1_3_fu_339_p3;
        end else begin
            bias_2_local_1_0_out_o = bias_2_local_1_0_out_i;
        end
    end else begin
        bias_2_local_1_0_out_o = bias_2_local_1_0_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        bias_2_local_1_0_out_o_ap_vld = 1'b1;
    end else begin
        bias_2_local_1_0_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w1_ce0 = 1'b1;
    end else begin
        w1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w1_ce1 = 1'b1;
    end else begin
        w1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            w1_local_0_0_0_out_o = 16'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            w1_local_0_0_0_out_o = w1_local_0_1_4_fu_360_p3;
        end else begin
            w1_local_0_0_0_out_o = w1_local_0_0_0_out_i;
        end
    end else begin
        w1_local_0_0_0_out_o = w1_local_0_0_0_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        w1_local_0_0_0_out_o_ap_vld = 1'b1;
    end else begin
        w1_local_0_0_0_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            w1_local_0_1_0_out_o = 16'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            w1_local_0_1_0_out_o = w1_local_0_1_3_fu_353_p3;
        end else begin
            w1_local_0_1_0_out_o = w1_local_0_1_0_out_i;
        end
    end else begin
        w1_local_0_1_0_out_o = w1_local_0_1_0_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        w1_local_0_1_0_out_o_ap_vld = 1'b1;
    end else begin
        w1_local_0_1_0_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            w1_local_1_0_0_out_o = 16'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            w1_local_1_0_0_out_o = w1_local_1_1_4_fu_388_p3;
        end else begin
            w1_local_1_0_0_out_o = w1_local_1_0_0_out_i;
        end
    end else begin
        w1_local_1_0_0_out_o = w1_local_1_0_0_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        w1_local_1_0_0_out_o_ap_vld = 1'b1;
    end else begin
        w1_local_1_0_0_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            w1_local_1_1_0_out_o = 16'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            w1_local_1_1_0_out_o = w1_local_1_1_3_fu_381_p3;
        end else begin
            w1_local_1_1_0_out_o = w1_local_1_1_0_out_i;
        end
    end else begin
        w1_local_1_1_0_out_o = w1_local_1_1_0_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        w1_local_1_1_0_out_o_ap_vld = 1'b1;
    end else begin
        w1_local_1_1_0_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w2_ce0 = 1'b1;
    end else begin
        w2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w2_ce1 = 1'b1;
    end else begin
        w2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            w2_local_0_0_0_out_o = 16'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            w2_local_0_0_0_out_o = w2_local_0_1_4_fu_374_p3;
        end else begin
            w2_local_0_0_0_out_o = w2_local_0_0_0_out_i;
        end
    end else begin
        w2_local_0_0_0_out_o = w2_local_0_0_0_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        w2_local_0_0_0_out_o_ap_vld = 1'b1;
    end else begin
        w2_local_0_0_0_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            w2_local_0_1_0_out_o = 16'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            w2_local_0_1_0_out_o = w2_local_0_1_3_fu_367_p3;
        end else begin
            w2_local_0_1_0_out_o = w2_local_0_1_0_out_i;
        end
    end else begin
        w2_local_0_1_0_out_o = w2_local_0_1_0_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        w2_local_0_1_0_out_o_ap_vld = 1'b1;
    end else begin
        w2_local_0_1_0_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            w2_local_1_0_0_out_o = 16'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            w2_local_1_0_0_out_o = w2_local_1_1_4_fu_402_p3;
        end else begin
            w2_local_1_0_0_out_o = w2_local_1_0_0_out_i;
        end
    end else begin
        w2_local_1_0_0_out_o = w2_local_1_0_0_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        w2_local_1_0_0_out_o_ap_vld = 1'b1;
    end else begin
        w2_local_1_0_0_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            w2_local_1_1_0_out_o = 16'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            w2_local_1_1_0_out_o = w2_local_1_1_3_fu_395_p3;
        end else begin
            w2_local_1_1_0_out_o = w2_local_1_1_0_out_i;
        end
    end else begin
        w2_local_1_1_0_out_o = w2_local_1_1_0_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        w2_local_1_1_0_out_o_ap_vld = 1'b1;
    end else begin
        w2_local_1_1_0_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln47_fu_236_p2 = (ap_sig_allocacmp_n_1 + 2'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bias_1_address0 = n_cast_fu_242_p1;

assign bias_1_local_1_3_fu_325_p3 = ((empty_reg_488[0:0] == 1'b1) ? bias_1_q0 : bias_1_local_1_0_out_i);

assign bias_1_local_1_4_fu_332_p3 = ((empty_reg_488[0:0] == 1'b1) ? bias_1_local_0_0_out_i : bias_1_q0);

assign bias_2_address0 = n_cast_fu_242_p1;

assign bias_2_local_1_3_fu_339_p3 = ((empty_reg_488[0:0] == 1'b1) ? bias_2_q0 : bias_2_local_1_0_out_i);

assign bias_2_local_1_4_fu_346_p3 = ((empty_reg_488[0:0] == 1'b1) ? bias_2_local_0_0_out_i : bias_2_q0);

assign empty_fu_226_p1 = ap_sig_allocacmp_n_1[0:0];

assign icmp_ln47_fu_230_p2 = ((ap_sig_allocacmp_n_1 == 2'd2) ? 1'b1 : 1'b0);

assign n_cast_fu_242_p1 = ap_sig_allocacmp_n_1;

assign or_ln51_fu_260_p2 = (shl_ln51_fu_248_p2 | 2'd1);

assign shl_ln51_fu_248_p2 = ap_sig_allocacmp_n_1 << 2'd1;

assign w1_address0 = zext_ln51_1_fu_266_p1;

assign w1_address1 = zext_ln51_fu_254_p1;

assign w1_local_0_1_3_fu_353_p3 = ((empty_reg_488[0:0] == 1'b1) ? w1_q1 : w1_local_0_1_0_out_i);

assign w1_local_0_1_4_fu_360_p3 = ((empty_reg_488[0:0] == 1'b1) ? w1_local_0_0_0_out_i : w1_q1);

assign w1_local_1_1_3_fu_381_p3 = ((empty_reg_488[0:0] == 1'b1) ? w1_q0 : w1_local_1_1_0_out_i);

assign w1_local_1_1_4_fu_388_p3 = ((empty_reg_488[0:0] == 1'b1) ? w1_local_1_0_0_out_i : w1_q0);

assign w2_address0 = zext_ln51_1_fu_266_p1;

assign w2_address1 = zext_ln51_fu_254_p1;

assign w2_local_0_1_3_fu_367_p3 = ((empty_reg_488[0:0] == 1'b1) ? w2_q1 : w2_local_0_1_0_out_i);

assign w2_local_0_1_4_fu_374_p3 = ((empty_reg_488[0:0] == 1'b1) ? w2_local_0_0_0_out_i : w2_q1);

assign w2_local_1_1_3_fu_395_p3 = ((empty_reg_488[0:0] == 1'b1) ? w2_q0 : w2_local_1_1_0_out_i);

assign w2_local_1_1_4_fu_402_p3 = ((empty_reg_488[0:0] == 1'b1) ? w2_local_1_0_0_out_i : w2_q0);

assign zext_ln51_1_fu_266_p1 = or_ln51_fu_260_p2;

assign zext_ln51_fu_254_p1 = shl_ln51_fu_248_p2;

endmodule //accelerator_accelerator_Pipeline_VITIS_LOOP_47_1
