File from first lab



library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_unsigned.all;



entity debouncer is
  Port (
  clk : in std_logic;
  btn : in std_logic;
  enable : out std_logic
   );
end debouncer;

architecture Behavioral of debouncer is

signal q1,q2,q3,en : std_logic;
signal counter_out : std_logic_vector(15 downto 0) := (others=>'0');

begin

process(clk, btn)

begin

end process;

dff1 : process (clk, en)
begin
   if clk'event and clk='1' then
      if en = '1' then
        q1 <= btn;
      end if;
      q2 <= q1;
      q3 <= q2;
      counter_out <= counter_out + 1;
   end if;
   
   if counter_out = x"FFFF" then
           en <= '1';
       else
           en <= '0';
       end if;
   
end process;


enable <= q3 AND q2;


end Behavioral;
