{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702901642777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702901642777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 17:14:02 2023 " "Processing started: Mon Dec 18 17:14:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702901642777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1702901642777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab11 -c lab8 " "Command: quartus_sta lab11 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1702901642777 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1702901642870 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1702901643667 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1702901643698 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1702901643698 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "544 " "TimeQuest Timing Analyzer is analyzing 544 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1702901644979 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab8.sdc " "Synopsys Design Constraints File file not found: 'lab8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1702901645057 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1702901645057 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count\[29\] count\[29\] " "create_clock -period 1.000 -name count\[29\] count\[29\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_clock FPGA_clock " "create_clock -period 1.000 -name FPGA_clock FPGA_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TOP_reset TOP_reset " "create_clock -period 1.000 -name TOP_reset TOP_reset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645073 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645073 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~13  from: cin  to: sumout " "Cell: Step4\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~13  from: datab  to: sumout " "Cell: Step4\|Add0~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~1  from: datab  to: sumout " "Cell: Step4\|Add0~1  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~5  from: cin  to: sumout " "Cell: Step4\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~5  from: datab  to: sumout " "Cell: Step4\|Add0~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~9  from: cin  to: sumout " "Cell: Step4\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~9  from: datab  to: sumout " "Cell: Step4\|Add0~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Mux61~0  from: datac  to: combout " "Cell: Step4\|Mux61~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Mux63~0  from: dataa  to: combout " "Cell: Step4\|Mux63~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~16  from: datae  to: combout " "Cell: rtl~16  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~17  from: datae  to: combout " "Cell: rtl~17  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~18  from: datad  to: combout " "Cell: rtl~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~19  from: datac  to: combout " "Cell: rtl~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~20  from: datae  to: combout " "Cell: rtl~20  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645073 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1702901645073 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1702901645089 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645089 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1702901645089 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1702901645104 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1702901645901 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1702901645901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.027 " "Worst-case setup slack is -12.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.027          -11594.175 count\[29\]  " "  -12.027          -11594.175 count\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.519           -3856.696 TOP_reset  " "  -10.519           -3856.696 TOP_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.141             -40.623 FPGA_clock  " "   -3.141             -40.623 FPGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702901645916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.150 " "Worst-case hold slack is -3.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.150            -422.211 TOP_reset  " "   -3.150            -422.211 TOP_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.744              -1.744 FPGA_clock  " "   -1.744              -1.744 FPGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.499             -41.320 count\[29\]  " "   -1.499             -41.320 count\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702901645979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.952 " "Worst-case recovery slack is -4.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.952           -5301.924 count\[29\]  " "   -4.952           -5301.924 count\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702901645979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.565 " "Worst-case removal slack is 0.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 count\[29\]  " "    0.565               0.000 count\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702901645979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.264 " "Worst-case minimum pulse width slack is -2.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.264           -4555.834 TOP_reset  " "   -2.264           -4555.834 TOP_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -584.197 count\[29\]  " "   -0.394            -584.197 count\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -15.574 FPGA_clock  " "   -0.394             -15.574 FPGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901645995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702901645995 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1702901646432 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1702901646479 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1702901646479 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1702901652196 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~13  from: cin  to: sumout " "Cell: Step4\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~13  from: datab  to: sumout " "Cell: Step4\|Add0~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~1  from: datab  to: sumout " "Cell: Step4\|Add0~1  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~5  from: cin  to: sumout " "Cell: Step4\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~5  from: datab  to: sumout " "Cell: Step4\|Add0~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~9  from: cin  to: sumout " "Cell: Step4\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~9  from: datab  to: sumout " "Cell: Step4\|Add0~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Mux61~0  from: datac  to: combout " "Cell: Step4\|Mux61~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Mux63~0  from: dataa  to: combout " "Cell: Step4\|Mux63~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~16  from: datae  to: combout " "Cell: rtl~16  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~17  from: datae  to: combout " "Cell: rtl~17  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~18  from: datad  to: combout " "Cell: rtl~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~19  from: datac  to: combout " "Cell: rtl~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~20  from: datae  to: combout " "Cell: rtl~20  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652368 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1702901652368 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652368 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1702901652540 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1702901652540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.149 " "Worst-case setup slack is -12.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.149          -11695.712 count\[29\]  " "  -12.149          -11695.712 count\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.724           -3935.901 TOP_reset  " "  -10.724           -3935.901 TOP_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.436             -43.371 FPGA_clock  " "   -3.436             -43.371 FPGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702901652540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.038 " "Worst-case hold slack is -3.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.038            -394.729 TOP_reset  " "   -3.038            -394.729 TOP_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.683              -1.683 FPGA_clock  " "   -1.683              -1.683 FPGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.594             -75.258 count\[29\]  " "   -1.594             -75.258 count\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702901652602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.703 " "Worst-case recovery slack is -4.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.703           -5034.766 count\[29\]  " "   -4.703           -5034.766 count\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702901652602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.474 " "Worst-case removal slack is 0.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 count\[29\]  " "    0.474               0.000 count\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702901652618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.440 " "Worst-case minimum pulse width slack is -2.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.440           -4931.197 TOP_reset  " "   -2.440           -4931.197 TOP_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -565.657 count\[29\]  " "   -0.394            -565.657 count\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.629 FPGA_clock  " "   -0.394             -17.629 FPGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901652618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702901652618 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1702901653055 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1702901653165 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1702901653165 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1702901658992 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~13  from: cin  to: sumout " "Cell: Step4\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~13  from: datab  to: sumout " "Cell: Step4\|Add0~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~1  from: datab  to: sumout " "Cell: Step4\|Add0~1  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~5  from: cin  to: sumout " "Cell: Step4\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~5  from: datab  to: sumout " "Cell: Step4\|Add0~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~9  from: cin  to: sumout " "Cell: Step4\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~9  from: datab  to: sumout " "Cell: Step4\|Add0~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Mux61~0  from: datac  to: combout " "Cell: Step4\|Mux61~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Mux63~0  from: dataa  to: combout " "Cell: Step4\|Mux63~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~16  from: datae  to: combout " "Cell: rtl~16  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~17  from: datae  to: combout " "Cell: rtl~17  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~18  from: datad  to: combout " "Cell: rtl~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~19  from: datac  to: combout " "Cell: rtl~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~20  from: datae  to: combout " "Cell: rtl~20  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659163 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1702901659163 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659163 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1702901659241 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1702901659241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.367 " "Worst-case setup slack is -7.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.367           -6988.435 count\[29\]  " "   -7.367           -6988.435 count\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.685           -2095.155 TOP_reset  " "   -5.685           -2095.155 TOP_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.295             -10.695 FPGA_clock  " "   -1.295             -10.695 FPGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702901659241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.859 " "Worst-case hold slack is -1.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.859            -262.936 TOP_reset  " "   -1.859            -262.936 TOP_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.007              -1.007 FPGA_clock  " "   -1.007              -1.007 FPGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.813             -11.083 count\[29\]  " "   -0.813             -11.083 count\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702901659304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.884 " "Worst-case recovery slack is -2.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.884           -3088.450 count\[29\]  " "   -2.884           -3088.450 count\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702901659304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.266 " "Worst-case removal slack is 0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 count\[29\]  " "    0.266               0.000 count\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702901659320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.559 " "Worst-case minimum pulse width slack is -1.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.559           -1794.410 TOP_reset  " "   -1.559           -1794.410 TOP_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.338              -2.434 FPGA_clock  " "   -0.338              -2.434 FPGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 count\[29\]  " "    0.032               0.000 count\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901659320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702901659320 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1702901659757 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~13  from: cin  to: sumout " "Cell: Step4\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~13  from: datab  to: sumout " "Cell: Step4\|Add0~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~1  from: datab  to: sumout " "Cell: Step4\|Add0~1  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~5  from: cin  to: sumout " "Cell: Step4\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~5  from: datab  to: sumout " "Cell: Step4\|Add0~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~9  from: cin  to: sumout " "Cell: Step4\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Add0~9  from: datab  to: sumout " "Cell: Step4\|Add0~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Mux61~0  from: datac  to: combout " "Cell: Step4\|Mux61~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Step4\|Mux63~0  from: dataa  to: combout " "Cell: Step4\|Mux63~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~16  from: datae  to: combout " "Cell: rtl~16  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~17  from: datae  to: combout " "Cell: rtl~17  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~18  from: datad  to: combout " "Cell: rtl~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~19  from: datac  to: combout " "Cell: rtl~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~20  from: datae  to: combout " "Cell: rtl~20  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660351 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1702901660351 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660351 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1702901660413 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1702901660413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.783 " "Worst-case setup slack is -6.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.783           -6431.030 count\[29\]  " "   -6.783           -6431.030 count\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.363           -1986.165 TOP_reset  " "   -5.363           -1986.165 TOP_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.302              -9.960 FPGA_clock  " "   -1.302              -9.960 FPGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702901660429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.697 " "Worst-case hold slack is -1.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.697            -221.163 TOP_reset  " "   -1.697            -221.163 TOP_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.003              -1.003 FPGA_clock  " "   -1.003              -1.003 FPGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.903             -36.985 count\[29\]  " "   -0.903             -36.985 count\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702901660491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.750 " "Worst-case recovery slack is -2.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.750           -2944.922 count\[29\]  " "   -2.750           -2944.922 count\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702901660507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.144 " "Worst-case removal slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 count\[29\]  " "    0.144               0.000 count\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702901660522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.436 " "Worst-case minimum pulse width slack is -1.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.436           -1705.450 TOP_reset  " "   -1.436           -1705.450 TOP_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.335              -2.438 FPGA_clock  " "   -0.335              -2.438 FPGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 count\[29\]  " "    0.072               0.000 count\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702901660522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702901660522 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1702901662897 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1702901662944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4976 " "Peak virtual memory: 4976 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702901663131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 18 17:14:23 2023 " "Processing ended: Mon Dec 18 17:14:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702901663131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702901663131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702901663131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702901663131 ""}
