// Seed: 301905721
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    output logic id_3,
    input id_4,
    input id_5,
    input id_6,
    input id_7,
    input id_8,
    output reg id_9,
    input id_10,
    input logic id_11,
    output id_12,
    output id_13
);
  logic id_14;
  assign id_1 = 1'b0;
  logic id_15;
  always #1 id_13 = 1'b0;
  logic id_16;
  always @(posedge 1)
    if (1) SystemTFIdentifier(1, id_2);
    else id_9 <= id_6;
endmodule
