static void T_1 F_1 ( void )\r\n{\r\nint V_1 , V_2 , V_3 , V_4 , V_5 , V_6 = 0 ;\r\nunsigned long V_7 ;\r\nint V_8 [ ( 0x3f0 - 0x200 ) / 16 + 1 ] = { 0 } ;\r\nunsigned long * V_9 ;\r\nvoid T_2 * * V_10 ;\r\nint V_11 , V_12 , * V_13 ;\r\nT_3 * V_14 ;\r\nint V_15 ;\r\nif ( ! V_16 && ! V_17 && ! V_18 && ! * V_19 && V_20 )\r\nreturn;\r\nV_9 = F_2 ( ( ( 0x100000 - 0xa0000 ) / 0x800 ) * sizeof( unsigned long ) ,\r\nV_21 ) ;\r\nif ( ! V_9 )\r\nreturn;\r\nV_10 = F_2 ( ( ( 0x100000 - 0xa0000 ) / 0x800 ) * sizeof( void T_2 * ) ,\r\nV_21 ) ;\r\nif ( ! V_10 ) {\r\nF_3 ( V_9 ) ;\r\nreturn;\r\n}\r\nif ( F_4 ( V_22 ) )\r\nF_5 ( L_1 , L_2 ) ;\r\nV_11 = V_12 = 0 ;\r\nif ( V_16 )\r\nV_8 [ V_11 ++ ] = V_16 ;\r\nelse\r\nfor ( V_1 = 0x200 ; V_1 <= 0x3f0 ; V_1 += 16 )\r\nV_8 [ V_11 ++ ] = V_1 ;\r\nif ( V_18 )\r\nV_9 [ V_12 ++ ] = V_18 ;\r\nelse\r\nfor ( V_1 = 0xA0000 ; V_1 <= 0xFF800 ; V_1 += 2048 )\r\nV_9 [ V_12 ++ ] = V_1 ;\r\nV_4 = - 1 ;\r\nfor ( V_13 = & V_8 [ 0 ] ; V_13 - V_8 < V_11 ; V_13 ++ ) {\r\nV_4 ++ ;\r\nV_4 %= 8 ;\r\nif ( ! V_4 ) {\r\nF_6 ( V_23 , L_3 ) ;\r\nF_6 ( V_23 , L_4 ) ;\r\n}\r\nF_6 ( V_23 , L_5 , * V_13 ) ;\r\nV_3 = * V_13 ;\r\nif ( ! F_7 ( * V_13 , V_24 ,\r\nL_6 ) ) {\r\nF_6 ( V_25 , L_7 ) ;\r\nF_6 ( V_25 , L_4 ) ;\r\nif ( F_4 ( V_25 ) )\r\nV_4 = 0 ;\r\n* V_13 -- = V_8 [ -- V_11 ] ;\r\ncontinue;\r\n}\r\nif ( F_8 ( V_3 , V_26 ) == 0xFF ) {\r\nF_6 ( V_25 , L_8 ) ;\r\nF_6 ( V_25 , L_4 ) ;\r\nif ( F_4 ( V_25 ) )\r\nV_4 = 0 ;\r\nF_9 ( * V_13 , V_24 ) ;\r\n* V_13 -- = V_8 [ -- V_11 ] ;\r\ncontinue;\r\n}\r\nF_8 ( V_3 , V_27 ) ;\r\nF_6 ( V_25 , L_3 ) ;\r\nF_6 ( V_25 , L_4 ) ;\r\nif ( F_4 ( V_25 ) )\r\nV_4 = 0 ;\r\n}\r\nF_6 ( V_23 , L_3 ) ;\r\nif ( ! V_11 ) {\r\nF_6 ( V_22 , L_9 ) ;\r\nF_3 ( V_9 ) ;\r\nF_3 ( V_10 ) ;\r\nreturn;\r\n}\r\nV_4 = - 1 ;\r\nfor ( V_13 = & V_8 [ 0 ] ; V_13 < V_8 + V_11 ; V_13 ++ ) {\r\nV_4 ++ ;\r\nV_4 %= 8 ;\r\nif ( ! V_4 ) {\r\nF_6 ( V_23 , L_3 ) ;\r\nF_6 ( V_23 , L_10 ) ;\r\n}\r\nF_6 ( V_23 , L_5 , * V_13 ) ;\r\n}\r\nF_6 ( V_23 , L_3 ) ;\r\nF_10 ( V_28 ) ;\r\nV_4 = - 1 ;\r\nfor ( V_15 = 0 , V_14 = & V_9 [ 0 ] ; V_15 < V_12 ; V_14 ++ , V_15 ++ ) {\r\nvoid T_2 * V_29 ;\r\nV_4 ++ ;\r\nV_4 %= 8 ;\r\nif ( ! V_4 ) {\r\nF_6 ( V_23 , L_3 ) ;\r\nF_6 ( V_23 , L_11 ) ;\r\n}\r\nF_6 ( V_23 , L_12 , * V_14 ) ;\r\nif ( ! F_11 ( * V_14 , V_30 , L_6 ) ) {\r\nF_6 ( V_25 , L_13 ) ;\r\nF_6 ( V_25 , L_14 ) ;\r\nif ( F_4 ( V_25 ) )\r\nV_4 = 0 ;\r\ngoto V_31;\r\n}\r\nV_29 = F_12 ( * V_14 , V_30 ) ;\r\nif ( ! V_29 ) {\r\nF_6 ( V_25 , L_15 ) ;\r\nF_6 ( V_25 , L_14 ) ;\r\nif ( F_4 ( V_25 ) )\r\nV_4 = 0 ;\r\ngoto V_32;\r\n}\r\nif ( F_13 ( V_29 , V_26 ) != V_33 ) {\r\nF_6 ( V_25 , L_16 ,\r\nF_13 ( V_29 , V_26 ) ,\r\nV_33 ) ;\r\nF_6 ( V_25 , L_11 ) ;\r\nif ( F_4 ( V_25 ) )\r\nV_4 = 0 ;\r\ngoto V_34;\r\n}\r\nF_14 ( 0x42 , V_29 , V_35 ) ;\r\nif ( F_13 ( V_29 , V_26 ) != 0x42 ) {\r\nF_6 ( V_25 , L_17 ) ;\r\nF_6 ( V_25 , L_11 ) ;\r\ngoto V_34;\r\n}\r\nF_6 ( V_25 , L_3 ) ;\r\nF_6 ( V_25 , L_11 ) ;\r\nif ( F_4 ( V_25 ) )\r\nV_4 = 0 ;\r\nV_10 [ V_15 ] = V_29 ;\r\ncontinue;\r\nV_34:\r\nF_15 ( V_29 ) ;\r\nV_32:\r\nF_16 ( * V_14 , V_30 ) ;\r\nV_31:\r\n* V_14 -- = V_9 [ -- V_12 ] ;\r\nV_15 -- ;\r\n}\r\nF_6 ( V_23 , L_3 ) ;\r\nif ( ! V_12 ) {\r\nF_6 ( V_22 , L_18 ) ;\r\nfor ( V_13 = & V_8 [ 0 ] ; V_13 < V_8 + V_11 ; V_13 ++ )\r\nF_9 ( * V_13 , V_24 ) ;\r\nF_3 ( V_9 ) ;\r\nF_3 ( V_10 ) ;\r\nreturn;\r\n}\r\nV_4 = - 1 ;\r\nfor ( V_14 = & V_9 [ 0 ] ; V_14 < V_9 + V_12 ; V_14 ++ ) {\r\nV_4 ++ ;\r\nV_4 %= 8 ;\r\nif ( ! V_4 ) {\r\nF_6 ( V_23 , L_3 ) ;\r\nF_6 ( V_23 , L_19 ) ;\r\n}\r\nF_6 ( V_23 , L_12 , * V_14 ) ;\r\n}\r\nF_6 ( V_23 , L_3 ) ;\r\nV_4 = - 1 ;\r\nfor ( V_13 = & V_8 [ 0 ] ; V_13 < V_8 + V_11 ; V_13 ++ ) {\r\nint V_36 = 0 ;\r\nV_4 ++ ;\r\nV_4 %= 8 ;\r\nif ( ! V_4 ) {\r\nF_6 ( V_23 , L_3 ) ;\r\nF_6 ( V_23 , L_20 ) ;\r\n}\r\nF_6 ( V_23 , L_5 , * V_13 ) ;\r\nV_3 = * V_13 ;\r\nV_2 = F_8 ( V_3 , V_26 ) ;\r\nif ( ( V_2 & 0x9D )\r\n!= ( V_37 | V_38 | V_39 | V_40 ) ) {\r\nF_6 ( V_25 , L_21 , V_2 ) ;\r\nF_6 ( V_25 , L_20 ) ;\r\nif ( F_4 ( V_25 ) )\r\nV_4 = 0 ;\r\nF_9 ( * V_13 , V_24 ) ;\r\n* V_13 -- = V_8 [ -- V_11 ] ;\r\ncontinue;\r\n}\r\nF_17 ( V_41 | V_42 | V_43 ,\r\nV_3 , V_44 ) ;\r\nV_2 = F_8 ( V_3 , V_26 ) ;\r\nif ( V_2 & V_40 ) {\r\nF_6 ( V_25 , L_22 ,\r\nV_2 ) ;\r\nF_6 ( V_25 , L_20 ) ;\r\nif ( F_4 ( V_25 ) )\r\nV_4 = 0 ;\r\nF_9 ( * V_13 , V_24 ) ;\r\n* V_13 -- = V_8 [ -- V_11 ] ;\r\ncontinue;\r\n}\r\nif ( ! V_17 ) {\r\nV_7 = F_18 () ;\r\nF_17 ( V_37 , V_3 , V_35 ) ;\r\nF_19 ( 1 ) ;\r\nF_17 ( 0 , V_3 , V_35 ) ;\r\nV_5 = F_20 ( V_7 ) ;\r\nif ( V_5 <= 0 ) {\r\nF_6 ( V_25 , L_23 , V_5 ) ;\r\nF_6 ( V_25 , L_20 ) ;\r\nif ( F_4 ( V_25 ) )\r\nV_4 = 0 ;\r\nF_9 ( * V_13 , V_24 ) ;\r\n* V_13 -- = V_8 [ -- V_11 ] ;\r\ncontinue;\r\n}\r\n} else {\r\nV_5 = V_17 ;\r\n}\r\nF_6 ( V_23 , L_24 , V_5 ) ;\r\nV_6 = 1 ;\r\n#ifdef F_21\r\nif ( V_11 > 1 || V_12 > 1 ) {\r\nF_8 ( V_3 , V_27 ) ;\r\nF_10 ( V_28 ) ;\r\n} else {\r\nF_14 ( V_33 , V_10 [ 0 ] ,\r\nV_35 ) ;\r\n}\r\n#else\r\nF_8 ( V_3 , V_27 ) ;\r\nF_10 ( V_28 ) ;\r\n#endif\r\nfor ( V_15 = 0 ; V_15 < V_12 ; V_15 ++ ) {\r\nT_3 V_45 = V_9 [ V_15 ] ;\r\nvoid T_2 * V_29 = V_10 [ V_15 ] ;\r\nif ( F_13 ( V_29 , V_26 ) == V_33 ) {\r\nF_6 ( V_23 , L_25 , * V_14 ) ;\r\nV_6 = 0 ;\r\nif ( F_22 ( * V_13 , V_5 , V_45 , V_29 ) == 0 )\r\nV_36 = 1 ;\r\nV_4 = - 1 ;\r\nV_9 [ V_15 ] = V_9 [ -- V_12 ] ;\r\nV_10 [ V_15 ] = V_10 [ V_12 ] ;\r\nbreak;\r\n} else {\r\nF_6 ( V_25 , L_26 ,\r\nF_13 ( V_29 , V_26 ) ) ;\r\n}\r\n}\r\nif ( V_6 ) {\r\nif ( F_4 ( V_23 ) )\r\nF_23 ( L_27 ) ;\r\nif ( F_4 ( V_25 ) ) {\r\nF_23 ( L_20 ) ;\r\nV_4 = 0 ;\r\n}\r\n}\r\nif ( ! V_36 )\r\nF_9 ( * V_13 , V_24 ) ;\r\n* V_13 -- = V_8 [ -- V_11 ] ;\r\n}\r\nif ( F_4 ( V_25 ) )\r\nF_23 ( L_3 ) ;\r\nfor ( V_15 = 0 ; V_15 < V_12 ; V_15 ++ ) {\r\nF_14 ( V_33 , V_10 [ V_15 ] , V_35 ) ;\r\nF_15 ( V_10 [ V_15 ] ) ;\r\nF_16 ( V_9 [ V_15 ] , V_30 ) ;\r\n}\r\nF_3 ( V_9 ) ;\r\nF_3 ( V_10 ) ;\r\n}\r\nstatic int F_24 ( unsigned long V_46 , T_4 V_47 )\r\n{\r\nvoid T_2 * V_14 ;\r\nint V_48 = - 1 ;\r\nif ( ! F_11 ( V_46 , V_47 , L_6 ) )\r\nreturn - 1 ;\r\nV_14 = F_12 ( V_46 , V_47 ) ;\r\nif ( V_14 ) {\r\nif ( F_13 ( V_14 , V_26 ) == V_33 )\r\nV_48 = 1 ;\r\nelse\r\nV_48 = 0 ;\r\nF_15 ( V_14 ) ;\r\n}\r\nF_16 ( V_46 , V_47 ) ;\r\nreturn V_48 ;\r\n}\r\nstatic int T_1 F_22 ( int V_3 , int V_5 , T_3 V_18 ,\r\nvoid T_2 * V_14 )\r\n{\r\nstruct V_49 * V_50 = NULL ;\r\nstruct V_51 * V_52 ;\r\nT_3 V_53 , V_54 ;\r\nint V_55 ;\r\nV_50 = F_25 ( V_19 ) ;\r\nif ( ! V_50 ) {\r\nF_6 ( V_22 , L_28 ) ;\r\nF_15 ( V_14 ) ;\r\nF_16 ( V_18 , V_30 ) ;\r\nreturn - V_56 ;\r\n}\r\nV_52 = F_26 ( V_50 ) ;\r\nV_55 = V_30 ;\r\nif ( F_13 ( V_14 , V_26 ) == V_33 &&\r\nF_24 ( V_18 - V_30 , V_30 ) == 0 &&\r\nF_24 ( V_18 - 2 * V_30 , V_30 ) == 1 )\r\nV_55 = 2 * V_30 ;\r\nV_53 = V_18 - V_55 ;\r\nwhile ( F_24 ( V_53 , V_55 ) == 1 )\r\nV_53 -= V_55 ;\r\nV_53 += V_55 ;\r\nV_54 = V_18 + V_55 ;\r\nwhile ( F_24 ( V_54 , V_55 ) == 1 )\r\nV_54 += V_55 ;\r\nV_54 -= V_55 ;\r\nV_50 -> V_57 = V_53 ;\r\nV_50 -> V_58 = V_54 + V_30 - 1 ;\r\nF_15 ( V_14 ) ;\r\nF_16 ( V_18 , V_30 ) ;\r\nif ( ! F_11 ( V_50 -> V_57 ,\r\nV_50 -> V_58 - V_50 -> V_57 + 1 ,\r\nL_6 ) )\r\ngoto V_59;\r\nif ( F_27 ( V_5 , V_60 , 0 , L_6 , V_50 ) ) {\r\nF_28 ( V_22 , V_50 , L_29 , V_5 ) ;\r\ngoto V_61;\r\n}\r\nV_50 -> V_17 = V_5 ;\r\nV_52 -> V_62 = L_30 ;\r\nV_52 -> V_63 . V_64 = V_65 ;\r\nV_52 -> V_63 . V_2 = V_66 ;\r\nV_52 -> V_63 . V_67 = V_68 ;\r\nV_52 -> V_63 . V_69 = V_70 ;\r\nV_52 -> V_63 . V_71 = V_72 ;\r\nV_52 -> V_63 . V_73 = V_74 ;\r\nV_52 -> V_63 . V_75 = V_76 ;\r\nV_52 -> V_57 = F_12 ( V_50 -> V_57 ,\r\nV_50 -> V_58 - V_50 -> V_57 + 1 ) ;\r\nif ( ! V_52 -> V_57 ) {\r\nF_28 ( V_22 , V_50 , L_31 ) ;\r\ngoto V_77;\r\n}\r\nV_50 -> V_78 [ 0 ] = F_13 ( V_52 -> V_57 , V_79 ) ;\r\nV_50 -> V_80 = V_3 ;\r\nF_28 ( V_22 , V_50 , L_32 ,\r\nV_50 -> V_78 [ 0 ] ,\r\nV_50 -> V_80 , V_50 -> V_17 , V_50 -> V_57 ,\r\n( V_50 -> V_58 - V_50 -> V_57 + 1 ) / V_55 ,\r\nV_55 ) ;\r\nif ( F_29 ( V_50 ) )\r\ngoto V_81;\r\nV_82 [ V_83 ++ ] = V_50 ;\r\nreturn 0 ;\r\nV_81:\r\nF_15 ( V_52 -> V_57 ) ;\r\nV_77:\r\nF_30 ( V_50 -> V_17 , V_50 ) ;\r\nV_61:\r\nF_16 ( V_50 -> V_57 , V_50 -> V_58 - V_50 -> V_57 + 1 ) ;\r\nV_59:\r\nF_31 ( V_50 ) ;\r\nreturn - V_84 ;\r\n}\r\nstatic void V_65 ( struct V_49 * V_50 , int V_85 )\r\n{\r\nshort V_3 = V_50 -> V_80 ;\r\nF_17 ( V_85 , V_3 , V_44 ) ;\r\n}\r\nstatic int V_66 ( struct V_49 * V_50 )\r\n{\r\nshort V_3 = V_50 -> V_80 ;\r\nreturn F_8 ( V_3 , V_26 ) ;\r\n}\r\nstatic void V_68 ( struct V_49 * V_50 , int V_86 )\r\n{\r\nshort V_3 = V_50 -> V_80 ;\r\nF_17 ( V_86 , V_3 , V_35 ) ;\r\n}\r\nstatic int V_70 ( struct V_49 * V_50 , int V_87 )\r\n{\r\nstruct V_51 * V_52 = F_26 ( V_50 ) ;\r\nshort V_3 = V_50 -> V_80 ;\r\nF_28 ( V_23 , V_50 , L_33 ,\r\nF_8 ( V_3 , V_26 ) ) ;\r\nif ( V_87 ) {\r\nF_8 ( V_3 , V_27 ) ;\r\nF_10 ( V_28 ) ;\r\n}\r\nF_17 ( V_41 | V_42 , V_3 , V_44 ) ;\r\nF_17 ( V_41 | V_43 , V_3 , V_44 ) ;\r\n#if 0\r\narcnet_outb(arcnet_inb(ioaddr, COM9026_REG_RW_CONFIG) | ENABLE16flag,\r\nioaddr, COM9026_REG_RW_CONFIG);\r\n#endif\r\nif ( F_13 ( V_52 -> V_57 , V_26 ) != V_33 ) {\r\nif ( V_87 )\r\nF_28 ( V_22 , V_50 , L_34 ) ;\r\nreturn 1 ;\r\n}\r\nF_17 ( V_88 | V_89 , V_3 , V_44 ) ;\r\nif ( F_4 ( V_90 ) )\r\nF_32 ( V_52 -> V_57 , 0x42 , 2048 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void V_74 ( struct V_49 * V_50 , int V_91 ,\r\nint V_92 , void * V_93 , int V_1 )\r\n{\r\nstruct V_51 * V_52 = F_26 ( V_50 ) ;\r\nvoid T_2 * V_94 = V_52 -> V_57 + V_91 * 512 + V_92 ;\r\nTIME ( V_50 , L_35 , V_1 , F_33 ( V_94 , V_93 , V_1 ) ) ;\r\n}\r\nstatic void V_76 ( struct V_49 * V_50 , int V_91 ,\r\nint V_92 , void * V_93 , int V_1 )\r\n{\r\nstruct V_51 * V_52 = F_26 ( V_50 ) ;\r\nvoid T_2 * V_94 = V_52 -> V_57 + V_91 * 512 + V_92 ;\r\nTIME ( V_50 , L_36 , V_1 , F_34 ( V_93 , V_94 , V_1 ) ) ;\r\n}\r\nstatic int T_1 F_35 ( void )\r\n{\r\nif ( V_17 == 2 )\r\nV_17 = 9 ;\r\nF_1 () ;\r\nif ( ! V_83 )\r\nreturn - V_84 ;\r\nreturn 0 ;\r\n}\r\nstatic void T_5 F_36 ( void )\r\n{\r\nstruct V_49 * V_50 ;\r\nstruct V_51 * V_52 ;\r\nint V_1 ;\r\nfor ( V_1 = 0 ; V_1 < V_83 ; V_1 ++ ) {\r\nV_50 = V_82 [ V_1 ] ;\r\nV_52 = F_26 ( V_50 ) ;\r\nF_37 ( V_50 ) ;\r\nF_30 ( V_50 -> V_17 , V_50 ) ;\r\nF_15 ( V_52 -> V_57 ) ;\r\nF_9 ( V_50 -> V_80 , V_24 ) ;\r\nF_16 ( V_50 -> V_57 ,\r\nV_50 -> V_58 - V_50 -> V_57 + 1 ) ;\r\nF_31 ( V_50 ) ;\r\n}\r\n}\r\nstatic int T_1 F_38 ( char * V_95 )\r\n{\r\nint V_96 [ 8 ] ;\r\nV_95 = F_39 ( V_95 , 8 , V_96 ) ;\r\nif ( ! V_96 [ 0 ] && ! * V_95 ) {\r\nF_40 ( L_37 ) ;\r\nreturn 1 ;\r\n}\r\nswitch ( V_96 [ 0 ] ) {\r\ndefault:\r\nF_41 ( L_38 ) ;\r\ncase 3 :\r\nV_18 = V_96 [ 3 ] ;\r\ncase 2 :\r\nV_17 = V_96 [ 2 ] ;\r\ncase 1 :\r\nV_16 = V_96 [ 1 ] ;\r\n}\r\nif ( * V_95 )\r\nsnprintf ( V_19 , sizeof( V_19 ) , L_39 , V_95 ) ;\r\nreturn 1 ;\r\n}
