Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Feb 26 11:07:06 2024
| Host         : DESKTOP-M1PCUD5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_wrapper_timing_summary_routed.rpt -pb pwm_wrapper_timing_summary_routed.pb -rpx pwm_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       28          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (6)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: u_inst_clk_div_0/clk_out_q_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: u_inst_clk_div_1/clk_out_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (6)
------------------------------
 There are 6 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    196.654        0.000                      0                    6        0.151        0.000                      0                    6        3.000        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        196.654        0.000                      0                    6        0.469        0.000                      0                    6       13.360        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      196.682        0.000                      0                    6        0.469        0.000                      0                    6       13.360        0.000                       0                     8  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        196.654        0.000                      0                    6        0.151        0.000                      0                    6  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      196.654        0.000                      0                    6        0.151        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.654ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 1.401ns (45.945%)  route 1.648ns (54.055%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.648     0.624    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X4Y45          LUT4 (Prop_lut4_I2_O)        0.124     0.748 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.748    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.298 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.298    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.569 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     1.569    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X4Y46          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X4Y46          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.546   198.494    
                         clock uncertainty           -0.318   198.177    
    SLICE_X4Y46          FDCE (Setup_fdce_C_D)        0.046   198.223    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.223    
                         arrival time                          -1.569    
  -------------------------------------------------------------------
                         slack                                196.654    

Slack (MET) :             196.876ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 1.220ns (42.534%)  route 1.648ns (57.466%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.648     0.624    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X4Y45          LUT4 (Prop_lut4_I2_O)        0.124     0.748 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.748    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.388 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.388    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.571   198.519    
                         clock uncertainty           -0.318   198.202    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.062   198.264    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -1.388    
  -------------------------------------------------------------------
                         slack                                196.876    

Slack (MET) :             196.936ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 1.160ns (41.306%)  route 1.648ns (58.694%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.648     0.624    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X4Y45          LUT4 (Prop_lut4_I2_O)        0.124     0.748 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.748    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.328 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.328    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.571   198.519    
                         clock uncertainty           -0.318   198.202    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.062   198.264    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -1.328    
  -------------------------------------------------------------------
                         slack                                196.936    

Slack (MET) :             197.095ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 1.004ns (37.892%)  route 1.646ns (62.108%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.646     0.621    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.124     0.745 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.745    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.169 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.169    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.571   198.519    
                         clock uncertainty           -0.318   198.202    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.062   198.264    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                197.095    

Slack (MET) :             197.272ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.827ns (33.446%)  route 1.646ns (66.554%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.646     0.621    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.124     0.745 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.745    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.992 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.992    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.571   198.519    
                         clock uncertainty           -0.318   198.202    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.062   198.264    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                197.272    

Slack (MET) :             197.667ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.580ns (28.682%)  route 1.442ns (71.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.442     0.418    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X5Y45          LUT4 (Prop_lut4_I0_O)        0.124     0.542 r  u_inst_clk_div_0/clk_out_q_i_1__0/O
                         net (fo=1, routed)           0.000     0.542    u_inst_clk_div_0/clk_out_d
    SLICE_X5Y45          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X5Y45          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.549   198.497    
                         clock uncertainty           -0.318   198.180    
    SLICE_X5Y45          FDPE (Setup_fdpe_C_D)        0.029   198.209    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                        198.209    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                197.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.249ns (43.379%)  route 0.325ns (56.621%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.325    -0.029    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X4Y45          LUT5 (Prop_lut5_I3_O)        0.045     0.016 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.016    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.079 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.079    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.395    -0.495    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.105    -0.390    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.251ns (43.588%)  route 0.325ns (56.412%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.325    -0.029    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.045     0.016 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.016    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.081 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.081    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.395    -0.495    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.105    -0.390    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.252ns (43.110%)  route 0.333ns (56.890%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           0.333    -0.022    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X4Y45          LUT5 (Prop_lut5_I2_O)        0.045     0.023 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.023    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.089 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.089    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.395    -0.495    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.105    -0.390    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.256ns (43.485%)  route 0.333ns (56.515%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           0.333    -0.022    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.045     0.023 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.023    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.093 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.093    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.395    -0.495    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.105    -0.390    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.122%)  route 0.431ns (69.878%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           0.431     0.077    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X5Y45          LUT4 (Prop_lut4_I1_O)        0.045     0.122 r  u_inst_clk_div_0/clk_out_q_i_1__0/O
                         net (fo=1, routed)           0.000     0.122    u_inst_clk_div_0/clk_out_d
    SLICE_X5Y45          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X5Y45          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.408    -0.482    
    SLICE_X5Y45          FDPE (Hold_fdpe_C_D)         0.091    -0.391    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.377ns (53.703%)  route 0.325ns (46.297%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.325    -0.029    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X4Y45          LUT5 (Prop_lut5_I3_O)        0.045     0.016 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.016    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.131 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.131    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.207 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     0.207    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X4Y46          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y46          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.411    -0.479    
    SLICE_X4Y46          FDCE (Hold_fdce_C_D)         0.100    -0.379    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.586    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X5Y45      u_inst_clk_div_0/clk_out_q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y46      u_inst_clk_div_0/counter_q_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X5Y45      u_inst_clk_div_0/clk_out_q_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X5Y45      u_inst_clk_div_0/clk_out_q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X5Y45      u_inst_clk_div_0/clk_out_q_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X5Y45      u_inst_clk_div_0/clk_out_q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      196.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.682ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 1.401ns (45.945%)  route 1.648ns (54.055%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.648     0.624    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X4Y45          LUT4 (Prop_lut4_I2_O)        0.124     0.748 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.748    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.298 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.298    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.569 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     1.569    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X4Y46          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X4Y46          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.546   198.494    
                         clock uncertainty           -0.289   198.205    
    SLICE_X4Y46          FDCE (Setup_fdce_C_D)        0.046   198.251    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.251    
                         arrival time                          -1.569    
  -------------------------------------------------------------------
                         slack                                196.682    

Slack (MET) :             196.904ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 1.220ns (42.534%)  route 1.648ns (57.466%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.648     0.624    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X4Y45          LUT4 (Prop_lut4_I2_O)        0.124     0.748 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.748    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.388 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.388    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.571   198.519    
                         clock uncertainty           -0.289   198.230    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.062   198.292    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        198.292    
                         arrival time                          -1.388    
  -------------------------------------------------------------------
                         slack                                196.904    

Slack (MET) :             196.964ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 1.160ns (41.306%)  route 1.648ns (58.694%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.648     0.624    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X4Y45          LUT4 (Prop_lut4_I2_O)        0.124     0.748 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.748    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.328 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.328    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.571   198.519    
                         clock uncertainty           -0.289   198.230    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.062   198.292    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        198.292    
                         arrival time                          -1.328    
  -------------------------------------------------------------------
                         slack                                196.964    

Slack (MET) :             197.123ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 1.004ns (37.892%)  route 1.646ns (62.108%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.646     0.621    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.124     0.745 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.745    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.169 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.169    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.571   198.519    
                         clock uncertainty           -0.289   198.230    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.062   198.292    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.292    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                197.123    

Slack (MET) :             197.300ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.827ns (33.446%)  route 1.646ns (66.554%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.646     0.621    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.124     0.745 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.745    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.992 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.992    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.571   198.519    
                         clock uncertainty           -0.289   198.230    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.062   198.292    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.292    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                197.300    

Slack (MET) :             197.695ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.580ns (28.682%)  route 1.442ns (71.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.442     0.418    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X5Y45          LUT4 (Prop_lut4_I0_O)        0.124     0.542 r  u_inst_clk_div_0/clk_out_q_i_1__0/O
                         net (fo=1, routed)           0.000     0.542    u_inst_clk_div_0/clk_out_d
    SLICE_X5Y45          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X5Y45          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.549   198.497    
                         clock uncertainty           -0.289   198.208    
    SLICE_X5Y45          FDPE (Setup_fdpe_C_D)        0.029   198.237    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                        198.237    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                197.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.249ns (43.379%)  route 0.325ns (56.621%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.325    -0.029    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X4Y45          LUT5 (Prop_lut5_I3_O)        0.045     0.016 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.016    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.079 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.079    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.395    -0.495    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.105    -0.390    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.251ns (43.588%)  route 0.325ns (56.412%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.325    -0.029    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.045     0.016 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.016    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.081 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.081    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.395    -0.495    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.105    -0.390    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.252ns (43.110%)  route 0.333ns (56.890%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           0.333    -0.022    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X4Y45          LUT5 (Prop_lut5_I2_O)        0.045     0.023 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.023    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.089 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.089    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.395    -0.495    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.105    -0.390    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.256ns (43.485%)  route 0.333ns (56.515%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           0.333    -0.022    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.045     0.023 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.023    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.093 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.093    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.395    -0.495    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.105    -0.390    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.122%)  route 0.431ns (69.878%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           0.431     0.077    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X5Y45          LUT4 (Prop_lut4_I1_O)        0.045     0.122 r  u_inst_clk_div_0/clk_out_q_i_1__0/O
                         net (fo=1, routed)           0.000     0.122    u_inst_clk_div_0/clk_out_d
    SLICE_X5Y45          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X5Y45          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.408    -0.482    
    SLICE_X5Y45          FDPE (Hold_fdpe_C_D)         0.091    -0.391    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.377ns (53.703%)  route 0.325ns (46.297%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.325    -0.029    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X4Y45          LUT5 (Prop_lut5_I3_O)        0.045     0.016 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.016    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.131 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.131    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.207 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     0.207    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X4Y46          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y46          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.411    -0.479    
    SLICE_X4Y46          FDCE (Hold_fdce_C_D)         0.100    -0.379    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.586    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X5Y45      u_inst_clk_div_0/clk_out_q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y46      u_inst_clk_div_0/counter_q_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X5Y45      u_inst_clk_div_0/clk_out_q_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X5Y45      u_inst_clk_div_0/clk_out_q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X5Y45      u_inst_clk_div_0/clk_out_q_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X5Y45      u_inst_clk_div_0/clk_out_q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y45      u_inst_clk_div_0/counter_q_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.654ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 1.401ns (45.945%)  route 1.648ns (54.055%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.648     0.624    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X4Y45          LUT4 (Prop_lut4_I2_O)        0.124     0.748 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.748    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.298 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.298    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.569 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     1.569    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X4Y46          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X4Y46          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.546   198.494    
                         clock uncertainty           -0.318   198.177    
    SLICE_X4Y46          FDCE (Setup_fdce_C_D)        0.046   198.223    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.223    
                         arrival time                          -1.569    
  -------------------------------------------------------------------
                         slack                                196.654    

Slack (MET) :             196.876ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 1.220ns (42.534%)  route 1.648ns (57.466%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.648     0.624    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X4Y45          LUT4 (Prop_lut4_I2_O)        0.124     0.748 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.748    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.388 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.388    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.571   198.519    
                         clock uncertainty           -0.318   198.202    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.062   198.264    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -1.388    
  -------------------------------------------------------------------
                         slack                                196.876    

Slack (MET) :             196.936ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 1.160ns (41.306%)  route 1.648ns (58.694%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.648     0.624    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X4Y45          LUT4 (Prop_lut4_I2_O)        0.124     0.748 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.748    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.328 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.328    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.571   198.519    
                         clock uncertainty           -0.318   198.202    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.062   198.264    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -1.328    
  -------------------------------------------------------------------
                         slack                                196.936    

Slack (MET) :             197.095ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 1.004ns (37.892%)  route 1.646ns (62.108%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.646     0.621    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.124     0.745 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.745    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.169 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.169    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.571   198.519    
                         clock uncertainty           -0.318   198.202    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.062   198.264    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                197.095    

Slack (MET) :             197.272ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.827ns (33.446%)  route 1.646ns (66.554%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.646     0.621    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.124     0.745 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.745    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.992 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.992    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.571   198.519    
                         clock uncertainty           -0.318   198.202    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.062   198.264    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                197.272    

Slack (MET) :             197.667ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.580ns (28.682%)  route 1.442ns (71.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.442     0.418    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X5Y45          LUT4 (Prop_lut4_I0_O)        0.124     0.542 r  u_inst_clk_div_0/clk_out_q_i_1__0/O
                         net (fo=1, routed)           0.000     0.542    u_inst_clk_div_0/clk_out_d
    SLICE_X5Y45          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X5Y45          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.549   198.497    
                         clock uncertainty           -0.318   198.180    
    SLICE_X5Y45          FDPE (Setup_fdpe_C_D)        0.029   198.209    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                        198.209    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                197.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.249ns (43.379%)  route 0.325ns (56.621%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.325    -0.029    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X4Y45          LUT5 (Prop_lut5_I3_O)        0.045     0.016 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.016    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.079 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.079    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.395    -0.495    
                         clock uncertainty            0.318    -0.178    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.105    -0.073    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.251ns (43.588%)  route 0.325ns (56.412%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.325    -0.029    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.045     0.016 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.016    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.081 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.081    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.395    -0.495    
                         clock uncertainty            0.318    -0.178    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.105    -0.073    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.252ns (43.110%)  route 0.333ns (56.890%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           0.333    -0.022    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X4Y45          LUT5 (Prop_lut5_I2_O)        0.045     0.023 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.023    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.089 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.089    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.395    -0.495    
                         clock uncertainty            0.318    -0.178    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.105    -0.073    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.256ns (43.485%)  route 0.333ns (56.515%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           0.333    -0.022    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.045     0.023 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.023    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.093 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.093    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.395    -0.495    
                         clock uncertainty            0.318    -0.178    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.105    -0.073    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.122%)  route 0.431ns (69.878%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           0.431     0.077    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X5Y45          LUT4 (Prop_lut4_I1_O)        0.045     0.122 r  u_inst_clk_div_0/clk_out_q_i_1__0/O
                         net (fo=1, routed)           0.000     0.122    u_inst_clk_div_0/clk_out_d
    SLICE_X5Y45          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X5Y45          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.408    -0.482    
                         clock uncertainty            0.318    -0.165    
    SLICE_X5Y45          FDPE (Hold_fdpe_C_D)         0.091    -0.074    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.377ns (53.703%)  route 0.325ns (46.297%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.325    -0.029    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X4Y45          LUT5 (Prop_lut5_I3_O)        0.045     0.016 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.016    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.131 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.131    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.207 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     0.207    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X4Y46          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y46          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.411    -0.479    
                         clock uncertainty            0.318    -0.162    
    SLICE_X4Y46          FDCE (Hold_fdce_C_D)         0.100    -0.062    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      196.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.654ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 1.401ns (45.945%)  route 1.648ns (54.055%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.648     0.624    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X4Y45          LUT4 (Prop_lut4_I2_O)        0.124     0.748 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.748    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.298 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.298    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.569 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     1.569    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X4Y46          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X4Y46          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.546   198.494    
                         clock uncertainty           -0.318   198.177    
    SLICE_X4Y46          FDCE (Setup_fdce_C_D)        0.046   198.223    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.223    
                         arrival time                          -1.569    
  -------------------------------------------------------------------
                         slack                                196.654    

Slack (MET) :             196.876ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 1.220ns (42.534%)  route 1.648ns (57.466%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.648     0.624    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X4Y45          LUT4 (Prop_lut4_I2_O)        0.124     0.748 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.748    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.388 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.388    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.571   198.519    
                         clock uncertainty           -0.318   198.202    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.062   198.264    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -1.388    
  -------------------------------------------------------------------
                         slack                                196.876    

Slack (MET) :             196.936ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 1.160ns (41.306%)  route 1.648ns (58.694%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.648     0.624    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X4Y45          LUT4 (Prop_lut4_I2_O)        0.124     0.748 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.748    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.328 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.328    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.571   198.519    
                         clock uncertainty           -0.318   198.202    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.062   198.264    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -1.328    
  -------------------------------------------------------------------
                         slack                                196.936    

Slack (MET) :             197.095ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 1.004ns (37.892%)  route 1.646ns (62.108%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.646     0.621    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.124     0.745 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.745    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.169 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.169    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.571   198.519    
                         clock uncertainty           -0.318   198.202    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.062   198.264    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                197.095    

Slack (MET) :             197.272ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.827ns (33.446%)  route 1.646ns (66.554%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.646     0.621    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.124     0.745 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.745    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.992 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.992    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.571   198.519    
                         clock uncertainty           -0.318   198.202    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.062   198.264    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                197.272    

Slack (MET) :             197.667ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.580ns (28.682%)  route 1.442ns (71.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 197.948 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.635    -1.481    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -1.025 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.442     0.418    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X5Y45          LUT4 (Prop_lut4_I0_O)        0.124     0.542 r  u_inst_clk_div_0/clk_out_q_i_1__0/O
                         net (fo=1, routed)           0.000     0.542    u_inst_clk_div_0/clk_out_d
    SLICE_X5Y45          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517   197.948    u_inst_clk_div_0/clk_out1
    SLICE_X5Y45          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.549   198.497    
                         clock uncertainty           -0.318   198.180    
    SLICE_X5Y45          FDPE (Setup_fdpe_C_D)        0.029   198.209    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                        198.209    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                197.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.249ns (43.379%)  route 0.325ns (56.621%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.325    -0.029    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X4Y45          LUT5 (Prop_lut5_I3_O)        0.045     0.016 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.016    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.079 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.079    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.395    -0.495    
                         clock uncertainty            0.318    -0.178    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.105    -0.073    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.251ns (43.588%)  route 0.325ns (56.412%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.325    -0.029    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.045     0.016 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.016    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.081 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.081    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.395    -0.495    
                         clock uncertainty            0.318    -0.178    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.105    -0.073    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.252ns (43.110%)  route 0.333ns (56.890%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           0.333    -0.022    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X4Y45          LUT5 (Prop_lut5_I2_O)        0.045     0.023 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.023    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.089 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.089    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.395    -0.495    
                         clock uncertainty            0.318    -0.178    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.105    -0.073    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.256ns (43.485%)  route 0.333ns (56.515%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           0.333    -0.022    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.045     0.023 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.023    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.093 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.093    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.395    -0.495    
                         clock uncertainty            0.318    -0.178    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.105    -0.073    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.122%)  route 0.431ns (69.878%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           0.431     0.077    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X5Y45          LUT4 (Prop_lut4_I1_O)        0.045     0.122 r  u_inst_clk_div_0/clk_out_q_i_1__0/O
                         net (fo=1, routed)           0.000     0.122    u_inst_clk_div_0/clk_out_d
    SLICE_X5Y45          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X5Y45          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.408    -0.482    
                         clock uncertainty            0.318    -0.165    
    SLICE_X5Y45          FDPE (Hold_fdpe_C_D)         0.091    -0.074    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.377ns (53.703%)  route 0.325ns (46.297%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.593    -0.495    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.325    -0.029    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X4Y45          LUT5 (Prop_lut5_I3_O)        0.045     0.016 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.016    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.131 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.131    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.207 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     0.207    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X4Y46          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y46          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.411    -0.479    
                         clock uncertainty            0.318    -0.162    
    SLICE_X4Y46          FDCE (Hold_fdce_C_D)         0.100    -0.062    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.268    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dir
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.841ns  (logic 3.971ns (67.982%)  route 1.870ns (32.018%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDPE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/C
    SLICE_X0Y46          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/Q
                         net (fo=1, routed)           1.870     2.326    dir_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.515     5.841 r  dir_OBUF_inst/O
                         net (fo=0)                   0.000     5.841    dir
    L17                                                               r  dir (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            speed
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.841ns  (logic 3.965ns (67.891%)  route 1.875ns (32.109%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDPE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/C
    SLICE_X5Y44          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/Q
                         net (fo=1, routed)           1.875     2.331    speed_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.509     5.841 r  speed_OBUF_inst/O
                         net (fo=0)                   0.000     5.841    speed
    L18                                                               r  speed (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.681ns  (logic 1.360ns (29.053%)  route 3.321ns (70.947%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/Q
                         net (fo=6, routed)           0.989     1.445    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]
    SLICE_X3Y46          LUT4 (Prop_lut4_I2_O)        0.124     1.569 r  u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.569    u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_i_4__0_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.101 r  u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry/CO[3]
                         net (fo=4, routed)           1.267     3.369    u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.493 r  u_inst_pwm/u_inst_pwm_dir/counter_q[6]_i_3__0/O
                         net (fo=6, routed)           1.064     4.557    u_inst_pwm/u_inst_pwm_dir/counter_q[6]_i_3__0_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I3_O)        0.124     4.681 r  u_inst_pwm/u_inst_pwm_dir/counter_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.681    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[3]
    SLICE_X2Y45          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.676ns  (logic 1.360ns (29.084%)  route 3.316ns (70.916%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/Q
                         net (fo=6, routed)           0.989     1.445    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]
    SLICE_X3Y46          LUT4 (Prop_lut4_I2_O)        0.124     1.569 r  u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.569    u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_i_4__0_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.101 r  u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry/CO[3]
                         net (fo=4, routed)           1.267     3.369    u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.493 r  u_inst_pwm/u_inst_pwm_dir/counter_q[6]_i_3__0/O
                         net (fo=6, routed)           1.059     4.552    u_inst_pwm/u_inst_pwm_dir/counter_q[6]_i_3__0_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     4.676 r  u_inst_pwm/u_inst_pwm_dir/counter_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.676    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[2]
    SLICE_X3Y45          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.673ns  (logic 1.360ns (29.103%)  route 3.313ns (70.897%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/Q
                         net (fo=6, routed)           0.989     1.445    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]
    SLICE_X3Y46          LUT4 (Prop_lut4_I2_O)        0.124     1.569 r  u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.569    u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_i_4__0_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.101 r  u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry/CO[3]
                         net (fo=4, routed)           1.267     3.369    u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.493 r  u_inst_pwm/u_inst_pwm_dir/counter_q[6]_i_3__0/O
                         net (fo=6, routed)           1.056     4.549    u_inst_pwm/u_inst_pwm_dir/counter_q[6]_i_3__0_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I3_O)        0.124     4.673 r  u_inst_pwm/u_inst_pwm_dir/counter_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.673    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[4]
    SLICE_X2Y45          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.593ns  (logic 1.378ns (30.004%)  route 3.215ns (69.996%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[6]/C
    SLICE_X7Y45          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[6]/Q
                         net (fo=3, routed)           1.027     1.483    u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[6]
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.124     1.607 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.607    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.157 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=4, routed)           1.533     3.690    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X6Y45          LUT5 (Prop_lut5_I4_O)        0.124     3.814 r  u_inst_pwm/u_inst_pwm_spd/counter_q[9]_i_3/O
                         net (fo=1, routed)           0.655     4.469    u_inst_pwm/u_inst_pwm_spd/counter_q[9]_i_3_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I3_O)        0.124     4.593 r  u_inst_pwm/u_inst_pwm_spd/counter_q[9]_i_1/O
                         net (fo=1, routed)           0.000     4.593    u_inst_pwm/u_inst_pwm_spd/p_0_in[9]
    SLICE_X7Y45          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.400ns  (logic 1.378ns (31.316%)  route 3.022ns (68.684%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[6]/C
    SLICE_X7Y45          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[6]/Q
                         net (fo=3, routed)           1.027     1.483    u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[6]
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.124     1.607 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.607    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.157 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=4, routed)           1.123     3.279    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     3.403 r  u_inst_pwm/u_inst_pwm_spd/counter_q[6]_i_3/O
                         net (fo=6, routed)           0.873     4.276    u_inst_pwm/u_inst_pwm_spd/counter_q[6]_i_3_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I3_O)        0.124     4.400 r  u_inst_pwm/u_inst_pwm_spd/counter_q[6]_i_1/O
                         net (fo=1, routed)           0.000     4.400    u_inst_pwm/u_inst_pwm_spd/p_0_in[6]
    SLICE_X6Y44          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.267ns  (logic 1.360ns (31.874%)  route 2.907ns (68.126%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/Q
                         net (fo=6, routed)           0.989     1.445    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]
    SLICE_X3Y46          LUT4 (Prop_lut4_I2_O)        0.124     1.569 r  u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.569    u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_i_4__0_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.101 r  u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry/CO[3]
                         net (fo=4, routed)           1.267     3.369    u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.493 r  u_inst_pwm/u_inst_pwm_dir/counter_q[6]_i_3__0/O
                         net (fo=6, routed)           0.650     4.143    u_inst_pwm/u_inst_pwm_dir/counter_q[6]_i_3__0_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     4.267 r  u_inst_pwm/u_inst_pwm_dir/counter_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.267    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[1]
    SLICE_X3Y45          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.226ns  (logic 1.378ns (32.611%)  route 2.848ns (67.389%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[6]/C
    SLICE_X7Y45          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[6]/Q
                         net (fo=3, routed)           1.027     1.483    u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[6]
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.124     1.607 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.607    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.157 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=4, routed)           1.123     3.279    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     3.403 r  u_inst_pwm/u_inst_pwm_spd/counter_q[6]_i_3/O
                         net (fo=6, routed)           0.698     4.102    u_inst_pwm/u_inst_pwm_spd/counter_q[6]_i_3_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I3_O)        0.124     4.226 r  u_inst_pwm/u_inst_pwm_spd/counter_q[4]_i_1/O
                         net (fo=1, routed)           0.000     4.226    u_inst_pwm/u_inst_pwm_spd/p_0_in[4]
    SLICE_X6Y43          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.175ns  (logic 1.378ns (33.009%)  route 2.797ns (66.991%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[6]/C
    SLICE_X7Y45          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[6]/Q
                         net (fo=3, routed)           1.027     1.483    u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[6]
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.124     1.607 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.607    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.157 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=4, routed)           1.123     3.279    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     3.403 r  u_inst_pwm/u_inst_pwm_spd/counter_q[6]_i_3/O
                         net (fo=6, routed)           0.647     4.051    u_inst_pwm/u_inst_pwm_spd/counter_q[6]_i_3_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  u_inst_pwm/u_inst_pwm_spd/counter_q[1]_i_1/O
                         net (fo=1, routed)           0.000     4.175    u_inst_pwm/u_inst_pwm_spd/p_0_in[1]
    SLICE_X6Y43          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/C
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/Q
                         net (fo=7, routed)           0.084     0.248    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.045     0.293 r  u_inst_pwm/u_inst_pwm_dir/counter_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.293    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[2]
    SLICE_X3Y45          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/data_in_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/data_in_q_reg[5]/C
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_spd/data_in_q_reg[5]/Q
                         net (fo=1, routed)           0.158     0.299    u_inst_pwm/u_inst_pwm_spd/data_in_q_reg_n_0_[5]
    SLICE_X7Y44          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.648%)  route 0.131ns (41.352%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/C
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/Q
                         net (fo=7, routed)           0.131     0.272    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]
    SLICE_X2Y46          LUT6 (Prop_lut6_I1_O)        0.045     0.317 r  u_inst_pwm/u_inst_pwm_dir/counter_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.317    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[9]
    SLICE_X2Y46          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/C
    SLICE_X7Y45          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/Q
                         net (fo=14, routed)          0.145     0.286    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.045     0.331 r  u_inst_pwm/u_inst_pwm_spd/counter_q[7]_i_1/O
                         net (fo=1, routed)           0.000     0.331    u_inst_pwm/u_inst_pwm_spd/p_0_in[7]
    SLICE_X6Y45          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.189ns (56.629%)  route 0.145ns (43.371%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/C
    SLICE_X7Y45          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/Q
                         net (fo=14, routed)          0.145     0.286    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]
    SLICE_X6Y45          LUT5 (Prop_lut5_I2_O)        0.048     0.334 r  u_inst_pwm/u_inst_pwm_spd/counter_q[8]_i_1/O
                         net (fo=1, routed)           0.000     0.334    u_inst_pwm/u_inst_pwm_spd/p_0_in[8]
    SLICE_X6Y45          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.209ns (61.728%)  route 0.130ns (38.272%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/C
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/Q
                         net (fo=7, routed)           0.130     0.294    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]
    SLICE_X7Y45          LUT6 (Prop_lut6_I1_O)        0.045     0.339 r  u_inst_pwm/u_inst_pwm_spd/counter_q[9]_i_1/O
                         net (fo=1, routed)           0.000     0.339    u_inst_pwm/u_inst_pwm_spd/p_0_in[9]
    SLICE_X7Y45          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.209ns (59.980%)  route 0.139ns (40.020%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/C
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/Q
                         net (fo=6, routed)           0.139     0.303    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.045     0.348 r  u_inst_pwm/u_inst_pwm_dir/counter_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.348    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[5]
    SLICE_X3Y45          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[8]/C
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[8]/Q
                         net (fo=1, routed)           0.143     0.307    u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg_n_0_[8]
    SLICE_X2Y46          LUT4 (Prop_lut4_I0_O)        0.045     0.352 r  u_inst_pwm/u_inst_pwm_dir/curr_match_value_q[8]_i_1/O
                         net (fo=1, routed)           0.000     0.352    u_inst_pwm/u_inst_pwm_dir/curr_match_value_q[8]_i_1_n_0
    SLICE_X2Y46          FDPE                                         r  u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.577%)  route 0.168ns (47.423%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/C
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/Q
                         net (fo=9, routed)           0.168     0.309    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]
    SLICE_X1Y46          LUT4 (Prop_lut4_I2_O)        0.045     0.354 r  u_inst_pwm/u_inst_pwm_dir/counter_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[7]
    SLICE_X1Y46          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_clk_div_1/clk_out_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_inst_clk_div_1/clk_out_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           2  (FDPE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDPE                         0.000     0.000 r  u_inst_clk_div_1/clk_out_q_reg/C
    SLICE_X7Y46          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  u_inst_clk_div_1/clk_out_q_reg/Q
                         net (fo=2, routed)           0.170     0.311    u_inst_clk_div_1/clk_out_q_reg_0
    SLICE_X7Y46          LUT1 (Prop_lut1_I0_O)        0.045     0.356 r  u_inst_clk_div_1/clk_out_q_i_1/O
                         net (fo=1, routed)           0.000     0.356    u_inst_clk_div_1/clk_out_q_i_1_n_0
    SLICE_X7Y46          FDPE                                         r  u_inst_clk_div_1/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    R2                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.830    wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.688 f  wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.218    wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.247 f  wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.063    wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.112    wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.478ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    R2                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.830    wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.688 f  wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.218    wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.247 f  wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.063    wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.478ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.112    wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.073ns  (logic 1.466ns (35.986%)  route 2.607ns (64.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=34, routed)          2.607     4.073    u_inst_clk_div_0/rst_IBUF
    SLICE_X4Y46          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517    -2.052    u_inst_clk_div_0/clk_out1
    SLICE_X4Y46          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.915ns  (logic 1.466ns (37.440%)  route 2.449ns (62.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=34, routed)          2.449     3.915    u_inst_clk_div_0/rst_IBUF
    SLICE_X4Y45          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517    -2.052    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.915ns  (logic 1.466ns (37.440%)  route 2.449ns (62.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=34, routed)          2.449     3.915    u_inst_clk_div_0/rst_IBUF
    SLICE_X4Y45          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517    -2.052    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.915ns  (logic 1.466ns (37.440%)  route 2.449ns (62.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=34, routed)          2.449     3.915    u_inst_clk_div_0/rst_IBUF
    SLICE_X4Y45          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517    -2.052    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.915ns  (logic 1.466ns (37.440%)  route 2.449ns (62.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=34, routed)          2.449     3.915    u_inst_clk_div_0/rst_IBUF
    SLICE_X4Y45          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517    -2.052    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/clk_out_q_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 1.466ns (37.481%)  route 2.445ns (62.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=34, routed)          2.445     3.910    u_inst_clk_div_0/rst_IBUF
    SLICE_X5Y45          FDPE                                         f  u_inst_clk_div_0/clk_out_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517    -2.052    u_inst_clk_div_0/clk_out1
    SLICE_X5Y45          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/clk_out_q_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.234ns (19.081%)  route 0.991ns (80.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=34, routed)          0.991     1.224    u_inst_clk_div_0/rst_IBUF
    SLICE_X5Y45          FDPE                                         f  u_inst_clk_div_0/clk_out_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X5Y45          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.234ns (19.013%)  route 0.995ns (80.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=34, routed)          0.995     1.229    u_inst_clk_div_0/rst_IBUF
    SLICE_X4Y45          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.234ns (19.013%)  route 0.995ns (80.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=34, routed)          0.995     1.229    u_inst_clk_div_0/rst_IBUF
    SLICE_X4Y45          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.234ns (19.013%)  route 0.995ns (80.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=34, routed)          0.995     1.229    u_inst_clk_div_0/rst_IBUF
    SLICE_X4Y45          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.234ns (19.013%)  route 0.995ns (80.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=34, routed)          0.995     1.229    u_inst_clk_div_0/rst_IBUF
    SLICE_X4Y45          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.234ns (17.945%)  route 1.068ns (82.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=34, routed)          1.068     1.302    u_inst_clk_div_0/rst_IBUF
    SLICE_X4Y46          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y46          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.073ns  (logic 1.466ns (35.986%)  route 2.607ns (64.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=34, routed)          2.607     4.073    u_inst_clk_div_0/rst_IBUF
    SLICE_X4Y46          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517    -2.052    u_inst_clk_div_0/clk_out1
    SLICE_X4Y46          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.915ns  (logic 1.466ns (37.440%)  route 2.449ns (62.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=34, routed)          2.449     3.915    u_inst_clk_div_0/rst_IBUF
    SLICE_X4Y45          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517    -2.052    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.915ns  (logic 1.466ns (37.440%)  route 2.449ns (62.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=34, routed)          2.449     3.915    u_inst_clk_div_0/rst_IBUF
    SLICE_X4Y45          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517    -2.052    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.915ns  (logic 1.466ns (37.440%)  route 2.449ns (62.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=34, routed)          2.449     3.915    u_inst_clk_div_0/rst_IBUF
    SLICE_X4Y45          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517    -2.052    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.915ns  (logic 1.466ns (37.440%)  route 2.449ns (62.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=34, routed)          2.449     3.915    u_inst_clk_div_0/rst_IBUF
    SLICE_X4Y45          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517    -2.052    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/clk_out_q_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 1.466ns (37.481%)  route 2.445ns (62.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=34, routed)          2.445     3.910    u_inst_clk_div_0/rst_IBUF
    SLICE_X5Y45          FDPE                                         f  u_inst_clk_div_0/clk_out_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.517    -2.052    u_inst_clk_div_0/clk_out1
    SLICE_X5Y45          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/clk_out_q_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.234ns (19.081%)  route 0.991ns (80.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=34, routed)          0.991     1.224    u_inst_clk_div_0/rst_IBUF
    SLICE_X5Y45          FDPE                                         f  u_inst_clk_div_0/clk_out_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X5Y45          FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.234ns (19.013%)  route 0.995ns (80.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=34, routed)          0.995     1.229    u_inst_clk_div_0/rst_IBUF
    SLICE_X4Y45          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.234ns (19.013%)  route 0.995ns (80.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=34, routed)          0.995     1.229    u_inst_clk_div_0/rst_IBUF
    SLICE_X4Y45          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.234ns (19.013%)  route 0.995ns (80.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=34, routed)          0.995     1.229    u_inst_clk_div_0/rst_IBUF
    SLICE_X4Y45          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.234ns (19.013%)  route 0.995ns (80.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=34, routed)          0.995     1.229    u_inst_clk_div_0/rst_IBUF
    SLICE_X4Y45          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y45          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.234ns (17.945%)  route 1.068ns (82.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=34, routed)          1.068     1.302    u_inst_clk_div_0/rst_IBUF
    SLICE_X4Y46          FDCE                                         f  u_inst_clk_div_0/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.864    -0.890    u_inst_clk_div_0/clk_out1
    SLICE_X4Y46          FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C





