{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558106861953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558106861958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 16:27:41 2019 " "Processing started: Fri May 17 16:27:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558106861958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106861958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VendingCoffeeMachine -c VendingCoffeeMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off VendingCoffeeMachine -c VendingCoffeeMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106861958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558106862369 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558106862369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "states.vhd 2 1 " "Found 2 design units, including 1 entities, in source file states.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 states-Behav " "Found design unit 1: states-Behav" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558106870960 ""} { "Info" "ISGN_ENTITY_NAME" "1 states " "Found entity 1: states" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558106870960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106870960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-Shell " "Found design unit 1: control-Shell" {  } { { "control.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/control.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558106870962 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558106870962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106870962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-Behav " "Found design unit 1: debouncer-Behav" {  } { { "debouncer.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/debouncer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558106870965 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558106870965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106870965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD-Behav " "Found design unit 1: BinToBCD-Behav" {  } { { "BinToBCD.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/BinToBCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558106870967 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "BinToBCD.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/BinToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558106870967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106870967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behav " "Found design unit 1: Bin7SegDecoder-Behav" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558106870970 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558106870970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106870970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bdf " "Found entity 1: bdf" {  } { { "bdf.bdf" "" { Schematic "D:/Programacao/Quartus/LSD/projetoFinal/bdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558106870971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106870971 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558106871019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "debouncer debouncer:key0 A:behav " "Elaborating entity \"debouncer\" using architecture \"A:behav\" for hierarchy \"debouncer:key0\"" {  } { { "control.vhd" "key0" { Text "D:/Programacao/Quartus/LSD/projetoFinal/control.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558106871020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "states states:data A:behav " "Elaborating entity \"states\" using architecture \"A:behav\" for hierarchy \"states:data\"" {  } { { "control.vhd" "data" { Text "D:/Programacao/Quartus/LSD/projetoFinal/control.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558106871023 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_clock states.vhd(24) " "VHDL Signal Declaration warning at states.vhd(24): used explicit default value for signal \"s_clock\" because signal was never assigned a value" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1558106871024 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count_switches states.vhd(55) " "VHDL Process Statement warning at states.vhd(55): signal \"s_count_switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558106871025 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count_switches states.vhd(68) " "VHDL Process Statement warning at states.vhd(68): signal \"s_count_switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558106871025 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_price states.vhd(70) " "VHDL Process Statement warning at states.vhd(70): signal \"s_price\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558106871025 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count_switches states.vhd(106) " "VHDL Process Statement warning at states.vhd(106): signal \"s_count_switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558106871025 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count_switches states.vhd(108) " "VHDL Process Statement warning at states.vhd(108): signal \"s_count_switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558106871025 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_price states.vhd(116) " "VHDL Process Statement warning at states.vhd(116): signal \"s_price\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558106871025 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_money states.vhd(121) " "VHDL Process Statement warning at states.vhd(121): signal \"s_money\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558106871025 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_money states.vhd(123) " "VHDL Process Statement warning at states.vhd(123): signal \"s_money\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558106871025 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_money states.vhd(125) " "VHDL Process Statement warning at states.vhd(125): signal \"s_money\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558106871025 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_money states.vhd(127) " "VHDL Process Statement warning at states.vhd(127): signal \"s_money\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558106871025 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_money states.vhd(130) " "VHDL Process Statement warning at states.vhd(130): signal \"s_money\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558106871025 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_price states.vhd(130) " "VHDL Process Statement warning at states.vhd(130): signal \"s_price\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558106871025 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count_switches states.vhd(141) " "VHDL Process Statement warning at states.vhd(141): signal \"s_count_switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558106871026 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count_switches states.vhd(156) " "VHDL Process Statement warning at states.vhd(156): signal \"s_count_switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558106871026 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk states.vhd(163) " "VHDL Process Statement warning at states.vhd(163): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558106871026 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_hex01 states.vhd(174) " "VHDL Process Statement warning at states.vhd(174): signal \"s_hex01\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558106871026 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_hex23 states.vhd(175) " "VHDL Process Statement warning at states.vhd(175): signal \"s_hex23\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558106871026 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_hex_En states.vhd(176) " "VHDL Process Statement warning at states.vhd(176): signal \"s_hex_En\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558106871026 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_led_on states.vhd(177) " "VHDL Process Statement warning at states.vhd(177): signal \"s_led_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558106871026 "|control|states:data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_led_on states.vhd(40) " "VHDL Process Statement warning at states.vhd(40): inferring latch(es) for signal or variable \"s_led_on\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558106871026 "|control|states:data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex_En states.vhd(40) " "VHDL Process Statement warning at states.vhd(40): inferring latch(es) for signal or variable \"s_hex_En\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558106871026 "|control|states:data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_price states.vhd(40) " "VHDL Process Statement warning at states.vhd(40): inferring latch(es) for signal or variable \"s_price\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558106871026 "|control|states:data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_money states.vhd(40) " "VHDL Process Statement warning at states.vhd(40): inferring latch(es) for signal or variable \"s_money\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558106871026 "|control|states:data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_count_switches states.vhd(40) " "VHDL Process Statement warning at states.vhd(40): inferring latch(es) for signal or variable \"s_count_switches\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558106871026 "|control|states:data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS states.vhd(40) " "VHDL Process Statement warning at states.vhd(40): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558106871027 "|control|states:data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex01 states.vhd(40) " "VHDL Process Statement warning at states.vhd(40): inferring latch(es) for signal or variable \"s_hex01\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558106871027 "|control|states:data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex23 states.vhd(40) " "VHDL Process Statement warning at states.vhd(40): inferring latch(es) for signal or variable \"s_hex23\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558106871027 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[0\] states.vhd(40) " "Inferred latch for \"s_hex23\[0\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871027 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[1\] states.vhd(40) " "Inferred latch for \"s_hex23\[1\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871027 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[2\] states.vhd(40) " "Inferred latch for \"s_hex23\[2\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871028 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[3\] states.vhd(40) " "Inferred latch for \"s_hex23\[3\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871028 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[4\] states.vhd(40) " "Inferred latch for \"s_hex23\[4\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871028 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[5\] states.vhd(40) " "Inferred latch for \"s_hex23\[5\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871028 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[6\] states.vhd(40) " "Inferred latch for \"s_hex23\[6\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871028 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[7\] states.vhd(40) " "Inferred latch for \"s_hex23\[7\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871028 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[0\] states.vhd(40) " "Inferred latch for \"s_hex01\[0\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871028 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[1\] states.vhd(40) " "Inferred latch for \"s_hex01\[1\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871028 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[2\] states.vhd(40) " "Inferred latch for \"s_hex01\[2\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871028 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[3\] states.vhd(40) " "Inferred latch for \"s_hex01\[3\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871028 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[4\] states.vhd(40) " "Inferred latch for \"s_hex01\[4\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871028 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[5\] states.vhd(40) " "Inferred latch for \"s_hex01\[5\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871028 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[6\] states.vhd(40) " "Inferred latch for \"s_hex01\[6\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871028 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[7\] states.vhd(40) " "Inferred latch for \"s_hex01\[7\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871028 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.F_T states.vhd(40) " "Inferred latch for \"NS.F_T\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871028 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.F_N states.vhd(40) " "Inferred latch for \"NS.F_N\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871028 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.S states.vhd(40) " "Inferred latch for \"NS.S\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871028 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.E states.vhd(40) " "Inferred latch for \"NS.E\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871029 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SB states.vhd(40) " "Inferred latch for \"NS.SB\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871029 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.I states.vhd(40) " "Inferred latch for \"NS.I\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871029 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count_switches\[0\] states.vhd(40) " "Inferred latch for \"s_count_switches\[0\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871029 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count_switches\[1\] states.vhd(40) " "Inferred latch for \"s_count_switches\[1\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871029 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count_switches\[2\] states.vhd(40) " "Inferred latch for \"s_count_switches\[2\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871029 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_money\[0\] states.vhd(40) " "Inferred latch for \"s_money\[0\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871029 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_money\[1\] states.vhd(40) " "Inferred latch for \"s_money\[1\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871029 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_money\[2\] states.vhd(40) " "Inferred latch for \"s_money\[2\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871029 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_money\[3\] states.vhd(40) " "Inferred latch for \"s_money\[3\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871029 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_money\[4\] states.vhd(40) " "Inferred latch for \"s_money\[4\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871029 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_money\[5\] states.vhd(40) " "Inferred latch for \"s_money\[5\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871029 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_money\[6\] states.vhd(40) " "Inferred latch for \"s_money\[6\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871029 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_price\[0\] states.vhd(40) " "Inferred latch for \"s_price\[0\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871029 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_price\[1\] states.vhd(40) " "Inferred latch for \"s_price\[1\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871029 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_price\[2\] states.vhd(40) " "Inferred latch for \"s_price\[2\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871030 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_price\[3\] states.vhd(40) " "Inferred latch for \"s_price\[3\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871030 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_price\[4\] states.vhd(40) " "Inferred latch for \"s_price\[4\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871030 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_price\[5\] states.vhd(40) " "Inferred latch for \"s_price\[5\]\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871030 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex_En states.vhd(40) " "Inferred latch for \"s_hex_En\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871030 "|control|states:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_led_on states.vhd(40) " "Inferred latch for \"s_led_on\" at states.vhd(40)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871030 "|control|states:data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BinToBCD BinToBCD:bin2BCD_01 A:behav " "Elaborating entity \"BinToBCD\" using architecture \"A:behav\" for hierarchy \"BinToBCD:bin2BCD_01\"" {  } { { "control.vhd" "bin2BCD_01" { Text "D:/Programacao/Quartus/LSD/projetoFinal/control.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558106871044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:outHex0 A:behav " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behav\" for hierarchy \"Bin7SegDecoder:outHex0\"" {  } { { "control.vhd" "outHex0" { Text "D:/Programacao/Quartus/LSD/projetoFinal/control.vhd" 65 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558106871046 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD:bin2BCD_01\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD:bin2BCD_01\|Mod0\"" {  } { { "BinToBCD.vhd" "Mod0" { Text "D:/Programacao/Quartus/LSD/projetoFinal/BinToBCD.vhd" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558106871375 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD:bin2BCD_01\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD:bin2BCD_01\|Div0\"" {  } { { "BinToBCD.vhd" "Div0" { Text "D:/Programacao/Quartus/LSD/projetoFinal/BinToBCD.vhd" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558106871375 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD:bin2BCD_01\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD:bin2BCD_01\|Mod1\"" {  } { { "BinToBCD.vhd" "Mod1" { Text "D:/Programacao/Quartus/LSD/projetoFinal/BinToBCD.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558106871375 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1558106871375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToBCD:bin2BCD_01\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BinToBCD:bin2BCD_01\|lpm_divide:Mod0\"" {  } { { "BinToBCD.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/BinToBCD.vhd" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558106871421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToBCD:bin2BCD_01\|lpm_divide:Mod0 " "Instantiated megafunction \"BinToBCD:bin2BCD_01\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558106871421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558106871421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558106871421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558106871421 ""}  } { { "BinToBCD.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/BinToBCD.vhd" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558106871421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/db/lpm_divide_q9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558106871467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558106871488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/db/alt_u_div_i4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558106871511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558106871557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558106871601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToBCD:bin2BCD_01\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinToBCD:bin2BCD_01\|lpm_divide:Div0\"" {  } { { "BinToBCD.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/BinToBCD.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558106871609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToBCD:bin2BCD_01\|lpm_divide:Div0 " "Instantiated megafunction \"BinToBCD:bin2BCD_01\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558106871609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558106871609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558106871609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558106871609 ""}  } { { "BinToBCD.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/BinToBCD.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558106871609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558106871653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558106871674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558106871696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106871696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToBCD:bin2BCD_01\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"BinToBCD:bin2BCD_01\|lpm_divide:Mod1\"" {  } { { "BinToBCD.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/BinToBCD.vhd" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558106871705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToBCD:bin2BCD_01\|lpm_divide:Mod1 " "Instantiated megafunction \"BinToBCD:bin2BCD_01\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558106871705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558106871705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558106871705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558106871705 ""}  } { { "BinToBCD.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/BinToBCD.vhd" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558106871705 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "states:data\|s_price\[1\] states:data\|s_price\[4\] " "Duplicate LATCH primitive \"states:data\|s_price\[1\]\" merged with LATCH primitive \"states:data\|s_price\[4\]\"" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1558106871916 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "states:data\|s_price\[2\] states:data\|s_price\[3\] " "Duplicate LATCH primitive \"states:data\|s_price\[2\]\" merged with LATCH primitive \"states:data\|s_price\[3\]\"" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1558106871916 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1558106871916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|s_led_on " "Latch states:data\|s_led_on has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|PS.S " "Ports D and ENA on the latch are fed by the same signal states:data\|PS.S" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871917 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|s_hex01\[0\] " "Latch states:data\|s_hex01\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|PS.S " "Ports D and ENA on the latch are fed by the same signal states:data\|PS.S" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871917 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|s_hex01\[1\] " "Latch states:data\|s_hex01\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|PS.S " "Ports D and ENA on the latch are fed by the same signal states:data\|PS.S" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871917 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|s_hex01\[2\] " "Latch states:data\|s_hex01\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|PS.S " "Ports D and ENA on the latch are fed by the same signal states:data\|PS.S" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871917 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|s_hex01\[3\] " "Latch states:data\|s_hex01\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|PS.S " "Ports D and ENA on the latch are fed by the same signal states:data\|PS.S" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871917 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|s_money\[6\] " "Latch states:data\|s_money\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|PS.S " "Ports D and ENA on the latch are fed by the same signal states:data\|PS.S" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871917 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|s_money\[5\] " "Latch states:data\|s_money\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|PS.S " "Ports D and ENA on the latch are fed by the same signal states:data\|PS.S" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871917 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|s_price\[5\] " "Latch states:data\|s_price\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|PS.SB " "Ports D and ENA on the latch are fed by the same signal states:data\|PS.SB" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871917 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|s_money\[4\] " "Latch states:data\|s_money\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|PS.S " "Ports D and ENA on the latch are fed by the same signal states:data\|PS.S" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871917 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|s_price\[4\] " "Latch states:data\|s_price\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|PS.SB " "Ports D and ENA on the latch are fed by the same signal states:data\|PS.SB" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871917 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|s_money\[3\] " "Latch states:data\|s_money\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|PS.S " "Ports D and ENA on the latch are fed by the same signal states:data\|PS.S" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871917 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|s_price\[3\] " "Latch states:data\|s_price\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|PS.SB " "Ports D and ENA on the latch are fed by the same signal states:data\|PS.SB" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871917 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|s_money\[2\] " "Latch states:data\|s_money\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|PS.S " "Ports D and ENA on the latch are fed by the same signal states:data\|PS.S" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871917 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|s_money\[1\] " "Latch states:data\|s_money\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|PS.S " "Ports D and ENA on the latch are fed by the same signal states:data\|PS.S" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871917 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|s_money\[0\] " "Latch states:data\|s_money\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|PS.S " "Ports D and ENA on the latch are fed by the same signal states:data\|PS.S" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871918 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|s_price\[0\] " "Latch states:data\|s_price\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|PS.SB " "Ports D and ENA on the latch are fed by the same signal states:data\|PS.SB" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871918 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|NS.S_499 " "Latch states:data\|NS.S_499 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|PS.SB " "Ports D and ENA on the latch are fed by the same signal states:data\|PS.SB" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871918 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|NS.I_541 " "Latch states:data\|NS.I_541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|PS.F_N " "Ports D and ENA on the latch are fed by the same signal states:data\|PS.F_N" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871918 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|NS.F_N_485 " "Latch states:data\|NS.F_N_485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|PS.S " "Ports D and ENA on the latch are fed by the same signal states:data\|PS.S" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871918 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|NS.SB_527 " "Latch states:data\|NS.SB_527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|s_count_switches\[1\] " "Ports D and ENA on the latch are fed by the same signal states:data\|s_count_switches\[1\]" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871918 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|NS.F_T_471 " "Latch states:data\|NS.F_T_471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|PS.S " "Ports D and ENA on the latch are fed by the same signal states:data\|PS.S" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871918 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|s_hex01\[4\] " "Latch states:data\|s_hex01\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|PS.S " "Ports D and ENA on the latch are fed by the same signal states:data\|PS.S" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871918 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|s_hex01\[5\] " "Latch states:data\|s_hex01\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|PS.S " "Ports D and ENA on the latch are fed by the same signal states:data\|PS.S" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871918 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:data\|NS.E_513 " "Latch states:data\|NS.E_513 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:data\|s_count_switches\[0\] " "Ports D and ENA on the latch are fed by the same signal states:data\|s_count_switches\[0\]" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558106871918 ""}  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558106871918 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "states:data\|s_hex01\[4\] states:data\|s_hex01\[1\] " "Duplicate LATCH primitive \"states:data\|s_hex01\[4\]\" merged with LATCH primitive \"states:data\|s_hex01\[1\]\"" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1558106872037 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "states:data\|s_hex01\[3\] states:data\|s_hex01\[2\] " "Duplicate LATCH primitive \"states:data\|s_hex01\[3\]\" merged with LATCH primitive \"states:data\|s_hex01\[2\]\"" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1558106872037 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1558106872037 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "control.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/control.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558106872046 "|control|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "control.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/control.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558106872046 "|control|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558106872046 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558106872129 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558106872802 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558106872802 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "527 " "Implemented 527 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558106872882 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558106872882 ""} { "Info" "ICUT_CUT_TM_LCELLS" "489 " "Implemented 489 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558106872882 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558106872882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558106872913 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 16:27:52 2019 " "Processing ended: Fri May 17 16:27:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558106872913 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558106872913 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558106872913 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558106872913 ""}
