{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v " "Source file: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1557524480054 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1557524480054 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v " "Source file: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1557524480198 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1557524480198 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v " "Source file: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1557524480342 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1557524480342 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557524481184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557524481190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 18:41:20 2019 " "Processing started: Fri May 10 18:41:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557524481190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557524481190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ut_SpikeDriver_SPI -c ut_SpikeDriver_SPI " "Command: quartus_map --read_settings_files=on --write_settings_files=off ut_SpikeDriver_SPI -c ut_SpikeDriver_SPI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557524481190 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557524482192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557524482193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ut_spikedriver_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file ut_spikedriver_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ut_SpikeDriver_SPI " "Found entity 1: ut_SpikeDriver_SPI" {  } { { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557524498700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557524498700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spikedriver_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spikedriver_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 SpikeDriver_SPI " "Found entity 1: SpikeDriver_SPI" {  } { { "SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557524498706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557524498706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem/spi_slv_dpram_256x16.v 1 1 " "Found 1 design units, including 1 entities, in source file mem/spi_slv_dpram_256x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_slv_dpRAM_256x16 " "Found entity 1: SPI_slv_dpRAM_256x16" {  } { { "mem/SPI_slv_dpRAM_256x16.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x16.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557524498711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557524498711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem/spi_slv_dpram_256x1_16x16.v 1 1 " "Found 1 design units, including 1 entities, in source file mem/spi_slv_dpram_256x1_16x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_slv_dpRAM_256x1_16x16 " "Found entity 1: SPI_slv_dpRAM_256x1_16x16" {  } { { "mem/SPI_slv_dpRAM_256x1_16x16.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x1_16x16.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557524498716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557524498716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem/spi_slv_dpram_64x8.v 1 1 " "Found 1 design units, including 1 entities, in source file mem/spi_slv_dpram_64x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_slv_dpRAM_64x8 " "Found entity 1: SPI_slv_dpRAM_64x8" {  } { { "mem/SPI_slv_dpRAM_64x8.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_64x8.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557524498722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557524498722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem/dpram_256x16.v 1 1 " "Found 1 design units, including 1 entities, in source file mem/dpram_256x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpRAM_256x16 " "Found entity 1: dpRAM_256x16" {  } { { "mem/dpRAM_256x16.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_256x16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557524498727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557524498727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem/dpram_256x1_16x16.v 1 1 " "Found 1 design units, including 1 entities, in source file mem/dpram_256x1_16x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpRAM_256x1_16x16 " "Found entity 1: dpRAM_256x1_16x16" {  } { { "mem/dpRAM_256x1_16x16.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_256x1_16x16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557524498732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557524498732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem/dpram_64x8.v 1 1 " "Found 1 design units, including 1 entities, in source file mem/dpram_64x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpRAM_64x8 " "Found entity 1: dpRAM_64x8" {  } { { "mem/dpRAM_64x8.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_64x8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557524498738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557524498738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/snand_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/snand_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 snand_pll " "Found entity 1: snand_pll" {  } { { "pll/snand_pll.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557524498742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557524498742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/snand_pll/snand_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/snand_pll/snand_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 snand_pll_0002 " "Found entity 1: snand_pll_0002" {  } { { "pll/snand_pll/snand_pll_0002.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557524498747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557524498747 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ut_SpikeDriver_SPI " "Elaborating entity \"ut_SpikeDriver_SPI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557524498838 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dec_point ut_SpikeDriver_SPI.v(22) " "Verilog HDL or VHDL warning at ut_SpikeDriver_SPI.v(22): object \"dec_point\" assigned a value but never read" {  } { { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557524498839 "|ut_SpikeDriver_SPI"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "drck ut_SpikeDriver_SPI.v(14) " "Output port \"drck\" at ut_SpikeDriver_SPI.v(14) has no driver" {  } { { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557524498840 "|ut_SpikeDriver_SPI"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dsck ut_SpikeDriver_SPI.v(14) " "Output port \"dsck\" at ut_SpikeDriver_SPI.v(14) has no driver" {  } { { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557524498840 "|ut_SpikeDriver_SPI"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dsdo ut_SpikeDriver_SPI.v(14) " "Output port \"dsdo\" at ut_SpikeDriver_SPI.v(14) has no driver" {  } { { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557524498840 "|ut_SpikeDriver_SPI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpikeDriver_SPI SpikeDriver_SPI:SpkDrv_U1 " "Elaborating entity \"SpikeDriver_SPI\" for hierarchy \"SpikeDriver_SPI:SpkDrv_U1\"" {  } { { "ut_SpikeDriver_SPI.v" "SpkDrv_U1" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524498861 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SpikeDriver_SPI.v(455) " "Verilog HDL assignment warning at SpikeDriver_SPI.v(455): truncated value with size 32 to match size of target (16)" {  } { { "SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524498870 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SpikeDriver_SPI.v(456) " "Verilog HDL assignment warning at SpikeDriver_SPI.v(456): truncated value with size 32 to match size of target (8)" {  } { { "SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524498871 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SpikeDriver_SPI.v(465) " "Verilog HDL assignment warning at SpikeDriver_SPI.v(465): truncated value with size 32 to match size of target (8)" {  } { { "SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524498871 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SpikeDriver_SPI.v(475) " "Verilog HDL assignment warning at SpikeDriver_SPI.v(475): truncated value with size 32 to match size of target (6)" {  } { { "SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524498871 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SpikeDriver_SPI.v(482) " "Verilog HDL assignment warning at SpikeDriver_SPI.v(482): truncated value with size 32 to match size of target (8)" {  } { { "SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524498871 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SpikeDriver_SPI.v(501) " "Verilog HDL assignment warning at SpikeDriver_SPI.v(501): truncated value with size 32 to match size of target (8)" {  } { { "SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524498872 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SpikeDriver_SPI.v(515) " "Verilog HDL assignment warning at SpikeDriver_SPI.v(515): truncated value with size 32 to match size of target (8)" {  } { { "SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524498872 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SpikeDriver_SPI.v(542) " "Verilog HDL assignment warning at SpikeDriver_SPI.v(542): truncated value with size 32 to match size of target (16)" {  } { { "SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524498872 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SpikeDriver_SPI.v(610) " "Verilog HDL assignment warning at SpikeDriver_SPI.v(610): truncated value with size 32 to match size of target (8)" {  } { { "SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524498873 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SpikeDriver_SPI.v(628) " "Verilog HDL assignment warning at SpikeDriver_SPI.v(628): truncated value with size 32 to match size of target (16)" {  } { { "SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524498874 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SpikeDriver_SPI.v(649) " "Verilog HDL assignment warning at SpikeDriver_SPI.v(649): truncated value with size 32 to match size of target (16)" {  } { { "SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524498874 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SpikeDriver_SPI.v(674) " "Verilog HDL assignment warning at SpikeDriver_SPI.v(674): truncated value with size 32 to match size of target (6)" {  } { { "SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524498875 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SpikeDriver_SPI.v(698) " "Verilog HDL assignment warning at SpikeDriver_SPI.v(698): truncated value with size 32 to match size of target (8)" {  } { { "SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524498876 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SpikeDriver_SPI.v(443) " "Verilog HDL Case Statement information at SpikeDriver_SPI.v(443): all case item expressions in this case statement are onehot" {  } { { "SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v" 443 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1557524498877 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7..1\] SpikeDriver_SPI.v(100) " "Output port \"LED\[7..1\]\" at SpikeDriver_SPI.v(100) has no driver" {  } { { "SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557524498893 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_slv_dpRAM_256x16 SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1 " "Elaborating entity \"SPI_slv_dpRAM_256x16\" for hierarchy \"SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\"" {  } { { "SpikeDriver_SPI.v" "slv_U1" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524499074 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 8 SPI_slv_dpRAM_256x16.v(74) " "Verilog HDL assignment warning at SPI_slv_dpRAM_256x16.v(74): truncated value with size 22 to match size of target (8)" {  } { { "mem/SPI_slv_dpRAM_256x16.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x16.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524499075 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPI_slv_dpRAM_256x16.v(88) " "Verilog HDL assignment warning at SPI_slv_dpRAM_256x16.v(88): truncated value with size 32 to match size of target (1)" {  } { { "mem/SPI_slv_dpRAM_256x16.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x16.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524499076 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_slv_dpRAM_256x16.v(107) " "Verilog HDL assignment warning at SPI_slv_dpRAM_256x16.v(107): truncated value with size 32 to match size of target (5)" {  } { { "mem/SPI_slv_dpRAM_256x16.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x16.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524499076 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_slv_dpRAM_256x16.v(118) " "Verilog HDL assignment warning at SPI_slv_dpRAM_256x16.v(118): truncated value with size 32 to match size of target (6)" {  } { { "mem/SPI_slv_dpRAM_256x16.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x16.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524499076 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_slv_dpRAM_256x16.v(122) " "Verilog HDL assignment warning at SPI_slv_dpRAM_256x16.v(122): truncated value with size 32 to match size of target (5)" {  } { { "mem/SPI_slv_dpRAM_256x16.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x16.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524499077 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_slv_dpRAM_256x16.v(145) " "Verilog HDL assignment warning at SPI_slv_dpRAM_256x16.v(145): truncated value with size 32 to match size of target (6)" {  } { { "mem/SPI_slv_dpRAM_256x16.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x16.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524499077 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SPI_slv_dpRAM_256x16.v(219) " "Verilog HDL assignment warning at SPI_slv_dpRAM_256x16.v(219): truncated value with size 32 to match size of target (8)" {  } { { "mem/SPI_slv_dpRAM_256x16.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x16.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524499079 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpRAM_256x16 SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\|dpRAM_256x16:DP_U01 " "Elaborating entity \"dpRAM_256x16\" for hierarchy \"SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\|dpRAM_256x16:DP_U01\"" {  } { { "mem/SPI_slv_dpRAM_256x16.v" "DP_U01" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x16.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524499127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\|dpRAM_256x16:DP_U01\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\|dpRAM_256x16:DP_U01\|altsyncram:altsyncram_component\"" {  } { { "mem/dpRAM_256x16.v" "altsyncram_component" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_256x16.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524499296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\|dpRAM_256x16:DP_U01\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\|dpRAM_256x16:DP_U01\|altsyncram:altsyncram_component\"" {  } { { "mem/dpRAM_256x16.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_256x16.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524499329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\|dpRAM_256x16:DP_U01\|altsyncram:altsyncram_component " "Instantiated megafunction \"SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\|dpRAM_256x16:DP_U01\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499329 ""}  } { { "mem/dpRAM_256x16.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_256x16.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557524499329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5lj2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5lj2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5lj2 " "Found entity 1: altsyncram_5lj2" {  } { { "db/altsyncram_5lj2.tdf" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/db/altsyncram_5lj2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557524499405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557524499405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5lj2 SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\|dpRAM_256x16:DP_U01\|altsyncram:altsyncram_component\|altsyncram_5lj2:auto_generated " "Elaborating entity \"altsyncram_5lj2\" for hierarchy \"SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\|dpRAM_256x16:DP_U01\|altsyncram:altsyncram_component\|altsyncram_5lj2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524499407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_slv_dpRAM_64x8 SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_64x8:slv_U2 " "Elaborating entity \"SPI_slv_dpRAM_64x8\" for hierarchy \"SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_64x8:slv_U2\"" {  } { { "SpikeDriver_SPI.v" "slv_U2" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524499444 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 6 SPI_slv_dpRAM_64x8.v(74) " "Verilog HDL assignment warning at SPI_slv_dpRAM_64x8.v(74): truncated value with size 22 to match size of target (6)" {  } { { "mem/SPI_slv_dpRAM_64x8.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_64x8.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524499445 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPI_slv_dpRAM_64x8.v(88) " "Verilog HDL assignment warning at SPI_slv_dpRAM_64x8.v(88): truncated value with size 32 to match size of target (1)" {  } { { "mem/SPI_slv_dpRAM_64x8.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_64x8.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524499446 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_slv_dpRAM_64x8.v(107) " "Verilog HDL assignment warning at SPI_slv_dpRAM_64x8.v(107): truncated value with size 32 to match size of target (5)" {  } { { "mem/SPI_slv_dpRAM_64x8.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_64x8.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524499446 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_slv_dpRAM_64x8.v(118) " "Verilog HDL assignment warning at SPI_slv_dpRAM_64x8.v(118): truncated value with size 32 to match size of target (6)" {  } { { "mem/SPI_slv_dpRAM_64x8.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_64x8.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524499446 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_slv_dpRAM_64x8.v(122) " "Verilog HDL assignment warning at SPI_slv_dpRAM_64x8.v(122): truncated value with size 32 to match size of target (5)" {  } { { "mem/SPI_slv_dpRAM_64x8.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_64x8.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524499447 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_slv_dpRAM_64x8.v(145) " "Verilog HDL assignment warning at SPI_slv_dpRAM_64x8.v(145): truncated value with size 32 to match size of target (6)" {  } { { "mem/SPI_slv_dpRAM_64x8.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_64x8.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524499447 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_slv_dpRAM_64x8.v(219) " "Verilog HDL assignment warning at SPI_slv_dpRAM_64x8.v(219): truncated value with size 32 to match size of target (6)" {  } { { "mem/SPI_slv_dpRAM_64x8.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_64x8.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524499449 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpRAM_64x8 SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_64x8:slv_U2\|dpRAM_64x8:DP_U01 " "Elaborating entity \"dpRAM_64x8\" for hierarchy \"SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_64x8:slv_U2\|dpRAM_64x8:DP_U01\"" {  } { { "mem/SPI_slv_dpRAM_64x8.v" "DP_U01" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_64x8.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524499491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_64x8:slv_U2\|dpRAM_64x8:DP_U01\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_64x8:slv_U2\|dpRAM_64x8:DP_U01\|altsyncram:altsyncram_component\"" {  } { { "mem/dpRAM_64x8.v" "altsyncram_component" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_64x8.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524499523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_64x8:slv_U2\|dpRAM_64x8:DP_U01\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_64x8:slv_U2\|dpRAM_64x8:DP_U01\|altsyncram:altsyncram_component\"" {  } { { "mem/dpRAM_64x8.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_64x8.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524499547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_64x8:slv_U2\|dpRAM_64x8:DP_U01\|altsyncram:altsyncram_component " "Instantiated megafunction \"SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_64x8:slv_U2\|dpRAM_64x8:DP_U01\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499547 ""}  } { { "mem/dpRAM_64x8.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_64x8.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557524499547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tej2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tej2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tej2 " "Found entity 1: altsyncram_tej2" {  } { { "db/altsyncram_tej2.tdf" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/db/altsyncram_tej2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557524499618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557524499618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tej2 SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_64x8:slv_U2\|dpRAM_64x8:DP_U01\|altsyncram:altsyncram_component\|altsyncram_tej2:auto_generated " "Elaborating entity \"altsyncram_tej2\" for hierarchy \"SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_64x8:slv_U2\|dpRAM_64x8:DP_U01\|altsyncram:altsyncram_component\|altsyncram_tej2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524499620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_slv_dpRAM_256x1_16x16 SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x1_16x16:slv_U3 " "Elaborating entity \"SPI_slv_dpRAM_256x1_16x16\" for hierarchy \"SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x1_16x16:slv_U3\"" {  } { { "SpikeDriver_SPI.v" "slv_U3" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524499647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 4 SPI_slv_dpRAM_256x1_16x16.v(74) " "Verilog HDL assignment warning at SPI_slv_dpRAM_256x1_16x16.v(74): truncated value with size 22 to match size of target (4)" {  } { { "mem/SPI_slv_dpRAM_256x1_16x16.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x1_16x16.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524499648 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPI_slv_dpRAM_256x1_16x16.v(88) " "Verilog HDL assignment warning at SPI_slv_dpRAM_256x1_16x16.v(88): truncated value with size 32 to match size of target (1)" {  } { { "mem/SPI_slv_dpRAM_256x1_16x16.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x1_16x16.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524499649 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_slv_dpRAM_256x1_16x16.v(107) " "Verilog HDL assignment warning at SPI_slv_dpRAM_256x1_16x16.v(107): truncated value with size 32 to match size of target (5)" {  } { { "mem/SPI_slv_dpRAM_256x1_16x16.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x1_16x16.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524499649 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_slv_dpRAM_256x1_16x16.v(118) " "Verilog HDL assignment warning at SPI_slv_dpRAM_256x1_16x16.v(118): truncated value with size 32 to match size of target (6)" {  } { { "mem/SPI_slv_dpRAM_256x1_16x16.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x1_16x16.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524499650 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_slv_dpRAM_256x1_16x16.v(122) " "Verilog HDL assignment warning at SPI_slv_dpRAM_256x1_16x16.v(122): truncated value with size 32 to match size of target (5)" {  } { { "mem/SPI_slv_dpRAM_256x1_16x16.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x1_16x16.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524499650 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_slv_dpRAM_256x1_16x16.v(145) " "Verilog HDL assignment warning at SPI_slv_dpRAM_256x1_16x16.v(145): truncated value with size 32 to match size of target (6)" {  } { { "mem/SPI_slv_dpRAM_256x1_16x16.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x1_16x16.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524499650 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SPI_slv_dpRAM_256x1_16x16.v(219) " "Verilog HDL assignment warning at SPI_slv_dpRAM_256x1_16x16.v(219): truncated value with size 32 to match size of target (4)" {  } { { "mem/SPI_slv_dpRAM_256x1_16x16.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x1_16x16.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557524499652 "|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpRAM_256x1_16x16 SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x1_16x16:slv_U3\|dpRAM_256x1_16x16:DP_U01 " "Elaborating entity \"dpRAM_256x1_16x16\" for hierarchy \"SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x1_16x16:slv_U3\|dpRAM_256x1_16x16:DP_U01\"" {  } { { "mem/SPI_slv_dpRAM_256x1_16x16.v" "DP_U01" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x1_16x16.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524499742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x1_16x16:slv_U3\|dpRAM_256x1_16x16:DP_U01\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x1_16x16:slv_U3\|dpRAM_256x1_16x16:DP_U01\|altsyncram:altsyncram_component\"" {  } { { "mem/dpRAM_256x1_16x16.v" "altsyncram_component" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_256x1_16x16.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524499778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x1_16x16:slv_U3\|dpRAM_256x1_16x16:DP_U01\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x1_16x16:slv_U3\|dpRAM_256x1_16x16:DP_U01\|altsyncram:altsyncram_component\"" {  } { { "mem/dpRAM_256x1_16x16.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_256x1_16x16.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524499812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x1_16x16:slv_U3\|dpRAM_256x1_16x16:DP_U01\|altsyncram:altsyncram_component " "Instantiated megafunction \"SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x1_16x16:slv_U3\|dpRAM_256x1_16x16:DP_U01\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524499813 ""}  } { { "mem/dpRAM_256x1_16x16.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_256x1_16x16.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557524499813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lhj2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lhj2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lhj2 " "Found entity 1: altsyncram_lhj2" {  } { { "db/altsyncram_lhj2.tdf" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/db/altsyncram_lhj2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557524499907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557524499907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lhj2 SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x1_16x16:slv_U3\|dpRAM_256x1_16x16:DP_U01\|altsyncram:altsyncram_component\|altsyncram_lhj2:auto_generated " "Elaborating entity \"altsyncram_lhj2\" for hierarchy \"SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x1_16x16:slv_U3\|dpRAM_256x1_16x16:DP_U01\|altsyncram:altsyncram_component\|altsyncram_lhj2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524499909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snand_pll snand_pll:pll_U1 " "Elaborating entity \"snand_pll\" for hierarchy \"snand_pll:pll_U1\"" {  } { { "ut_SpikeDriver_SPI.v" "pll_U1" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524499971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snand_pll_0002 snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst " "Elaborating entity \"snand_pll_0002\" for hierarchy \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\"" {  } { { "pll/snand_pll.v" "snand_pll_inst" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524499995 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outclk_3 snand_pll_0002.v(20) " "Output port \"outclk_3\" at snand_pll_0002.v(20) has no driver" {  } { { "pll/snand_pll/snand_pll_0002.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557524499997 "|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outclk_5 snand_pll_0002.v(26) " "Output port \"outclk_5\" at snand_pll_0002.v(26) has no driver" {  } { { "pll/snand_pll/snand_pll_0002.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557524499997 "|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outclk_6 snand_pll_0002.v(29) " "Output port \"outclk_6\" at snand_pll_0002.v(29) has no driver" {  } { { "pll/snand_pll/snand_pll_0002.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557524499998 "|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/snand_pll/snand_pll_0002.v" "altera_pll_i" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524500184 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(319) " "Output port \"lvds_clk\" at altera_pll.v(319) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557524500234 "|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(320) " "Output port \"loaden\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557524500235 "|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(321) " "Output port \"extclk_out\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557524500235 "|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557524500240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/snand_pll/snand_pll_0002.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v" 253 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524500273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 32 " "Parameter \"pll_fractional_cout\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 8 " "Parameter \"number_of_clocks\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 150.000000 MHz " "Parameter \"output_clock_frequency0\" = \"150.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 10.000000 MHz " "Parameter \"output_clock_frequency2\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 6.000000 MHz " "Parameter \"output_clock_frequency3\" = \"6.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 40.000000 MHz " "Parameter \"output_clock_frequency4\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 3.000000 MHz " "Parameter \"output_clock_frequency5\" = \"3.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 2.400000 MHz " "Parameter \"output_clock_frequency6\" = \"2.400000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 100.000000 MHz " "Parameter \"output_clock_frequency7\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 6 " "Parameter \"m_cnt_hi_div\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 6 " "Parameter \"m_cnt_lo_div\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en false " "Parameter \"m_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 2 " "Parameter \"c_cnt_hi_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 2 " "Parameter \"c_cnt_lo_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 false " "Parameter \"c_cnt_odd_div_duty_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 3 " "Parameter \"c_cnt_hi_div1\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 3 " "Parameter \"c_cnt_lo_div1\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 false " "Parameter \"c_cnt_bypass_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 30 " "Parameter \"c_cnt_hi_div2\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 30 " "Parameter \"c_cnt_lo_div2\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 false " "Parameter \"c_cnt_bypass_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 50 " "Parameter \"c_cnt_hi_div3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 50 " "Parameter \"c_cnt_lo_div3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 false " "Parameter \"c_cnt_bypass_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 8 " "Parameter \"c_cnt_hi_div4\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 7 " "Parameter \"c_cnt_lo_div4\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 cscd_clk " "Parameter \"c_cnt_in_src4\" = \"cscd_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 false " "Parameter \"c_cnt_bypass_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 true " "Parameter \"c_cnt_odd_div_duty_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 100 " "Parameter \"c_cnt_hi_div5\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 100 " "Parameter \"c_cnt_lo_div5\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 false " "Parameter \"c_cnt_bypass_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 125 " "Parameter \"c_cnt_hi_div6\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 125 " "Parameter \"c_cnt_lo_div6\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 cscd_clk " "Parameter \"c_cnt_in_src6\" = \"cscd_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 false " "Parameter \"c_cnt_bypass_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 3 " "Parameter \"c_cnt_hi_div7\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 3 " "Parameter \"c_cnt_lo_div7\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 cscd_clk " "Parameter \"c_cnt_in_src7\" = \"cscd_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 false " "Parameter \"c_cnt_bypass_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 1 " "Parameter \"pll_vco_div\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 30 " "Parameter \"pll_cp_current\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 2000 " "Parameter \"pll_bwctrl\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 600.0 MHz " "Parameter \"pll_output_clk_frequency\" = \"600.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 1 " "Parameter \"pll_fractional_division\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557524500274 ""}  } { { "pll/snand_pll/snand_pll_0002.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v" 253 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557524500274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524500284 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 768 0 0 } } { "pll/snand_pll/snand_pll_0002.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v" 253 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524500303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524500307 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 783 0 0 } } { "pll/snand_pll/snand_pll_0002.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v" 253 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524500326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524500362 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 1960 0 0 } } { "pll/snand_pll/snand_pll_0002.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v" 253 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524500379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524500384 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 1971 0 0 } } { "pll/snand_pll/snand_pll_0002.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v" 253 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524500396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524500401 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 1982 0 0 } } { "pll/snand_pll/snand_pll_0002.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v" 253 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524500414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524500419 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 1993 0 0 } } { "pll/snand_pll/snand_pll_0002.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v" 253 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524500480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524500484 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 2004 0 0 } } { "pll/snand_pll/snand_pll_0002.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v" 253 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524500500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524500536 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(631) " "Output port \"extclk\" at altera_cyclonev_pll.v(631) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 631 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557524500568 "|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(636) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(636) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 636 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557524500570 "|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(640) " "Output port \"loaden\" at altera_cyclonev_pll.v(640) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 640 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557524500570 "|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(641) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557524500570 "|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } } { "pll/snand_pll/snand_pll_0002.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v" 253 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524500637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524500642 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } } { "pll/snand_pll/snand_pll_0002.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v" 253 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524500693 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1557524500874 "|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "pll/snand_pll/snand_pll_0002.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v" 253 0 0 } } { "pll/snand_pll.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll.v" 30 0 0 } } { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557524501048 "|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "pll/snand_pll/snand_pll_0002.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v" 253 0 0 } } { "pll/snand_pll.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll.v" 30 0 0 } } { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557524501048 "|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "pll/snand_pll/snand_pll_0002.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v" 253 0 0 } } { "pll/snand_pll.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll.v" 30 0 0 } } { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557524501048 "|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "pll/snand_pll/snand_pll_0002.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v" 253 0 0 } } { "pll/snand_pll.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll.v" 30 0 0 } } { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557524501048 "|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "pll/snand_pll/snand_pll_0002.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v" 253 0 0 } } { "pll/snand_pll.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll.v" 30 0 0 } } { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557524501048 "|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 426 -1 0 } } { "pll/snand_pll/snand_pll_0002.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v" 253 0 0 } } { "pll/snand_pll.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll.v" 30 0 0 } } { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557524501048 "|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1557524501048 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1557524501048 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "drck GND " "Pin \"drck\" is stuck at GND" {  } { { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557524503947 "|ut_SpikeDriver_SPI|drck"} { "Warning" "WMLS_MLS_STUCK_PIN" "dsck GND " "Pin \"dsck\" is stuck at GND" {  } { { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557524503947 "|ut_SpikeDriver_SPI|dsck"} { "Warning" "WMLS_MLS_STUCK_PIN" "dsdo GND " "Pin \"dsdo\" is stuck at GND" {  } { { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557524503947 "|ut_SpikeDriver_SPI|dsdo"} { "Warning" "WMLS_MLS_STUCK_PIN" "TestPoint\[2\] GND " "Pin \"TestPoint\[2\]\" is stuck at GND" {  } { { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557524503947 "|ut_SpikeDriver_SPI|TestPoint[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TestPoint\[3\] GND " "Pin \"TestPoint\[3\]\" is stuck at GND" {  } { { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557524503947 "|ut_SpikeDriver_SPI|TestPoint[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TestPoint\[6\] GND " "Pin \"TestPoint\[6\]\" is stuck at GND" {  } { { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557524503947 "|ut_SpikeDriver_SPI|TestPoint[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TestPoint\[7\] GND " "Pin \"TestPoint\[7\]\" is stuck at GND" {  } { { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557524503947 "|ut_SpikeDriver_SPI|TestPoint[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TestPoint\[14\] GND " "Pin \"TestPoint\[14\]\" is stuck at GND" {  } { { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557524503947 "|ut_SpikeDriver_SPI|TestPoint[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TestPoint\[15\] GND " "Pin \"TestPoint\[15\]\" is stuck at GND" {  } { { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557524503947 "|ut_SpikeDriver_SPI|TestPoint[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557524503947 "|ut_SpikeDriver_SPI|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557524503947 "|ut_SpikeDriver_SPI|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557524503947 "|ut_SpikeDriver_SPI|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557524503947 "|ut_SpikeDriver_SPI|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557524503947 "|ut_SpikeDriver_SPI|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557524503947 "|ut_SpikeDriver_SPI|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "ut_SpikeDriver_SPI.v" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557524503947 "|ut_SpikeDriver_SPI|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557524503947 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557524504091 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 " "29 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557524504889 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "11 0 0 0 0 " "Adding 11 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557524505427 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557524505427 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "958 " "Implemented 958 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557524505764 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557524505764 ""} { "Info" "ICUT_CUT_TM_LCELLS" "829 " "Implemented 829 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557524505764 ""} { "Info" "ICUT_CUT_TM_RAMS" "41 " "Implemented 41 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1557524505764 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557524505764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557524505832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 18:41:45 2019 " "Processing ended: Fri May 10 18:41:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557524505832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557524505832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557524505832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557524505832 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1557524507553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557524507560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 18:41:47 2019 " "Processing started: Fri May 10 18:41:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557524507560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557524507560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ut_SpikeDriver_SPI -c ut_SpikeDriver_SPI " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ut_SpikeDriver_SPI -c ut_SpikeDriver_SPI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557524507560 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1557524507790 ""}
{ "Info" "0" "" "Project  = ut_SpikeDriver_SPI" {  } {  } 0 0 "Project  = ut_SpikeDriver_SPI" 0 0 "Fitter" 0 0 1557524507791 ""}
{ "Info" "0" "" "Revision = ut_SpikeDriver_SPI" {  } {  } 0 0 "Revision = ut_SpikeDriver_SPI" 0 0 "Fitter" 0 0 1557524507791 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1557524508083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1557524508083 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ut_SpikeDriver_SPI 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"ut_SpikeDriver_SPI\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557524508108 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557524508176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557524508176 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557524508931 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557524508966 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557524509416 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1557524509462 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 81 " "No exact pin location assignment(s) for 19 pins of 81 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1557524509789 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1557524526457 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[2\]~CLKENA0 448 global CLKCTRL_G5 " "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[2\]~CLKENA0 with 448 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1557524526875 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[7\]~CLKENA0 3 global CLKCTRL_G7 " "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[7\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1557524526875 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1557524526875 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "lsck~inputCLKENA0 169 global CLKCTRL_G4 " "lsck~inputCLKENA0 with 169 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1557524526875 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1557524526875 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "lnss~inputCLKENA0 144 global CLKCTRL_G6 " "lnss~inputCLKENA0 with 144 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1557524526875 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1557524526875 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1557524526875 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver lsck~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver lsck~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad lsck PIN_AK19 " "Refclk input I/O pad lsck is placed onto PIN_AK19" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1557524526875 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1557524526875 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver lnss~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver lnss~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad lnss PIN_AK16 " "Refclk input I/O pad lnss is placed onto PIN_AK16" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1557524526875 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1557524526875 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1557524526875 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557524526876 ""}
{ "Info" "ISTA_SDC_FOUND" "ut_SpikeDriver_SPI.sdc " "Reading SDC File: 'ut_SpikeDriver_SPI.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1557524528566 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadein\} -divide_by 250 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout\} " "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadein\} -divide_by 250 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557524528572 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|vco0ph\[0\]\} -divide_by 200 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout\} " "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|vco0ph\[0\]\} -divide_by 200 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557524528572 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|vco0ph\[0\]\} -divide_by 60 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} " "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|vco0ph\[0\]\} -divide_by 60 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557524528572 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter\|cascadein\} -divide_by 6 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter\|divclk\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter\|divclk\} " "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter\|cascadein\} -divide_by 6 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter\|divclk\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557524528572 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 12 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 12 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557524528572 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1557524528572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ut_SpikeDriver_SPI.sdc 21 Positional argument: object_list targets with value \[all_inputs\] contains no output ports " "Ignored set_output_delay at ut_SpikeDriver_SPI.sdc(21): Positional argument: object_list targets with value \[all_inputs\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock CLK_50 -max 3 \[all_inputs\] " "set_output_delay -clock CLK_50 -max 3 \[all_inputs\]" {  } { { "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557524528574 ""}  } { { "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557524528574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ut_SpikeDriver_SPI.sdc 23 Positional argument: object_list targets with value \[all_inputs\] contains no output ports " "Ignored set_output_delay at ut_SpikeDriver_SPI.sdc(23): Positional argument: object_list targets with value \[all_inputs\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock CLK_50 -min 2 \[all_inputs\] " "set_output_delay -clock CLK_50 -min 2 \[all_inputs\]" {  } { { "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557524528574 ""}  } { { "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557524528574 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lsck " "Node: lsck was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\|SRout\[15\] lsck " "Register SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\|SRout\[15\] is being clocked by lsck" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557524528580 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1557524528580 "|ut_SpikeDriver_SPI|lsck"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557524528581 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557524528581 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557524528581 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557524528581 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1557524528581 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1557524528591 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1557524528592 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1557524528593 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557524528593 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557524528593 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       CLK_50 " "  20.000       CLK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557524528593 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " " 100.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557524528593 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 333.333 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout " " 333.333 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557524528593 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "83333.333 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout " "83333.333 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557524528593 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "500000.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter\|divclk " "500000.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557524528593 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.666 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "   1.666 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557524528593 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1557524528593 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557524528643 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557524528646 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557524528653 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557524528658 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557524528659 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557524528661 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557524528849 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1557524528854 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557524528854 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557524529023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557524540582 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1557524541295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:22 " "Fitter placement preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557524562586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557524582517 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557524584002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557524584002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557524586734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557524597295 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557524597295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1557524598217 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1557524598217 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557524598217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557524598221 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.14 " "Total time spent on timing analysis during the Fitter is 3.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557524601962 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557524602033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557524603646 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557524603647 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557524605214 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557524612614 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1557524613082 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/output_files/ut_SpikeDriver_SPI.fit.smsg " "Generated suppressed messages file C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/output_files/ut_SpikeDriver_SPI.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557524613277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6380 " "Peak virtual memory: 6380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557524614626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 18:43:34 2019 " "Processing ended: Fri May 10 18:43:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557524614626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:47 " "Elapsed time: 00:01:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557524614626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:34 " "Total CPU time (on all processors): 00:03:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557524614626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557524614626 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557524616064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557524616070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 18:43:35 2019 " "Processing started: Fri May 10 18:43:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557524616070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557524616070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ut_SpikeDriver_SPI -c ut_SpikeDriver_SPI " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ut_SpikeDriver_SPI -c ut_SpikeDriver_SPI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557524616070 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1557524617431 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557524625671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557524626321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 18:43:46 2019 " "Processing ended: Fri May 10 18:43:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557524626321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557524626321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557524626321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557524626321 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1557524627092 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557524627956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557524627963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 18:43:47 2019 " "Processing started: Fri May 10 18:43:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557524627963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1557524627963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ut_SpikeDriver_SPI -c ut_SpikeDriver_SPI " "Command: quartus_sta ut_SpikeDriver_SPI -c ut_SpikeDriver_SPI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1557524627963 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1557524628196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1557524629474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1557524629474 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557524629542 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557524629542 ""}
{ "Info" "ISTA_SDC_FOUND" "ut_SpikeDriver_SPI.sdc " "Reading SDC File: 'ut_SpikeDriver_SPI.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1557524630516 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadein\} -divide_by 250 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout\} " "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadein\} -divide_by 250 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557524630524 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|vco0ph\[0\]\} -divide_by 200 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout\} " "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|vco0ph\[0\]\} -divide_by 200 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557524630524 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|vco0ph\[0\]\} -divide_by 60 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} " "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|vco0ph\[0\]\} -divide_by 60 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557524630524 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter\|cascadein\} -divide_by 6 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter\|divclk\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter\|divclk\} " "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter\|cascadein\} -divide_by 6 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter\|divclk\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557524630524 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 24 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 24 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557524630524 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557524630524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ut_SpikeDriver_SPI.sdc 21 Positional argument: object_list targets with value \[all_inputs\] contains no output ports " "Ignored set_output_delay at ut_SpikeDriver_SPI.sdc(21): Positional argument: object_list targets with value \[all_inputs\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock CLK_50 -max 3 \[all_inputs\] " "set_output_delay -clock CLK_50 -max 3 \[all_inputs\]" {  } { { "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557524630526 ""}  } { { "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1557524630526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ut_SpikeDriver_SPI.sdc 23 Positional argument: object_list targets with value \[all_inputs\] contains no output ports " "Ignored set_output_delay at ut_SpikeDriver_SPI.sdc(23): Positional argument: object_list targets with value \[all_inputs\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock CLK_50 -min 2 \[all_inputs\] " "set_output_delay -clock CLK_50 -min 2 \[all_inputs\]" {  } { { "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557524630527 ""}  } { { "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1557524630527 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lsck " "Node: lsck was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\|SRout\[15\] lsck " "Register SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\|SRout\[15\] is being clocked by lsck" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557524630556 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557524630556 "|ut_SpikeDriver_SPI|lsck"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557524630560 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557524630560 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557524630560 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557524630560 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1557524630560 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1557524630563 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557524630563 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1557524630565 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1557524630582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.521 " "Worst-case setup slack is 2.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524630744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524630744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.521               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    2.521               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524630744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557524630744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.216 " "Worst-case hold slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524630763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524630763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    0.216               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524630763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557524630763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.020 " "Worst-case recovery slack is 2.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524630777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524630777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.020               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    2.020               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524630777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557524630777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.953 " "Worst-case removal slack is 0.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524630792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524630792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.953               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    0.953               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524630792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557524630792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.833 " "Worst-case minimum pulse width slack is 0.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524630808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524630808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.833               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524630808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.900               0.000 CLK_50  " "    9.900               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524630808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.775               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   48.775               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524630808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  166.666               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout  " "  166.666               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524630808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "41666.666               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout  " "41666.666               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524630808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557524630808 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524630828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524630828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524630828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524630828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 146.752 ns " "Worst Case Available Settling Time: 146.752 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524630828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524630828 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557524630828 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1557524630842 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1557524630905 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1557524633975 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lsck " "Node: lsck was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\|SRout\[15\] lsck " "Register SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\|SRout\[15\] is being clocked by lsck" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557524634182 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557524634182 "|ut_SpikeDriver_SPI|lsck"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557524634185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557524634185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557524634185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557524634185 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1557524634185 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557524634185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.490 " "Worst-case setup slack is 2.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524634236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524634236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.490               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    2.490               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524634236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557524634236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.277 " "Worst-case hold slack is 0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524634253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524634253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    0.277               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524634253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557524634253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.063 " "Worst-case recovery slack is 2.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524634263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524634263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.063               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    2.063               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524634263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557524634263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.131 " "Worst-case removal slack is 1.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524634271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524634271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.131               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    1.131               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524634271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557524634271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.833 " "Worst-case minimum pulse width slack is 0.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524634279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524634279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.833               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524634279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.926               0.000 CLK_50  " "    9.926               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524634279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.764               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   48.764               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524634279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  166.666               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout  " "  166.666               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524634279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "41666.666               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout  " "41666.666               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524634279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557524634279 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524634293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524634293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524634293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524634293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 146.805 ns " "Worst Case Available Settling Time: 146.805 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524634293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524634293 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557524634293 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1557524634303 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1557524634557 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1557524637376 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lsck " "Node: lsck was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\|SRout\[15\] lsck " "Register SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\|SRout\[15\] is being clocked by lsck" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557524637547 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557524637547 "|ut_SpikeDriver_SPI|lsck"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557524637550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557524637550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557524637550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557524637550 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1557524637550 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557524637551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.572 " "Worst-case setup slack is 2.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.572               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    2.572               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557524637568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    0.139               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557524637584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.234 " "Worst-case recovery slack is 2.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.234               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    2.234               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557524637595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.180 " "Worst-case removal slack is 2.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.180               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    2.180               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557524637605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.833 " "Worst-case minimum pulse width slack is 0.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.833               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 CLK_50  " "    9.643               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.893               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   48.893               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  166.666               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout  " "  166.666               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "41666.666               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout  " "41666.666               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557524637616 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524637630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524637630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524637630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524637630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 148.046 ns " "Worst Case Available Settling Time: 148.046 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524637630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524637630 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557524637630 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1557524637639 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lsck " "Node: lsck was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\|SRout\[15\] lsck " "Register SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\|SRout\[15\] is being clocked by lsck" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557524637928 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557524637928 "|ut_SpikeDriver_SPI|lsck"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557524637931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557524637931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557524637931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557524637931 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1557524637931 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557524637932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.578 " "Worst-case setup slack is 3.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.578               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    3.578               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557524637949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    0.144               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557524637964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.278 " "Worst-case recovery slack is 3.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.278               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    3.278               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557524637973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.698 " "Worst-case removal slack is 1.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.698               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    1.698               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557524637981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.833 " "Worst-case minimum pulse width slack is 0.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.833               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 CLK_50  " "    9.632               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.888               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   48.888               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  166.666               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout  " "  166.666               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "41666.666               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout  " "41666.666               0.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557524637989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557524637989 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524638002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524638002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524638002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524638002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 148.177 ns " "Worst Case Available Settling Time: 148.177 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524638002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557524638002 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557524638002 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557524640925 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557524640926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5196 " "Peak virtual memory: 5196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557524641108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 18:44:01 2019 " "Processing ended: Fri May 10 18:44:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557524641108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557524641108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557524641108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1557524641108 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Timing Analyzer" 0 -1 1557524642070 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 95 s " "Quartus Prime Full Compilation was successful. 0 errors, 95 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1557524642073 ""}
