#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Sep  5 20:57:21 2019
# Process ID: 246740
# Current directory: C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent172764 C:\Users\feifa\Documents\2019小学期\single-cycle-CPU\project_1 Simulate\project_1.xpr
# Log file: C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/vivado.log
# Journal file: C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.xpr}
update_compile_order -fileset sources_1
close [ open {C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/abc.v} w ]
add_files {{C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/abc.v}}
update_compile_order -fileset sources_1
remove_files  {{C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/abc.v}}
import_files -norecurse C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/源代码/DataSelector.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source CPU_sim.tcl
add_bp {C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/RegFile.v} 35
remove_bps -file {C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/RegFile.v} -line 35
close_sim
reset_run synth_1
launch_simulation
source CPU_sim.tcl
close_sim
launch_simulation
source CPU_sim.tcl
close_sim
launch_simulation
source CPU_sim.tcl
close_sim
launch_simulation
source CPU_sim.tcl
close_sim
launch_simulation
source CPU_sim.tcl
close_sim
