#-----------------------------------------------------------
# xsim v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jun 18 10:46:55 2025
# Process ID         : 14323
# Current directory  : /home/nami/Prueba1_gen/work/uvm/sim
# Command line       : xsim -log /home/nami/Prueba1_gen/work/uvm/logs/simulate.log -mode tcl -source {xsim.dir/work.tb/xsim_script.tcl}
# Log file           : /home/nami/Prueba1_gen/work/uvm/logs/simulate.log
# Journal file       : /home/nami/Prueba1_gen/work/uvm/sim/xsim.jou
# Running On         : nami-virtual-machine
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i9-9880H CPU @ 2.30GHz
# CPU Frequency      : 2304.000 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 8078 MB
# Swap memory        : 2243 MB
# Total Virtual      : 10322 MB
# Available Virtual  : 7253 MB
#-----------------------------------------------------------
source xsim.dir/work.tb/xsim_script.tcl
# xsim {work.tb} -testplusarg UVM_TESTNAME=top_test -testplusarg UVM_VERBOSITY=UVM_DEBUG -wdb {/home/nami/Prueba1_gen/work/uvm/wdb/tb.wdb} -autoloadwcfg -tclbatch {/home/nami/Prueba1_gen/verification/uvm/scripts/vivado/run.tcl} -onerror stop -stats -sv_seed 1
Time resolution is 100 ps
source /home/nami/Prueba1_gen/verification/uvm/scripts/vivado/run.tcl
## set tclStart [clock seconds]
## set scriptsDir [file normalize [file dirname [info script]]]
## puts "This script is located in: $scriptsDir"
This script is located in: /home/nami/Prueba1_gen/verification/uvm/scripts/vivado
## if { [file exists ${scriptsDir}/probe.tcl] } {
##   source -notrace -quiet ${scriptsDir}/probe.tcl
## }
## run all
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0 ns: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO @ 0 ns: reporter [RNTST] Running test top_test...
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0 ns: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------
Name                       Type                    Size  Value
--------------------------------------------------------------
uvm_test_top               top_test                -     @342 
  m_env                    top_env                 -     @355 
    m_adder_agent          adder_uvc_agent         -     @369 
      analysis_port        uvm_analysis_port       -     @713 
      m_driver             adder_uvc_driver        -     @675 
        rsp_port           uvm_analysis_port       -     @694 
        seq_item_port      uvm_seq_item_pull_port  -     @684 
      m_monitor            adder_uvc_monitor       -     @704 
        analysis_port      uvm_analysis_port       -     @727 
      m_sequencer          adder_uvc_sequencer     -     @538 
        rsp_export         uvm_analysis_export     -     @547 
        seq_item_export    uvm_seq_item_pull_imp   -     @665 
        arbitration_queue  array                   0     -    
        lock_queue         array                   0     -    
        num_last_reqs      integral                32    'd1  
        num_last_rsps      integral                32    'd1  
    m_adder_coverage       top_coverage            -     @378 
      adder_imp_export     uvm_analysis_imp_adder  -     @738 
    m_adder_scoreboard     top_scoreboard          -     @391 
      adder_imp_export     uvm_analysis_imp_adder  -     @748 
    vsqr                   top_vsqr                -     @400 
      rsp_export           uvm_analysis_export     -     @409 
      seq_item_export      uvm_seq_item_pull_imp   -     @527 
      arbitration_queue    array                   0     -    
      lock_queue           array                   0     -    
      num_last_reqs        integral                32    'd1  
      num_last_rsps        integral                32    'd1  
--------------------------------------------------------------

UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6725) @ 0 ns: reporter [UVM/FACTORY/PRINT] 
#### Factory Configuration (*)

  No instance or type overrides are registered with this factory

All types registered with the factory: 64 total
  Type Name
  ---------
  adder_uvc_agent
  adder_uvc_config
  adder_uvc_driver
  adder_uvc_monitor
  adder_uvc_sequence_base
  adder_uvc_sequence_item
  adder_uvc_sequencer
  top_coverage
  top_env
  top_scoreboard
  top_test
  top_test_vseq
  top_vsqr
(*) Types with no associated type name will be printed as <unknown>

####


UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0 ns: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'run'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'run'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_reset' (id=185) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'pre_reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'pre_reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.reset' (id=194) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_reset' (id=203) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'post_reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'post_reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_configure' (id=212) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'pre_configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'pre_configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.configure' (id=221) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_configure' (id=230) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'post_configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'post_configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_main' (id=239) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'pre_main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'pre_main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.main' (id=248) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_main' (id=257) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'post_main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'post_main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_shutdown' (id=266) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'pre_shutdown'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'pre_shutdown'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.shutdown' (id=275) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'shutdown'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'shutdown'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /home/nami/Prueba1_gen/verification/uvm/sv/adder_uvc_driver.sv(47) @ 50 ns: uvm_test_top.m_env.m_adder_agent.m_driver [adder_uvc_driver] 
 ------ DRIVER (adder UVC) ------
TRANSACTION INFORMATION (adder UVC):
m_A_trans =   212, m_B_trans =    71, m_C_trans = x

UVM_INFO /home/nami/Prueba1_gen/verification/uvm/sv/adder_uvc_driver.sv(47) @ 50 ns: uvm_test_top.m_env.m_adder_agent.m_driver [adder_uvc_driver] 
 ------ DRIVER (adder UVC) ------
TRANSACTION INFORMATION (adder UVC):
m_A_trans =    51, m_B_trans =    89, m_C_trans = x

UVM_INFO /home/nami/Prueba1_gen/verification/uvm/sv/adder_uvc_driver.sv(47) @ 50 ns: uvm_test_top.m_env.m_adder_agent.m_driver [adder_uvc_driver] 
 ------ DRIVER (adder UVC) ------
TRANSACTION INFORMATION (adder UVC):
m_A_trans =   156, m_B_trans =   143, m_C_trans = x

UVM_INFO /home/nami/Prueba1_gen/verification/uvm/sv/adder_uvc_driver.sv(47) @ 50 ns: uvm_test_top.m_env.m_adder_agent.m_driver [adder_uvc_driver] 
 ------ DRIVER (adder UVC) ------
TRANSACTION INFORMATION (adder UVC):
m_A_trans =   238, m_B_trans =   122, m_C_trans = x

UVM_INFO /home/nami/Prueba1_gen/verification/uvm/sv/adder_uvc_driver.sv(47) @ 50 ns: uvm_test_top.m_env.m_adder_agent.m_driver [adder_uvc_driver] 
 ------ DRIVER (adder UVC) ------
TRANSACTION INFORMATION (adder UVC):
m_A_trans =    43, m_B_trans =   209, m_C_trans = x

UVM_INFO /home/nami/Prueba1_gen/verification/uvm/sv/adder_uvc_driver.sv(47) @ 50 ns: uvm_test_top.m_env.m_adder_agent.m_driver [adder_uvc_driver] 
 ------ DRIVER (adder UVC) ------
TRANSACTION INFORMATION (adder UVC):
m_A_trans =    58, m_B_trans =     2, m_C_trans = x

UVM_INFO /home/nami/Prueba1_gen/verification/uvm/sv/adder_uvc_driver.sv(47) @ 50 ns: uvm_test_top.m_env.m_adder_agent.m_driver [adder_uvc_driver] 
 ------ DRIVER (adder UVC) ------
TRANSACTION INFORMATION (adder UVC):
m_A_trans =   165, m_B_trans =   183, m_C_trans = x

UVM_INFO /home/nami/Prueba1_gen/verification/uvm/sv/adder_uvc_driver.sv(47) @ 50 ns: uvm_test_top.m_env.m_adder_agent.m_driver [adder_uvc_driver] 
 ------ DRIVER (adder UVC) ------
TRANSACTION INFORMATION (adder UVC):
m_A_trans =   169, m_B_trans =   221, m_C_trans = x

UVM_INFO /home/nami/Prueba1_gen/verification/uvm/sv/adder_uvc_driver.sv(47) @ 50 ns: uvm_test_top.m_env.m_adder_agent.m_driver [adder_uvc_driver] 
 ------ DRIVER (adder UVC) ------
TRANSACTION INFORMATION (adder UVC):
m_A_trans =    93, m_B_trans =   129, m_C_trans = x

UVM_INFO /home/nami/Prueba1_gen/verification/uvm/sv/adder_uvc_driver.sv(47) @ 50 ns: uvm_test_top.m_env.m_adder_agent.m_driver [adder_uvc_driver] 
 ------ DRIVER (adder UVC) ------
TRANSACTION INFORMATION (adder UVC):
m_A_trans =   107, m_B_trans =   239, m_C_trans = x

UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19948) @ 100 ns: reporter [TEST_DONE] All end-of-test objections have been dropped. Calling stop tasks
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19968) @ 100 ns: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15411) @ 100 ns: reporter [PH/TRC/EXE/ALLDROP] Phase 'common.run' (id=160) PHASE EXIT ALL_DROPPED
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 100 ns: reporter [PH_READY_TO_END] Phase 'common.run' (id=160) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 100 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_shutdown' (id=284) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 100 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'post_shutdown'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 100 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'post_shutdown'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 100 ns: uvm_test_top.m_env.m_adder_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'run'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 100 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'run'
UVM_INFO /home/nami/Prueba1_gen/verification/uvm/env/top_coverage.sv(45) @ 100 ns: uvm_test_top.m_env.m_adder_coverage [top_coverage] FINAL Coverage Score = 0.0%
UVM_INFO /home/nami/Prueba1_gen/verification/uvm/env/top_scoreboard.sv(52) @ 100 ns: uvm_test_top.m_env.m_adder_scoreboard [top_scoreboard] PASSED =   0, FAILED =   0
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 100 ns: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   86
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[NO_DPI_TSTNAME]     1
[PH/TRC/EXE/ALLDROP]     1
[PHASESEQ]    52
[PH_READY_TO_END]    13
[RNTST]     1
[TEST_DONE]     2
[UVM/COMP/NAMECHECK]     1
[UVM/FACTORY/PRINT]     1
[UVM/RELNOTES]     1
[UVMTOP]     1
[adder_uvc_driver]    10
[top_coverage]     1
[top_scoreboard]     1

$finish called at time : 100 ns : File "/tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
## if { [current_vcd -quiet] != ""} {
##   flush_vcd [current_vcd]
##   close_vcd [current_vcd]
## }
## puts "\[INFO\]: Simulation finished at [current_time]"
[INFO]: Simulation finished at 100 ns
## set tclStop [clock seconds]
## set seconds [expr ${tclStop} - ${tclStart} ]
## puts "\[INFO\]: Total elapsed-time for RUN: [format "%6.2f" [expr $seconds/1.0]] seconds"
[INFO]: Total elapsed-time for RUN:   0.00 seconds
