<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1699651328">
  <File Type="BITSTR-BMM" Name="lab5top_bd.bmm"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="lab5top_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="lab5top_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR" Name="lab5top_power_routed.rpt"/>
  <File Type="PA-TCL" Name="lab5top.tcl"/>
  <File Type="OPT-TIMING" Name="lab5top_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="lab5top_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="lab5top_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="lab5top_reports.tcl"/>
  <File Type="OPT-DRC" Name="lab5top_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="lab5top.hwdef"/>
  <File Type="PWROPT-DCP" Name="lab5top_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="lab5top_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="lab5top_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="lab5top_placed.dcp"/>
  <File Type="PLACE-IO" Name="lab5top_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="lab5top_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="lab5top_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="lab5top_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="lab5top_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="lab5top_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="lab5top_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="lab5top_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="lab5top_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="lab5top.bin"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="lab5top_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="lab5top_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="lab5top_drc_physopted.rpt"/>
  <File Type="BITSTR-MSK" Name="lab5top.msk"/>
  <File Type="PHYSOPT-TIMING" Name="lab5top_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="lab5top_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="lab5top_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="lab5top_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="lab5top_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="lab5top_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="lab5top_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="lab5top.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="lab5top_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="lab5top_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="lab5top_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="lab5top_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="lab5top_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="lab5top_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="lab5top_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="lab5top_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="lab5top_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="lab5top_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="lab5top_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="lab5top_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="lab5top_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="lab5top_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="lab5top_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="lab5top_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="lab5top_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="lab5top_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="lab5top_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="lab5top_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="lab5top_bus_skew_postroute_physopted.pb"/>
  <File Type="BG-BIT" Name="lab5top.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="lab5top_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-RBT" Name="lab5top.rbt"/>
  <File Type="BITSTR-NKY" Name="lab5top.nky"/>
  <File Type="PDI-FILE" Name="lab5top.pdi"/>
  <File Type="RCFI_FILE" Name="lab5top.rcfi"/>
  <File Type="CFI_FILE" Name="lab5top.cfi"/>
  <File Type="RNPI_FILE" Name="lab5top.rnpi"/>
  <File Type="NPI_FILE" Name="lab5top.npi"/>
  <File Type="RBD_FILE" Name="lab5top.rbd"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="lab5top.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="lab5top.sysdef"/>
  <File Type="BG-BGN" Name="lab5top.bgn"/>
  <File Type="BG-DRC" Name="lab5top.drc"/>
  <File Type="RDI-RDI" Name="lab5top.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/DatapathComponents/ALU32Bit/ALU32Bit.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Fall 2023/ECE 369/ECE 369 Labs/Lab_3/DatapathComponents/DatapathComponents/ALU32Bit/ALU32Bit.v"/>
        <Attr Name="ImportTime" Val="1696280292"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Adder.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/Adder.v"/>
        <Attr Name="ImportTime" Val="1698607917"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Resources/4-ClockDivider/ClkDiv.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Fall 2023/ECE 369/ECE 369 Labs/Lab 1/lab1_final/lab1_final.srcs/sources_1/imports/Resources/4-ClockDivider/ClkDiv.v"/>
        <Attr Name="ImportTime" Val="1694016139"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Controller.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/Controller.v"/>
        <Attr Name="ImportTime" Val="1698607917"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DatapathComponents/DataMemory/DataMemory.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Fall 2023/ECE 369/ECE 369 Labs/Lab_3/DatapathComponents/DatapathComponents/DataMemory/DataMemory.v"/>
        <Attr Name="ImportTime" Val="1696280293"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/EX_MEM_Register.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/EX_MEM_Register.v"/>
        <Attr Name="ImportTime" Val="1698607917"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ID_EX_Register.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/ID_EX_Register.v"/>
        <Attr Name="ImportTime" Val="1698607917"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/IF_ID_Register.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/IF_ID_Register.v"/>
        <Attr Name="ImportTime" Val="1698607917"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/1-InstructionFetchUnit/InstructionMemory.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Fall 2023/ECE 369/ECE 369 Labs/Lab 1/lab1_final/lab1_final.srcs/sources_1/imports/Resources/1-InstructionFetchUnit/InstructionMemory.v"/>
        <Attr Name="ImportTime" Val="1694019998"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/MEM_WB_Register.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/MEM_WB_Register.v"/>
        <Attr Name="ImportTime" Val="1698607917"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Fall 2023/ECE 369/ECE 369 Labs/Lab_3/DatapathComponents/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v"/>
        <Attr Name="ImportTime" Val="1696280294"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/1-InstructionFetchUnit/PCAdder.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Fall 2023/ECE 369/ECE 369 Labs/Lab 1/lab1_final/lab1_final.srcs/sources_1/imports/Resources/1-InstructionFetchUnit/PCAdder.v"/>
        <Attr Name="ImportTime" Val="1694019876"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/1-InstructionFetchUnit/ProgramCounter.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Fall 2023/ECE 369/ECE 369 Labs/Lab 1/lab1_final/lab1_final.srcs/sources_1/imports/Resources/1-InstructionFetchUnit/ProgramCounter.v"/>
        <Attr Name="ImportTime" Val="1694019874"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Fall 2023/ECE 369/ECE 369 Labs/Lab_3/DatapathComponents/DatapathComponents/RegisterFile/RegisterFile.v"/>
        <Attr Name="ImportTime" Val="1696280294"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/SL2.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/SL2.v"/>
        <Attr Name="ImportTime" Val="1698607917"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Resources/5-Two4DigitDisplay/SevenSegment.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Fall 2023/ECE 369/ECE 369 Labs/Lab 1/lab1_final/lab1_final.srcs/sources_1/imports/Resources/5-Two4DigitDisplay/SevenSegment.v"/>
        <Attr Name="ImportTime" Val="1693258157"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DatapathComponents/SignExtension/SignExtension.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Fall 2023/ECE 369/ECE 369 Labs/Lab_3/DatapathComponents/DatapathComponents/SignExtension/SignExtension.v"/>
        <Attr Name="ImportTime" Val="1696280295"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Resources/5-Two4DigitDisplay/Two4DigitDisplay.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Fall 2023/ECE 369/ECE 369 Labs/Lab 1/lab1_final/lab1_final.srcs/sources_1/imports/Resources/5-Two4DigitDisplay/Two4DigitDisplay.v"/>
        <Attr Name="ImportTime" Val="1693258157"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/and.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/and.v"/>
        <Attr Name="ImportTime" Val="1698607917"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/head.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/head.v"/>
        <Attr Name="ImportTime" Val="1698607926"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/lab5top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/r-type/rtype_instruct.mem">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab4/Lab4Verilog/memories/r-type/rtype_instruct.mem"/>
        <Attr Name="ImportTime" Val="1697774481"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/jump_data.mem">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/jump_data.mem"/>
        <Attr Name="ImportTime" Val="1698111994"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/jump_instr.mem">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/jump_instr.mem"/>
        <Attr Name="ImportTime" Val="1698111994"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/lwsw_data.mem">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/lwsw_data.mem"/>
        <Attr Name="ImportTime" Val="1698111994"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/lwsw_instr.mem">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/lwsw_instr.mem"/>
        <Attr Name="ImportTime" Val="1698111994"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/branch_instr.mem">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/branch_instr.mem"/>
        <Attr Name="ImportTime" Val="1698111994"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/instruction_memory.mem">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Downloads/instruction_memory.mem"/>
        <Attr Name="ImportTime" Val="1699303950"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/data_memory.mem">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Downloads/data_memory.mem"/>
        <Attr Name="ImportTime" Val="1699303971"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/modified_inst.mem">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="lab5top"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Fall 2023/ECE 369/ECE 369 Labs/Lab 1/lab1_final/lab1_final.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc"/>
        <Attr Name="ImportTime" Val="1693587386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
