"filename", "language", "Verilog", "comment", "blank", "total"
"c:\Users\tphan\OneDrive\Desktop\Risc-v Processor\ALU.v", "Verilog", -7, -2, -3, -12
"c:\Users\tphan\OneDrive\Desktop\Risc-v Processor\ALU_Decoder.v", "Verilog", 1, -1, -1, -1
"c:\Users\tphan\OneDrive\Desktop\Risc-v Processor\PC_Adder.v", "Verilog", 5, 0, 2, 7
"Total", "-", -1, -3, -2, -6