// Seed: 585240247
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    output wor id_2,
    input wire id_3,
    input tri id_4
);
  logic [7:0] id_6;
  wire id_7, id_8;
  wire id_9 = id_6[""];
  wire id_10;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    output tri0 id_2
    , id_14,
    output wire id_3,
    input tri id_4,
    output supply0 id_5,
    input wire id_6,
    output logic id_7,
    output tri0 id_8,
    input wire id_9,
    input wire id_10,
    input tri1 id_11,
    input supply0 id_12
);
  always_ff @(id_1) begin
    if (1) id_14 <= 1;
    id_7 <= 1;
  end
  module_0(
      id_8, id_8, id_5, id_9, id_9
  );
endmodule
