ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 1


   1              		.cpu cortex-m23
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"systick.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.systick_config,"ax",%progbits
  16              		.align	1
  17              		.global	systick_config
  18              		.arch armv8-m.base
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	systick_config:
  25              	.LFB66:
  26              		.file 1 "Src/systick.c"
   1:Src/systick.c **** /*!
   2:Src/systick.c ****     \file    systick.c
   3:Src/systick.c ****     \brief   the systick configuration file
   4:Src/systick.c **** 
   5:Src/systick.c ****     \version 2019-02-19, V1.0.0, firmware for GD32E23x
   6:Src/systick.c ****     \version 2020-12-12, V1.1.0, firmware for GD32E23x
   7:Src/systick.c **** */
   8:Src/systick.c **** 
   9:Src/systick.c **** /*
  10:Src/systick.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  11:Src/systick.c **** 
  12:Src/systick.c ****     Redistribution and use in source and binary forms, with or without modification, 
  13:Src/systick.c **** are permitted provided that the following conditions are met:
  14:Src/systick.c **** 
  15:Src/systick.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  16:Src/systick.c ****        list of conditions and the following disclaimer.
  17:Src/systick.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  18:Src/systick.c ****        this list of conditions and the following disclaimer in the documentation 
  19:Src/systick.c ****        and/or other materials provided with the distribution.
  20:Src/systick.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  21:Src/systick.c ****        may be used to endorse or promote products derived from this software without 
  22:Src/systick.c ****        specific prior written permission.
  23:Src/systick.c **** 
  24:Src/systick.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  25:Src/systick.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  26:Src/systick.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  27:Src/systick.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  28:Src/systick.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  29:Src/systick.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  30:Src/systick.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  31:Src/systick.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  32:Src/systick.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 2


  33:Src/systick.c **** OF SUCH DAMAGE.
  34:Src/systick.c **** */
  35:Src/systick.c **** 
  36:Src/systick.c **** #include "gd32e23x.h"
  37:Src/systick.c **** #include "systick.h"
  38:Src/systick.c **** 
  39:Src/systick.c **** volatile static uint32_t delay;
  40:Src/systick.c **** 
  41:Src/systick.c **** /*!
  42:Src/systick.c ****     \brief      configure systick
  43:Src/systick.c ****     \param[in]  none
  44:Src/systick.c ****     \param[out] none
  45:Src/systick.c ****     \retval     none
  46:Src/systick.c **** */
  47:Src/systick.c **** void systick_config(void)
  48:Src/systick.c **** {
  27              		.loc 1 48 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  49:Src/systick.c ****     /* setup systick timer for 1000Hz interrupts */
  50:Src/systick.c ****     if (SysTick_Config(SystemCoreClock / 1000U)){
  32              		.loc 1 50 5 view .LVU1
  33              		.loc 1 50 9 is_stmt 0 view .LVU2
  34 0000 40F20003 		movw	r3, #:lower16:SystemCoreClock
  35 0004 C0F20003 		movt	r3, #:upper16:SystemCoreClock
  36 0008 1B68     		ldr	r3, [r3]
  37 000a 40F2E832 		movw	r2, #1000
  38 000e B3FBF2F3 		udiv	r3, r3, r2
  39              	.LVL0:
  40              	.LBB12:
  41              	.LBI12:
  42              		.file 2 "Drivers/CMSIS/Core/Include/core_cm23.h"
   1:Drivers/CMSIS/Core/Include/core_cm23.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Core/Include/core_cm23.h ****  * @file     core_cm23.h
   3:Drivers/CMSIS/Core/Include/core_cm23.h ****  * @brief    CMSIS Cortex-M23 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Core/Include/core_cm23.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Core/Include/core_cm23.h ****  * @date     12. November 2018
   6:Drivers/CMSIS/Core/Include/core_cm23.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Core/Include/core_cm23.h **** /*
   8:Drivers/CMSIS/Core/Include/core_cm23.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Core/Include/core_cm23.h ****  *
  10:Drivers/CMSIS/Core/Include/core_cm23.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Core/Include/core_cm23.h ****  *
  12:Drivers/CMSIS/Core/Include/core_cm23.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Core/Include/core_cm23.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Core/Include/core_cm23.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Core/Include/core_cm23.h ****  *
  16:Drivers/CMSIS/Core/Include/core_cm23.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Core/Include/core_cm23.h ****  *
  18:Drivers/CMSIS/Core/Include/core_cm23.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Core/Include/core_cm23.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Core/Include/core_cm23.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Core/Include/core_cm23.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Core/Include/core_cm23.h ****  * limitations under the License.
  23:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 3


  24:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  25:Drivers/CMSIS/Core/Include/core_cm23.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Core/Include/core_cm23.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Core/Include/core_cm23.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Core/Include/core_cm23.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
  30:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  31:Drivers/CMSIS/Core/Include/core_cm23.h **** #ifndef __CORE_CM23_H_GENERIC
  32:Drivers/CMSIS/Core/Include/core_cm23.h **** #define __CORE_CM23_H_GENERIC
  33:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  34:Drivers/CMSIS/Core/Include/core_cm23.h **** #include <stdint.h>
  35:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  36:Drivers/CMSIS/Core/Include/core_cm23.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Core/Include/core_cm23.h ****  extern "C" {
  38:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
  39:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  40:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
  41:Drivers/CMSIS/Core/Include/core_cm23.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Core/Include/core_cm23.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  44:Drivers/CMSIS/Core/Include/core_cm23.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Core/Include/core_cm23.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  47:Drivers/CMSIS/Core/Include/core_cm23.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Core/Include/core_cm23.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  50:Drivers/CMSIS/Core/Include/core_cm23.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Core/Include/core_cm23.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
  53:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  54:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  55:Drivers/CMSIS/Core/Include/core_cm23.h **** /*******************************************************************************
  56:Drivers/CMSIS/Core/Include/core_cm23.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Core/Include/core_cm23.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
  59:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup Cortex_M23
  60:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
  61:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
  62:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  63:Drivers/CMSIS/Core/Include/core_cm23.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  65:Drivers/CMSIS/Core/Include/core_cm23.h **** /*  CMSIS definitions */
  66:Drivers/CMSIS/Core/Include/core_cm23.h **** #define __CM23_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31
  67:Drivers/CMSIS/Core/Include/core_cm23.h **** #define __CM23_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15
  68:Drivers/CMSIS/Core/Include/core_cm23.h **** #define __CM23_CMSIS_VERSION       ((__CM23_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Core/Include/core_cm23.h ****                                      __CM23_CMSIS_VERSION_SUB           )      /*!< \deprecated CMS
  70:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  71:Drivers/CMSIS/Core/Include/core_cm23.h **** #define __CORTEX_M                 (23U)                                       /*!< Cortex-M Core *
  72:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  73:Drivers/CMSIS/Core/Include/core_cm23.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Core/Include/core_cm23.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Core/Include/core_cm23.h **** */
  76:Drivers/CMSIS/Core/Include/core_cm23.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  78:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Core/Include/core_cm23.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Core/Include/core_cm23.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 4


  81:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
  82:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  83:Drivers/CMSIS/Core/Include/core_cm23.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Core/Include/core_cm23.h ****   #if defined __ARM_FP
  85:Drivers/CMSIS/Core/Include/core_cm23.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
  87:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  88:Drivers/CMSIS/Core/Include/core_cm23.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Core/Include/core_cm23.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Core/Include/core_cm23.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
  92:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  93:Drivers/CMSIS/Core/Include/core_cm23.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Core/Include/core_cm23.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Core/Include/core_cm23.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
  97:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  98:Drivers/CMSIS/Core/Include/core_cm23.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Core/Include/core_cm23.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Core/Include/core_cm23.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 102:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 103:Drivers/CMSIS/Core/Include/core_cm23.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Core/Include/core_cm23.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Core/Include/core_cm23.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 107:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 108:Drivers/CMSIS/Core/Include/core_cm23.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Core/Include/core_cm23.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Core/Include/core_cm23.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 112:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 113:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
 114:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 115:Drivers/CMSIS/Core/Include/core_cm23.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 117:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 118:Drivers/CMSIS/Core/Include/core_cm23.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Core/Include/core_cm23.h **** }
 120:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
 121:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 122:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif /* __CORE_CM23_H_GENERIC */
 123:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 124:Drivers/CMSIS/Core/Include/core_cm23.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 126:Drivers/CMSIS/Core/Include/core_cm23.h **** #ifndef __CORE_CM23_H_DEPENDANT
 127:Drivers/CMSIS/Core/Include/core_cm23.h **** #define __CORE_CM23_H_DEPENDANT
 128:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 129:Drivers/CMSIS/Core/Include/core_cm23.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Core/Include/core_cm23.h ****  extern "C" {
 131:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
 132:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 133:Drivers/CMSIS/Core/Include/core_cm23.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Core/Include/core_cm23.h ****   #ifndef __CM23_REV
 136:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define __CM23_REV                0x0000U
 137:Drivers/CMSIS/Core/Include/core_cm23.h ****     #warning "__CM23_REV not defined in device header file; using default!"
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 5


 138:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 139:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 140:Drivers/CMSIS/Core/Include/core_cm23.h ****   #ifndef __FPU_PRESENT
 141:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define __FPU_PRESENT             0U
 142:Drivers/CMSIS/Core/Include/core_cm23.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 144:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 145:Drivers/CMSIS/Core/Include/core_cm23.h ****   #ifndef __MPU_PRESENT
 146:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define __MPU_PRESENT             0U
 147:Drivers/CMSIS/Core/Include/core_cm23.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 148:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 149:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 150:Drivers/CMSIS/Core/Include/core_cm23.h ****   #ifndef __SAUREGION_PRESENT
 151:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define __SAUREGION_PRESENT       0U
 152:Drivers/CMSIS/Core/Include/core_cm23.h ****     #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
 153:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 154:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 155:Drivers/CMSIS/Core/Include/core_cm23.h ****   #ifndef __VTOR_PRESENT
 156:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define __VTOR_PRESENT            0U
 157:Drivers/CMSIS/Core/Include/core_cm23.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 158:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 159:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 160:Drivers/CMSIS/Core/Include/core_cm23.h ****   #ifndef __NVIC_PRIO_BITS
 161:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define __NVIC_PRIO_BITS          2U
 162:Drivers/CMSIS/Core/Include/core_cm23.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 163:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 164:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 165:Drivers/CMSIS/Core/Include/core_cm23.h ****   #ifndef __Vendor_SysTickConfig
 166:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define __Vendor_SysTickConfig    0U
 167:Drivers/CMSIS/Core/Include/core_cm23.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 168:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 169:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 170:Drivers/CMSIS/Core/Include/core_cm23.h ****   #ifndef __ETM_PRESENT
 171:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define __ETM_PRESENT             0U
 172:Drivers/CMSIS/Core/Include/core_cm23.h ****     #warning "__ETM_PRESENT not defined in device header file; using default!"
 173:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 174:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 175:Drivers/CMSIS/Core/Include/core_cm23.h ****   #ifndef __MTB_PRESENT
 176:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define __MTB_PRESENT             0U
 177:Drivers/CMSIS/Core/Include/core_cm23.h ****     #warning "__MTB_PRESENT not defined in device header file; using default!"
 178:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 179:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 180:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
 181:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 182:Drivers/CMSIS/Core/Include/core_cm23.h **** /* IO definitions (access restrictions to peripheral registers) */
 183:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 184:Drivers/CMSIS/Core/Include/core_cm23.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 185:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 186:Drivers/CMSIS/Core/Include/core_cm23.h ****     <strong>IO Type Qualifiers</strong> are used
 187:Drivers/CMSIS/Core/Include/core_cm23.h ****     \li to specify the access to peripheral variables.
 188:Drivers/CMSIS/Core/Include/core_cm23.h ****     \li for automatic generation of peripheral register debug information.
 189:Drivers/CMSIS/Core/Include/core_cm23.h **** */
 190:Drivers/CMSIS/Core/Include/core_cm23.h **** #ifdef __cplusplus
 191:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 192:Drivers/CMSIS/Core/Include/core_cm23.h **** #else
 193:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 194:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 6


 195:Drivers/CMSIS/Core/Include/core_cm23.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 196:Drivers/CMSIS/Core/Include/core_cm23.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 197:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 198:Drivers/CMSIS/Core/Include/core_cm23.h **** /* following defines should be used for structure members */
 199:Drivers/CMSIS/Core/Include/core_cm23.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 200:Drivers/CMSIS/Core/Include/core_cm23.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 201:Drivers/CMSIS/Core/Include/core_cm23.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 202:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 203:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} end of group Cortex_M23 */
 204:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 205:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 206:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 207:Drivers/CMSIS/Core/Include/core_cm23.h **** /*******************************************************************************
 208:Drivers/CMSIS/Core/Include/core_cm23.h ****  *                 Register Abstraction
 209:Drivers/CMSIS/Core/Include/core_cm23.h ****   Core Register contain:
 210:Drivers/CMSIS/Core/Include/core_cm23.h ****   - Core Register
 211:Drivers/CMSIS/Core/Include/core_cm23.h ****   - Core NVIC Register
 212:Drivers/CMSIS/Core/Include/core_cm23.h ****   - Core SCB Register
 213:Drivers/CMSIS/Core/Include/core_cm23.h ****   - Core SysTick Register
 214:Drivers/CMSIS/Core/Include/core_cm23.h ****   - Core Debug Register
 215:Drivers/CMSIS/Core/Include/core_cm23.h ****   - Core MPU Register
 216:Drivers/CMSIS/Core/Include/core_cm23.h ****   - Core SAU Register
 217:Drivers/CMSIS/Core/Include/core_cm23.h ****  ******************************************************************************/
 218:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 219:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 220:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 221:Drivers/CMSIS/Core/Include/core_cm23.h **** */
 222:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 223:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 224:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup    CMSIS_core_register
 225:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 226:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief      Core Register type definitions.
 227:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
 228:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 229:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 230:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 231:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 232:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 233:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef union
 234:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 235:Drivers/CMSIS/Core/Include/core_cm23.h ****   struct
 236:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
 237:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 238:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 239:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 240:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 241:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 242:Drivers/CMSIS/Core/Include/core_cm23.h ****   } b;                                   /*!< Structure used for bit  access */
 243:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t w;                            /*!< Type      used for word access */
 244:Drivers/CMSIS/Core/Include/core_cm23.h **** } APSR_Type;
 245:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 246:Drivers/CMSIS/Core/Include/core_cm23.h **** /* APSR Register Definitions */
 247:Drivers/CMSIS/Core/Include/core_cm23.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 248:Drivers/CMSIS/Core/Include/core_cm23.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 249:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 250:Drivers/CMSIS/Core/Include/core_cm23.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 251:Drivers/CMSIS/Core/Include/core_cm23.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 7


 252:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 253:Drivers/CMSIS/Core/Include/core_cm23.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 254:Drivers/CMSIS/Core/Include/core_cm23.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 255:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 256:Drivers/CMSIS/Core/Include/core_cm23.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 257:Drivers/CMSIS/Core/Include/core_cm23.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 258:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 259:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 260:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 261:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 262:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 263:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef union
 264:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 265:Drivers/CMSIS/Core/Include/core_cm23.h ****   struct
 266:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
 267:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 268:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 269:Drivers/CMSIS/Core/Include/core_cm23.h ****   } b;                                   /*!< Structure used for bit  access */
 270:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:Drivers/CMSIS/Core/Include/core_cm23.h **** } IPSR_Type;
 272:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 273:Drivers/CMSIS/Core/Include/core_cm23.h **** /* IPSR Register Definitions */
 274:Drivers/CMSIS/Core/Include/core_cm23.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 275:Drivers/CMSIS/Core/Include/core_cm23.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 276:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 277:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 278:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 279:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 280:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 281:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef union
 282:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 283:Drivers/CMSIS/Core/Include/core_cm23.h ****   struct
 284:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
 285:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 286:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 287:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 288:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 289:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 290:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 291:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 292:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 293:Drivers/CMSIS/Core/Include/core_cm23.h ****   } b;                                   /*!< Structure used for bit  access */
 294:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t w;                            /*!< Type      used for word access */
 295:Drivers/CMSIS/Core/Include/core_cm23.h **** } xPSR_Type;
 296:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 297:Drivers/CMSIS/Core/Include/core_cm23.h **** /* xPSR Register Definitions */
 298:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 299:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 300:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 301:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 302:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 303:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 304:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 305:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 306:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 307:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 308:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 8


 309:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 310:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 311:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 312:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 313:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 314:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 315:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 316:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 317:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 318:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Union type to access the Control Registers (CONTROL).
 319:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 320:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef union
 321:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 322:Drivers/CMSIS/Core/Include/core_cm23.h ****   struct
 323:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
 324:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 325:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
 326:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 327:Drivers/CMSIS/Core/Include/core_cm23.h ****   } b;                                   /*!< Structure used for bit  access */
 328:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t w;                            /*!< Type      used for word access */
 329:Drivers/CMSIS/Core/Include/core_cm23.h **** } CONTROL_Type;
 330:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 331:Drivers/CMSIS/Core/Include/core_cm23.h **** /* CONTROL Register Definitions */
 332:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 333:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 334:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 335:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 336:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 337:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 338:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} end of group CMSIS_CORE */
 339:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 340:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 341:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 342:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup    CMSIS_core_register
 343:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 344:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief      Type definitions for the NVIC Registers
 345:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
 346:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 347:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 348:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 349:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 350:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 351:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef struct
 352:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 353:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 354:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED0[16U];
 355:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 356:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RSERVED1[16U];
 357:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 358:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED2[16U];
 359:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 360:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED3[16U];
 361:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 362:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED4[16U];
 363:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Regis
 364:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED5[16U];
 365:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t IPR[124U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 9


 366:Drivers/CMSIS/Core/Include/core_cm23.h **** }  NVIC_Type;
 367:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 368:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} end of group CMSIS_NVIC */
 369:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 370:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 371:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 372:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup  CMSIS_core_register
 373:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 374:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief    Type definitions for the System Control Block Registers
 375:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
 376:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 377:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 378:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 379:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Structure type to access the System Control Block (SCB).
 380:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 381:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef struct
 382:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 383:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 384:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 385:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 386:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 387:Drivers/CMSIS/Core/Include/core_cm23.h **** #else
 388:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED0;
 389:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
 390:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 391:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 392:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 393:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED1;
 394:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t SHPR[2U];               /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 395:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 396:Drivers/CMSIS/Core/Include/core_cm23.h **** } SCB_Type;
 397:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 398:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SCB CPUID Register Definitions */
 399:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 400:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 401:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 402:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 403:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 404:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 405:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 406:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 407:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 408:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 409:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 410:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 411:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 412:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 413:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 414:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SCB Interrupt Control State Register Definitions */
 415:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB 
 416:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB 
 417:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 418:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB 
 419:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB 
 420:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 421:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB 
 422:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 10


 423:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 424:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 425:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 426:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 427:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 428:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 429:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 430:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 431:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 432:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 433:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 434:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 435:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 436:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB 
 437:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB 
 438:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 439:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 440:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 441:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 442:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 443:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 444:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 445:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 446:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 447:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 448:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 449:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 450:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 451:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 452:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 453:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 454:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 455:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SCB Vector Table Offset Register Definitions */
 456:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 457:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 458:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
 459:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 460:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 461:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 462:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 463:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 464:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 465:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 466:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 467:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 468:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 469:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 470:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB 
 471:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB 
 472:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 473:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB 
 474:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB 
 475:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 476:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB 
 477:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB 
 478:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 479:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 11


 480:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 481:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 482:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 483:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 484:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 485:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SCB System Control Register Definitions */
 486:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 487:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 488:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 489:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB 
 490:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB 
 491:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 492:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 493:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 494:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 495:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 496:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 497:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 498:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SCB Configuration Control Register Definitions */
 499:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_BP_Pos                     18U                                            /*!< SCB 
 500:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 501:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 502:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_IC_Pos                     17U                                            /*!< SCB 
 503:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 504:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 505:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_DC_Pos                     16U                                            /*!< SCB 
 506:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 507:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 508:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB 
 509:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB 
 510:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 511:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 512:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 513:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 514:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 515:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 516:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 517:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 518:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 519:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 520:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 521:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 522:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 523:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SCB System Handler Control and State Register Definitions */
 524:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB 
 525:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB 
 526:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 527:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 528:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 529:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 530:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 531:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 532:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 533:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 534:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 535:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 536:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 12


 537:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 538:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 539:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB 
 540:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB 
 541:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 542:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB 
 543:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB 
 544:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 545:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} end of group CMSIS_SCB */
 546:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 547:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 548:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 549:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup  CMSIS_core_register
 550:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 551:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief    Type definitions for the System Timer Registers.
 552:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
 553:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 554:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 555:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 556:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Structure type to access the System Timer (SysTick).
 557:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 558:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef struct
 559:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 560:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 561:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 562:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 563:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 564:Drivers/CMSIS/Core/Include/core_cm23.h **** } SysTick_Type;
 565:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 566:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SysTick Control / Status Register Definitions */
 567:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 568:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 569:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 570:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 571:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 572:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 573:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 574:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 575:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 576:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 577:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 578:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 579:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SysTick Reload Register Definitions */
 580:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 581:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 582:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 583:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SysTick Current Register Definitions */
 584:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 585:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 586:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 587:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SysTick Calibration Register Definitions */
 588:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 589:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 590:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 591:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 592:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 593:Drivers/CMSIS/Core/Include/core_cm23.h **** 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 13


 594:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 595:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 596:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 597:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} end of group CMSIS_SysTick */
 598:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 599:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 600:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 601:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup  CMSIS_core_register
 602:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 603:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 604:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
 605:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 606:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 607:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 608:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 609:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 610:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef struct
 611:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 612:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 613:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED0[6U];
 614:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 615:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 616:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED1[1U];
 617:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 618:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED2[1U];
 619:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 620:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED3[1U];
 621:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 622:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED4[1U];
 623:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 624:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED5[1U];
 625:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 626:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED6[1U];
 627:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 628:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED7[1U];
 629:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 630:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED8[1U];
 631:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
 632:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED9[1U];
 633:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
 634:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED10[1U];
 635:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
 636:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED11[1U];
 637:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
 638:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED12[1U];
 639:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
 640:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED13[1U];
 641:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
 642:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED14[1U];
 643:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
 644:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED15[1U];
 645:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
 646:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED16[1U];
 647:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
 648:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED17[1U];
 649:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
 650:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED18[1U];
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 14


 651:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
 652:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED19[1U];
 653:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
 654:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED20[1U];
 655:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
 656:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED21[1U];
 657:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
 658:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED22[1U];
 659:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
 660:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED23[1U];
 661:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
 662:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED24[1U];
 663:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
 664:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED25[1U];
 665:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
 666:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED26[1U];
 667:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
 668:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED27[1U];
 669:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
 670:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED28[1U];
 671:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
 672:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED29[1U];
 673:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
 674:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED30[1U];
 675:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
 676:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED31[1U];
 677:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
 678:Drivers/CMSIS/Core/Include/core_cm23.h **** } DWT_Type;
 679:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 680:Drivers/CMSIS/Core/Include/core_cm23.h **** /* DWT Control Register Definitions */
 681:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 682:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 683:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 684:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 685:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 686:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 687:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 688:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 689:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 690:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 691:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 692:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 693:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 694:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 695:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 696:Drivers/CMSIS/Core/Include/core_cm23.h **** /* DWT Comparator Function Register Definitions */
 697:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUN
 698:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUN
 699:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 700:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 701:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 702:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 703:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 704:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 705:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 706:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUN
 707:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_FUNCTION_ACTION_Msk            (0x3UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUN
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 15


 708:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 709:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUN
 710:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUN
 711:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 712:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@}*/ /* end of group CMSIS_DWT */
 713:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 714:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 715:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 716:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup  CMSIS_core_register
 717:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 718:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 719:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
 720:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 721:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 722:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 723:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 724:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 725:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef struct
 726:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 727:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 728:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 729:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED0[2U];
 730:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 731:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED1[55U];
 732:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 733:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED2[131U];
 734:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 735:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 736:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control
 737:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED3[759U];
 738:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
 739:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t ITFTTD0;                /*!< Offset: 0xEEC (R/ )  Integration Test FIFO Test Data 
 740:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/W)  Integration Test ATB Control Reg
 741:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED4[1U];
 742:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  Integration Test ATB Control Reg
 743:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t ITFTTD1;                /*!< Offset: 0xEFC (R/ )  Integration Test FIFO Test Data 
 744:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 745:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED5[39U];
 746:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 747:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 748:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED7[8U];
 749:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  Device Configuration Register */
 750:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Identifier Register 
 751:Drivers/CMSIS/Core/Include/core_cm23.h **** } TPI_Type;
 752:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 753:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 754:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
 755:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
 756:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 757:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI Selected Pin Protocol Register Definitions */
 758:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
 759:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
 760:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 761:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI Formatter and Flush Status Register Definitions */
 762:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
 763:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 764:Drivers/CMSIS/Core/Include/core_cm23.h **** 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 16


 765:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
 766:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 767:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 768:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
 769:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 770:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 771:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
 772:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
 773:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 774:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI Formatter and Flush Control Register Definitions */
 775:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
 776:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 777:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 778:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFC
 779:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFC
 780:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 781:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
 782:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 783:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 784:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI TRIGGER Register Definitions */
 785:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
 786:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
 787:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 788:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI Integration Test FIFO Test Data 0 Register Definitions */
 789:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITF
 790:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos)  /*!< TPI ITF
 791:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 792:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITF
 793:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI IT
 794:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 795:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITF
 796:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos)  /*!< TPI ITF
 797:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 798:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITF
 799:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI IT
 800:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 801:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF1_data2_Pos      16U                                         /*!< TPI ITF
 802:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF1_data2_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITF
 803:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 804:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF1_data1_Pos       8U                                         /*!< TPI ITF
 805:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF1_data1_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITF
 806:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 807:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF1_data0_Pos       0U                                          /*!< TPI IT
 808:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF1_data0_Msk      (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI I
 809:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 810:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI Integration Test ATB Control Register 2 Register Definitions */
 811:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR2_AFVALID2S_Pos         1U                                         /*!< TPI ITA
 812:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR2_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos)      /*!< TPI ITA
 813:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 814:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR2_AFVALID1S_Pos         1U                                         /*!< TPI ITA
 815:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR2_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos)      /*!< TPI ITA
 816:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 817:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR2_ATREADY2S_Pos         0U                                         /*!< TPI ITA
 818:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR2_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/)  /*!< TPI ITA
 819:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 820:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR2_ATREADY1S_Pos         0U                                         /*!< TPI ITA
 821:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR2_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/)  /*!< TPI ITA
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 17


 822:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 823:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI Integration Test FIFO Test Data 1 Register Definitions */
 824:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITF
 825:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos)  /*!< TPI ITF
 826:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 827:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITF
 828:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI IT
 829:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 830:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITF
 831:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos)  /*!< TPI ITF
 832:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 833:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITF
 834:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI IT
 835:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 836:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF2_data2_Pos      16U                                         /*!< TPI ITF
 837:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF2_data2_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITF
 838:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 839:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF2_data1_Pos       8U                                         /*!< TPI ITF
 840:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF2_data1_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITF
 841:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 842:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF2_data0_Pos       0U                                          /*!< TPI IT
 843:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF2_data0_Msk      (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI I
 844:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 845:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI Integration Test ATB Control Register 0 Definitions */
 846:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR0_AFVALID2S_Pos         1U                                         /*!< TPI ITA
 847:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR0_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos)      /*!< TPI ITA
 848:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 849:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR0_AFVALID1S_Pos         1U                                         /*!< TPI ITA
 850:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR0_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos)      /*!< TPI ITA
 851:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 852:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR0_ATREADY2S_Pos         0U                                         /*!< TPI ITA
 853:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR0_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/)  /*!< TPI ITA
 854:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 855:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR0_ATREADY1S_Pos         0U                                         /*!< TPI ITA
 856:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR0_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/)  /*!< TPI ITA
 857:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 858:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI Integration Mode Control Register Definitions */
 859:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
 860:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
 861:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 862:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI DEVID Register Definitions */
 863:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
 864:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
 865:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 866:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
 867:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
 868:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 869:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
 870:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
 871:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 872:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEV
 873:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEV
 874:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 875:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
 876:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
 877:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 878:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI DEVTYPE Register Definitions */
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 18


 879:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
 880:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
 881:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 882:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
 883:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
 884:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 885:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@}*/ /* end of group CMSIS_TPI */
 886:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 887:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 888:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 889:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 890:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup  CMSIS_core_register
 891:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
 892:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
 893:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
 894:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 895:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 896:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 897:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
 898:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 899:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef struct
 900:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 901:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
 902:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
 903:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
 904:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 905:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Registe
 906:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED0[7U];
 907:Drivers/CMSIS/Core/Include/core_cm23.h ****   union {
 908:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t MAIR[2];
 909:Drivers/CMSIS/Core/Include/core_cm23.h ****   struct {
 910:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection
 911:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection
 912:Drivers/CMSIS/Core/Include/core_cm23.h ****   };
 913:Drivers/CMSIS/Core/Include/core_cm23.h ****   };
 914:Drivers/CMSIS/Core/Include/core_cm23.h **** } MPU_Type;
 915:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 916:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_TYPE_RALIASES                  1U
 917:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 918:Drivers/CMSIS/Core/Include/core_cm23.h **** /* MPU Type Register Definitions */
 919:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
 920:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 921:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 922:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
 923:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 924:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 925:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
 926:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
 927:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 928:Drivers/CMSIS/Core/Include/core_cm23.h **** /* MPU Control Register Definitions */
 929:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
 930:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 931:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 932:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
 933:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 934:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 935:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 19


 936:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
 937:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 938:Drivers/CMSIS/Core/Include/core_cm23.h **** /* MPU Region Number Register Definitions */
 939:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
 940:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
 941:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 942:Drivers/CMSIS/Core/Include/core_cm23.h **** /* MPU Region Base Address Register Definitions */
 943:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU 
 944:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU 
 945:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 946:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU 
 947:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU 
 948:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 949:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU 
 950:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU 
 951:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 952:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU 
 953:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU 
 954:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 955:Drivers/CMSIS/Core/Include/core_cm23.h **** /* MPU Region Limit Address Register Definitions */
 956:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU 
 957:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU 
 958:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 959:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU 
 960:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU 
 961:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 962:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU 
 963:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU 
 964:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 965:Drivers/CMSIS/Core/Include/core_cm23.h **** /* MPU Memory Attribute Indirection Register 0 Definitions */
 966:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU 
 967:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU 
 968:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 969:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU 
 970:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU 
 971:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 972:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU 
 973:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU 
 974:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 975:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU 
 976:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU 
 977:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 978:Drivers/CMSIS/Core/Include/core_cm23.h **** /* MPU Memory Attribute Indirection Register 1 Definitions */
 979:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU 
 980:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU 
 981:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 982:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU 
 983:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU 
 984:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 985:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU 
 986:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU 
 987:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 988:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU 
 989:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU 
 990:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 991:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} end of group CMSIS_MPU */
 992:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 20


 993:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 994:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 995:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 996:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 997:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup  CMSIS_core_register
 998:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
 999:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief    Type definitions for the Security Attribution Unit (SAU)
1000:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
1001:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1002:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1003:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1004:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Structure type to access the Security Attribution Unit (SAU).
1005:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1006:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef struct
1007:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1008:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
1009:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
1010:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
1011:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
1012:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register
1013:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Registe
1014:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
1015:Drivers/CMSIS/Core/Include/core_cm23.h **** } SAU_Type;
1016:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1017:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SAU Control Register Definitions */
1018:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU 
1019:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU 
1020:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1021:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU 
1022:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU 
1023:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1024:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SAU Type Register Definitions */
1025:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU 
1026:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU 
1027:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1028:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
1029:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SAU Region Number Register Definitions */
1030:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU 
1031:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU 
1032:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1033:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SAU Region Base Address Register Definitions */
1034:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU 
1035:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU 
1036:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1037:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SAU Region Limit Address Register Definitions */
1038:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU 
1039:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU 
1040:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1041:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU 
1042:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU 
1043:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1044:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU 
1045:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU 
1046:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1047:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
1048:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1049:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} end of group CMSIS_SAU */
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 21


1050:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
1051:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1052:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1053:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1054:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup  CMSIS_core_register
1055:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1056:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief    Type definitions for the Core Debug Registers
1057:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
1058:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1059:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1060:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1061:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1062:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1063:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef struct
1064:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1065:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1066:Drivers/CMSIS/Core/Include/core_cm23.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1067:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1068:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1069:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED4[1U];
1070:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Reg
1071:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Statu
1072:Drivers/CMSIS/Core/Include/core_cm23.h **** } CoreDebug_Type;
1073:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1074:Drivers/CMSIS/Core/Include/core_cm23.h **** /* Debug Halting Control and Status Register Definitions */
1075:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1076:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1077:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1078:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< Core
1079:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< Core
1080:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1081:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1082:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1083:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1084:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1085:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1086:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1087:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1088:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1089:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1090:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1091:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1092:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1093:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1094:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1095:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1096:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1097:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1098:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1099:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1100:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1101:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1102:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1103:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1104:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1105:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1106:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 22


1107:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1108:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1109:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1110:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1111:Drivers/CMSIS/Core/Include/core_cm23.h **** /* Debug Core Register Selector Register Definitions */
1112:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1113:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1114:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1115:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1116:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1117:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1118:Drivers/CMSIS/Core/Include/core_cm23.h **** /* Debug Exception and Monitor Control Register */
1119:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DEMCR_DWTENA_Pos         24U                                            /*!< Core
1120:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DEMCR_DWTENA_Msk         (1UL << CoreDebug_DEMCR_DWTENA_Pos)            /*!< Core
1121:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1122:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1123:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1124:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1125:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1126:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1127:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1128:Drivers/CMSIS/Core/Include/core_cm23.h **** /* Debug Authentication Control Register Definitions */
1129:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< Core
1130:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< Core
1131:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1132:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< Core
1133:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< Core
1134:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1135:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< Core
1136:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< Core
1137:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1138:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< Core
1139:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< Core
1140:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1141:Drivers/CMSIS/Core/Include/core_cm23.h **** /* Debug Security Control and Status Register Definitions */
1142:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< Core
1143:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< Core
1144:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1145:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< Core
1146:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< Core
1147:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1148:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< Core
1149:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< Core
1150:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1151:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} end of group CMSIS_CoreDebug */
1152:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1153:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1154:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1155:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup    CMSIS_core_register
1156:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1157:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1158:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
1159:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1160:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1161:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1162:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1163:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param[in] field  Name of the register bit field.
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 23


1164:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1165:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return           Masked and shifted value.
1166:Drivers/CMSIS/Core/Include/core_cm23.h **** */
1167:Drivers/CMSIS/Core/Include/core_cm23.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1168:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1169:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1170:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1171:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param[in] field  Name of the register bit field.
1172:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1173:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return           Masked and shifted bit field value.
1174:Drivers/CMSIS/Core/Include/core_cm23.h **** */
1175:Drivers/CMSIS/Core/Include/core_cm23.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1176:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1177:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} end of group CMSIS_core_bitfield */
1178:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1179:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1180:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1181:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup    CMSIS_core_register
1182:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup   CMSIS_core_base     Core Definitions
1183:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief      Definitions for base addresses, unions, and structures.
1184:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
1185:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1186:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1187:Drivers/CMSIS/Core/Include/core_cm23.h **** /* Memory mapping of Core Hardware */
1188:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space 
1189:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
1190:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
1191:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< Core Debug Base Addre
1192:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address 
1193:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
1194:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block 
1195:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1196:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1197:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration str
1198:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration
1199:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration st
1200:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration str
1201:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration str
1202:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< Core Debug configurat
1203:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1204:Drivers/CMSIS/Core/Include/core_cm23.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Uni
1206:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Uni
1207:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
1208:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1209:Drivers/CMSIS/Core/Include/core_cm23.h ****   #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
1210:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution 
1211:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution 
1212:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
1213:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1214:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
1215:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space 
1216:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< Core Debug Base Addre
1217:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address 
1218:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address    
1219:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block 
1220:Drivers/CMSIS/Core/Include/core_cm23.h **** 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 24


1221:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration str
1222:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration
1223:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration st
1224:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< Core Debug configurat
1225:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1226:Drivers/CMSIS/Core/Include/core_cm23.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1227:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Uni
1228:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Uni
1229:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
1230:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1231:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
1232:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} */
1233:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1234:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1235:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1236:Drivers/CMSIS/Core/Include/core_cm23.h **** /*******************************************************************************
1237:Drivers/CMSIS/Core/Include/core_cm23.h ****  *                Hardware Abstraction Layer
1238:Drivers/CMSIS/Core/Include/core_cm23.h ****   Core Function Interface contains:
1239:Drivers/CMSIS/Core/Include/core_cm23.h ****   - Core NVIC Functions
1240:Drivers/CMSIS/Core/Include/core_cm23.h ****   - Core SysTick Functions
1241:Drivers/CMSIS/Core/Include/core_cm23.h ****   - Core Register Access Functions
1242:Drivers/CMSIS/Core/Include/core_cm23.h ****  ******************************************************************************/
1243:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1244:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1245:Drivers/CMSIS/Core/Include/core_cm23.h **** */
1246:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1247:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1248:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1249:Drivers/CMSIS/Core/Include/core_cm23.h **** /* ##########################   NVIC functions  #################################### */
1250:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1251:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup  CMSIS_Core_FunctionInterface
1252:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1253:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1254:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
1255:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1256:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1257:Drivers/CMSIS/Core/Include/core_cm23.h **** #ifdef CMSIS_NVIC_VIRTUAL
1258:Drivers/CMSIS/Core/Include/core_cm23.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1259:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1260:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
1261:Drivers/CMSIS/Core/Include/core_cm23.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1262:Drivers/CMSIS/Core/Include/core_cm23.h **** #else
1263:Drivers/CMSIS/Core/Include/core_cm23.h **** /*#define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping   not available for Cortex-M23 */
1264:Drivers/CMSIS/Core/Include/core_cm23.h **** /*#define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping   not available for Cortex-M23 */
1265:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1266:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1267:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1268:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1269:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1270:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1271:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_GetActive              __NVIC_GetActive
1272:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1273:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1274:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1275:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1276:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1277:Drivers/CMSIS/Core/Include/core_cm23.h **** #ifdef CMSIS_VECTAB_VIRTUAL
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 25


1278:Drivers/CMSIS/Core/Include/core_cm23.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1279:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1280:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
1281:Drivers/CMSIS/Core/Include/core_cm23.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1282:Drivers/CMSIS/Core/Include/core_cm23.h **** #else
1283:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_SetVector              __NVIC_SetVector
1284:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_GetVector              __NVIC_GetVector
1285:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1286:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1287:Drivers/CMSIS/Core/Include/core_cm23.h **** #define NVIC_USER_IRQ_OFFSET          16
1288:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1289:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1290:Drivers/CMSIS/Core/Include/core_cm23.h **** /* Special LR values for Secure/Non-Secure call handling and exception handling                    
1291:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1292:Drivers/CMSIS/Core/Include/core_cm23.h **** /* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secu
1293:Drivers/CMSIS/Core/Include/core_cm23.h **** #define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch  
1294:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1295:Drivers/CMSIS/Core/Include/core_cm23.h **** /* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
1296:Drivers/CMSIS/Core/Include/core_cm23.h **** #define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN
1297:Drivers/CMSIS/Core/Include/core_cm23.h **** #define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=No
1298:Drivers/CMSIS/Core/Include/core_cm23.h **** #define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called register
1299:Drivers/CMSIS/Core/Include/core_cm23.h **** #define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point 
1300:Drivers/CMSIS/Core/Include/core_cm23.h **** #define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handl
1301:Drivers/CMSIS/Core/Include/core_cm23.h **** #define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore cont
1302:Drivers/CMSIS/Core/Include/core_cm23.h **** #define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken
1303:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1304:Drivers/CMSIS/Core/Include/core_cm23.h **** /* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking 
1305:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point e
1306:Drivers/CMSIS/Core/Include/core_cm23.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RET
1307:Drivers/CMSIS/Core/Include/core_cm23.h **** #else 
1308:Drivers/CMSIS/Core/Include/core_cm23.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-poi
1309:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
1310:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1311:Drivers/CMSIS/Core/Include/core_cm23.h **** 	
1312:Drivers/CMSIS/Core/Include/core_cm23.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
1313:Drivers/CMSIS/Core/Include/core_cm23.h **** /* The following MACROS handle generation of the register offset and byte masks */
1314:Drivers/CMSIS/Core/Include/core_cm23.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
1315:Drivers/CMSIS/Core/Include/core_cm23.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
1316:Drivers/CMSIS/Core/Include/core_cm23.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
1317:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1318:Drivers/CMSIS/Core/Include/core_cm23.h **** #define __NVIC_SetPriorityGrouping(X) (void)(X)
1319:Drivers/CMSIS/Core/Include/core_cm23.h **** #define __NVIC_GetPriorityGrouping()  (0U)
1320:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1321:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1322:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Enable Interrupt
1323:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1324:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1325:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1326:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1327:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1328:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1329:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1330:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1331:Drivers/CMSIS/Core/Include/core_cm23.h ****     __COMPILER_BARRIER();
1332:Drivers/CMSIS/Core/Include/core_cm23.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1333:Drivers/CMSIS/Core/Include/core_cm23.h ****     __COMPILER_BARRIER();
1334:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 26


1335:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1336:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1337:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1338:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1339:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Get Interrupt Enable status
1340:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1341:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1342:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             0  Interrupt is not enabled.
1343:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             1  Interrupt is enabled.
1344:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1345:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1346:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1347:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1348:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1349:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1350:Drivers/CMSIS/Core/Include/core_cm23.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1351:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1352:Drivers/CMSIS/Core/Include/core_cm23.h ****   else
1353:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1354:Drivers/CMSIS/Core/Include/core_cm23.h ****     return(0U);
1355:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1356:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1357:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1358:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1359:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1360:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Disable Interrupt
1361:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1362:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1363:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1364:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1365:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1366:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1367:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1368:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1369:Drivers/CMSIS/Core/Include/core_cm23.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1370:Drivers/CMSIS/Core/Include/core_cm23.h ****     __DSB();
1371:Drivers/CMSIS/Core/Include/core_cm23.h ****     __ISB();
1372:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1373:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1374:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1375:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1376:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1377:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Get Pending Interrupt
1378:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1379:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1380:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             0  Interrupt status is not pending.
1381:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             1  Interrupt status is pending.
1382:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1383:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1384:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1385:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1386:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1387:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1388:Drivers/CMSIS/Core/Include/core_cm23.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1389:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1390:Drivers/CMSIS/Core/Include/core_cm23.h ****   else
1391:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 27


1392:Drivers/CMSIS/Core/Include/core_cm23.h ****     return(0U);
1393:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1394:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1395:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1396:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1397:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1398:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Set Pending Interrupt
1399:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1400:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1401:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1402:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1403:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1404:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1405:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1406:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1407:Drivers/CMSIS/Core/Include/core_cm23.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1408:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1409:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1410:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1411:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1412:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1413:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Clear Pending Interrupt
1414:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1415:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1416:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1417:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1418:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1419:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1420:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1421:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1422:Drivers/CMSIS/Core/Include/core_cm23.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1423:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1424:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1425:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1426:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1427:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1428:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Get Active Interrupt
1429:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1430:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1431:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             0  Interrupt status is not active.
1432:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             1  Interrupt status is active.
1433:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1434:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1435:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1436:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1437:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1438:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1439:Drivers/CMSIS/Core/Include/core_cm23.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1440:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1441:Drivers/CMSIS/Core/Include/core_cm23.h ****   else
1442:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1443:Drivers/CMSIS/Core/Include/core_cm23.h ****     return(0U);
1444:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1445:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1446:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1447:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1448:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 28


1449:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1450:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Get Interrupt Target State
1451:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for th
1452:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1453:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             0  if interrupt is assigned to Secure
1454:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             1  if interrupt is assigned to Non Secure
1455:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1456:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1457:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
1458:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1459:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1460:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1461:Drivers/CMSIS/Core/Include/core_cm23.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1462:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1463:Drivers/CMSIS/Core/Include/core_cm23.h ****   else
1464:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1465:Drivers/CMSIS/Core/Include/core_cm23.h ****     return(0U);
1466:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1467:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1468:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1469:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1470:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1471:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Set Interrupt Target State
1472:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the
1473:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1474:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             0  if interrupt is assigned to Secure
1475:Drivers/CMSIS/Core/Include/core_cm23.h ****                       1  if interrupt is assigned to Non Secure
1476:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1477:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1478:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
1479:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1480:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1481:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1482:Drivers/CMSIS/Core/Include/core_cm23.h ****     NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
1483:Drivers/CMSIS/Core/Include/core_cm23.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1484:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1485:Drivers/CMSIS/Core/Include/core_cm23.h ****   else
1486:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1487:Drivers/CMSIS/Core/Include/core_cm23.h ****     return(0U);
1488:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1489:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1490:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1491:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1492:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1493:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Clear Interrupt Target State
1494:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for t
1495:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1496:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             0  if interrupt is assigned to Secure
1497:Drivers/CMSIS/Core/Include/core_cm23.h ****                       1  if interrupt is assigned to Non Secure
1498:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1499:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1500:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
1501:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1502:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1503:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1504:Drivers/CMSIS/Core/Include/core_cm23.h ****     NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
1505:Drivers/CMSIS/Core/Include/core_cm23.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 29


1506:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1507:Drivers/CMSIS/Core/Include/core_cm23.h ****   else
1508:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1509:Drivers/CMSIS/Core/Include/core_cm23.h ****     return(0U);
1510:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1511:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1512:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
1513:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1514:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1515:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1516:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Set Interrupt Priority
1517:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1518:Drivers/CMSIS/Core/Include/core_cm23.h ****            The interrupt number can be positive to specify a device specific interrupt,
1519:Drivers/CMSIS/Core/Include/core_cm23.h ****            or negative to specify a processor exception.
1520:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Interrupt number.
1521:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]  priority  Priority to set.
1522:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    The priority cannot be set for every processor exception.
1523:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1524:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1525:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1526:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1527:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1528:Drivers/CMSIS/Core/Include/core_cm23.h ****     NVIC->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn
1529:Drivers/CMSIS/Core/Include/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
1530:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1531:Drivers/CMSIS/Core/Include/core_cm23.h ****   else
1532:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1533:Drivers/CMSIS/Core/Include/core_cm23.h ****     SCB->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn
1534:Drivers/CMSIS/Core/Include/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
1535:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1536:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1537:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1538:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1539:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1540:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Get Interrupt Priority
1541:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1542:Drivers/CMSIS/Core/Include/core_cm23.h ****            The interrupt number can be positive to specify a device specific interrupt,
1543:Drivers/CMSIS/Core/Include/core_cm23.h ****            or negative to specify a processor exception.
1544:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]   IRQn  Interrupt number.
1545:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             Interrupt Priority.
1546:Drivers/CMSIS/Core/Include/core_cm23.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1547:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1548:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1549:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1550:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1551:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1552:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1553:Drivers/CMSIS/Core/Include/core_cm23.h ****     return((uint32_t)(((NVIC->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U 
1554:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1555:Drivers/CMSIS/Core/Include/core_cm23.h ****   else
1556:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1557:Drivers/CMSIS/Core/Include/core_cm23.h ****     return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U 
1558:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1559:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1560:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1561:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1562:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 30


1563:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Encode Priority
1564:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Encodes the priority for an interrupt with the given priority group,
1565:Drivers/CMSIS/Core/Include/core_cm23.h ****            preemptive priority value, and subpriority value.
1566:Drivers/CMSIS/Core/Include/core_cm23.h ****            In case of a conflict between priority grouping and available
1567:Drivers/CMSIS/Core/Include/core_cm23.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1568:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]     PriorityGroup  Used priority group.
1569:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1570:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1571:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1572:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1573:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1574:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1575:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1576:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t PreemptPriorityBits;
1577:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t SubPriorityBits;
1578:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1579:Drivers/CMSIS/Core/Include/core_cm23.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1580:Drivers/CMSIS/Core/Include/core_cm23.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1581:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1582:Drivers/CMSIS/Core/Include/core_cm23.h ****   return (
1583:Drivers/CMSIS/Core/Include/core_cm23.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1584:Drivers/CMSIS/Core/Include/core_cm23.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1585:Drivers/CMSIS/Core/Include/core_cm23.h ****          );
1586:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1587:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1588:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1589:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1590:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Decode Priority
1591:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Decodes an interrupt priority value with a given priority group to
1592:Drivers/CMSIS/Core/Include/core_cm23.h ****            preemptive priority value and subpriority value.
1593:Drivers/CMSIS/Core/Include/core_cm23.h ****            In case of a conflict between priority grouping and available
1594:Drivers/CMSIS/Core/Include/core_cm23.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1595:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1596:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]     PriorityGroup  Used priority group.
1597:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1598:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1599:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1600:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1601:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1602:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1603:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t PreemptPriorityBits;
1604:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t SubPriorityBits;
1605:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1606:Drivers/CMSIS/Core/Include/core_cm23.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1607:Drivers/CMSIS/Core/Include/core_cm23.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1608:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1609:Drivers/CMSIS/Core/Include/core_cm23.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1610:Drivers/CMSIS/Core/Include/core_cm23.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1611:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1612:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1613:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1614:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1615:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Set Interrupt Vector
1616:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1617:Drivers/CMSIS/Core/Include/core_cm23.h ****            The interrupt number can be positive to specify a device specific interrupt,
1618:Drivers/CMSIS/Core/Include/core_cm23.h ****            or negative to specify a processor exception.
1619:Drivers/CMSIS/Core/Include/core_cm23.h ****            VTOR must been relocated to SRAM before.
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 31


1620:Drivers/CMSIS/Core/Include/core_cm23.h ****            If VTOR is not present address 0 must be mapped to SRAM.
1621:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]   IRQn      Interrupt number
1622:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]   vector    Address of interrupt handler function
1623:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1624:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1625:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1626:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
1627:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1628:Drivers/CMSIS/Core/Include/core_cm23.h **** #else
1629:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t *vectors = (uint32_t *)0x0U;
1630:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
1631:Drivers/CMSIS/Core/Include/core_cm23.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1632:Drivers/CMSIS/Core/Include/core_cm23.h ****   __DSB();
1633:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1634:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1635:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1636:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1637:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Get Interrupt Vector
1638:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Reads an interrupt vector from interrupt vector table.
1639:Drivers/CMSIS/Core/Include/core_cm23.h ****            The interrupt number can be positive to specify a device specific interrupt,
1640:Drivers/CMSIS/Core/Include/core_cm23.h ****            or negative to specify a processor exception.
1641:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]   IRQn      Interrupt number.
1642:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return                 Address of interrupt handler function
1643:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1644:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1645:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1646:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
1647:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1648:Drivers/CMSIS/Core/Include/core_cm23.h **** #else
1649:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t *vectors = (uint32_t *)0x0U;
1650:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
1651:Drivers/CMSIS/Core/Include/core_cm23.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1652:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1653:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1654:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1655:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1656:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   System Reset
1657:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Initiates a system reset request to reset the MCU.
1658:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1659:Drivers/CMSIS/Core/Include/core_cm23.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1660:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1661:Drivers/CMSIS/Core/Include/core_cm23.h ****   __DSB();                                                          /* Ensure all outstanding memor
1662:Drivers/CMSIS/Core/Include/core_cm23.h ****                                                                        buffered write are completed
1663:Drivers/CMSIS/Core/Include/core_cm23.h ****   SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1664:Drivers/CMSIS/Core/Include/core_cm23.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);
1665:Drivers/CMSIS/Core/Include/core_cm23.h ****   __DSB();                                                          /* Ensure completion of memory 
1666:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1667:Drivers/CMSIS/Core/Include/core_cm23.h ****   for(;;)                                                           /* wait until reset */
1668:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1669:Drivers/CMSIS/Core/Include/core_cm23.h ****     __NOP();
1670:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1671:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1672:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1673:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
1674:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1675:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Enable Interrupt (non-secure)
1676:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 32


1677:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1678:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1679:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1680:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
1681:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1682:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1683:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1684:Drivers/CMSIS/Core/Include/core_cm23.h ****     NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1685:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1686:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1687:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1688:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1689:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1690:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Get Interrupt Enable status (non-secure)
1691:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt con
1692:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1693:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             0  Interrupt is not enabled.
1694:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             1  Interrupt is enabled.
1695:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1696:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1697:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
1698:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1699:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1700:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1701:Drivers/CMSIS/Core/Include/core_cm23.h ****     return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1F
1702:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1703:Drivers/CMSIS/Core/Include/core_cm23.h ****   else
1704:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1705:Drivers/CMSIS/Core/Include/core_cm23.h ****     return(0U);
1706:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1707:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1708:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1709:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1710:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1711:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Disable Interrupt (non-secure)
1712:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in
1713:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1714:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1715:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1716:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
1717:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1718:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1719:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1720:Drivers/CMSIS/Core/Include/core_cm23.h ****     NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1721:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1722:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1723:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1724:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1725:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1726:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Get Pending Interrupt (non-secure)
1727:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns 
1728:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1729:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             0  Interrupt status is not pending.
1730:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             1  Interrupt status is pending.
1731:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1732:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1733:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 33


1734:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1735:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1736:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1737:Drivers/CMSIS/Core/Include/core_cm23.h ****     return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1F
1738:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1739:Drivers/CMSIS/Core/Include/core_cm23.h ****   else
1740:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1741:Drivers/CMSIS/Core/Include/core_cm23.h ****     return(0U);
1742:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1743:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1744:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1745:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1746:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1747:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Set Pending Interrupt (non-secure)
1748:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending regis
1749:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1750:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1751:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1752:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
1753:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1754:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1755:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1756:Drivers/CMSIS/Core/Include/core_cm23.h ****     NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1757:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1758:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1759:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1760:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1761:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1762:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Clear Pending Interrupt (non-secure)
1763:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending reg
1764:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1765:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1766:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1767:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
1768:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1769:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1770:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1771:Drivers/CMSIS/Core/Include/core_cm23.h ****     NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1772:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1773:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1774:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1775:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1776:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1777:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Get Active Interrupt (non-secure)
1778:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Reads the active register in non-secure NVIC when in secure state and returns the active
1779:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1780:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             0  Interrupt status is not active.
1781:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             1  Interrupt status is active.
1782:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1783:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1784:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
1785:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1786:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1787:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1788:Drivers/CMSIS/Core/Include/core_cm23.h ****     return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1F
1789:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1790:Drivers/CMSIS/Core/Include/core_cm23.h ****   else
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 34


1791:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1792:Drivers/CMSIS/Core/Include/core_cm23.h ****     return(0U);
1793:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1794:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1795:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1796:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1797:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1798:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Set Interrupt Priority (non-secure)
1799:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Sets the priority of a non-secure device specific interrupt or a non-secure processor ex
1800:Drivers/CMSIS/Core/Include/core_cm23.h ****            The interrupt number can be positive to specify a device specific interrupt,
1801:Drivers/CMSIS/Core/Include/core_cm23.h ****            or negative to specify a processor exception.
1802:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Interrupt number.
1803:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]  priority  Priority to set.
1804:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    The priority cannot be set for every non-secure processor exception.
1805:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1806:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
1807:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1808:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1809:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1810:Drivers/CMSIS/Core/Include/core_cm23.h ****     NVIC_NS->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC_NS->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIF
1811:Drivers/CMSIS/Core/Include/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
1812:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1813:Drivers/CMSIS/Core/Include/core_cm23.h ****   else
1814:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1815:Drivers/CMSIS/Core/Include/core_cm23.h ****     SCB_NS->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIF
1816:Drivers/CMSIS/Core/Include/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
1817:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1818:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1819:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1820:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1821:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1822:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Get Interrupt Priority (non-secure)
1823:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Reads the priority of a non-secure device specific interrupt or a non-secure processor e
1824:Drivers/CMSIS/Core/Include/core_cm23.h ****            The interrupt number can be positive to specify a device specific interrupt,
1825:Drivers/CMSIS/Core/Include/core_cm23.h ****            or negative to specify a processor exception.
1826:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]   IRQn  Interrupt number.
1827:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             Interrupt Priority. Value is aligned automatically to the implemented priorit
1828:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1829:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
1830:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1831:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1832:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1833:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1834:Drivers/CMSIS/Core/Include/core_cm23.h ****     return((uint32_t)(((NVIC_NS->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (
1835:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1836:Drivers/CMSIS/Core/Include/core_cm23.h ****   else
1837:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1838:Drivers/CMSIS/Core/Include/core_cm23.h ****     return((uint32_t)(((SCB_NS->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (
1839:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1840:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1841:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
1842:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1843:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} end of CMSIS_Core_NVICFunctions */
1844:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1845:Drivers/CMSIS/Core/Include/core_cm23.h **** /* ##########################  MPU functions  #################################### */
1846:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1847:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 35


1848:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1849:Drivers/CMSIS/Core/Include/core_cm23.h **** #include "mpu_armv8.h"
1850:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1851:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
1852:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1853:Drivers/CMSIS/Core/Include/core_cm23.h **** /* ##########################  FPU functions  #################################### */
1854:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1855:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup  CMSIS_Core_FunctionInterface
1856:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1857:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief    Function that provides FPU type.
1858:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
1859:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1860:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1861:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1862:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   get FPU type
1863:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details returns the FPU type
1864:Drivers/CMSIS/Core/Include/core_cm23.h ****   \returns
1865:Drivers/CMSIS/Core/Include/core_cm23.h ****    - \b  0: No FPU
1866:Drivers/CMSIS/Core/Include/core_cm23.h ****    - \b  1: Single precision FPU
1867:Drivers/CMSIS/Core/Include/core_cm23.h ****    - \b  2: Double + Single precision FPU
1868:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1869:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1870:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1871:Drivers/CMSIS/Core/Include/core_cm23.h ****     return 0U;           /* No FPU */
1872:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1873:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1874:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1875:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} end of CMSIS_Core_FpuFunctions */
1876:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1877:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1878:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1879:Drivers/CMSIS/Core/Include/core_cm23.h **** /* ##########################   SAU functions  #################################### */
1880:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1881:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup  CMSIS_Core_FunctionInterface
1882:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_Core_SAUFunctions SAU Functions
1883:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief    Functions that configure the SAU.
1884:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
1885:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1886:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1887:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
1888:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1889:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1890:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Enable SAU
1891:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Enables the Security Attribution Unit (SAU).
1892:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1893:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE void TZ_SAU_Enable(void)
1894:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1895:Drivers/CMSIS/Core/Include/core_cm23.h ****     SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
1896:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1897:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1898:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1899:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1900:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1901:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Disable SAU
1902:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Disables the Security Attribution Unit (SAU).
1903:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1904:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE void TZ_SAU_Disable(void)
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 36


1905:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1906:Drivers/CMSIS/Core/Include/core_cm23.h ****     SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
1907:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1908:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1909:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
1910:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1911:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} end of CMSIS_Core_SAUFunctions */
1912:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1913:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1914:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1915:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1916:Drivers/CMSIS/Core/Include/core_cm23.h **** /* ##################################    SysTick function  ########################################
1917:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1918:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup  CMSIS_Core_FunctionInterface
1919:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1920:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief    Functions that configure the System.
1921:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
1922:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1923:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1924:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1925:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1926:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1927:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   System Tick Configuration
1928:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1929:Drivers/CMSIS/Core/Include/core_cm23.h ****            Counter is in free running mode to generate periodic interrupts.
1930:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1931:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return          0  Function succeeded.
1932:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return          1  Function failed.
1933:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1934:Drivers/CMSIS/Core/Include/core_cm23.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1935:Drivers/CMSIS/Core/Include/core_cm23.h ****            must contain a vendor-specific implementation of this function.
1936:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1937:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
  43              		.loc 2 1937 26 is_stmt 1 view .LVU3
  44              	.LBB13:
1938:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1939:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  45              		.loc 2 1939 3 view .LVU4
  46              		.loc 2 1939 14 is_stmt 0 view .LVU5
  47 0012 013B     		subs	r3, r3, #1
  48              	.LVL1:
  49              		.loc 2 1939 6 view .LVU6
  50 0014 8022     		movs	r2, #128
  51 0016 5204     		lsls	r2, r2, #17
  52 0018 9342     		cmp	r3, r2
  53 001a 16D2     		bcs	.L5
1940:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1941:Drivers/CMSIS/Core/Include/core_cm23.h ****     return (1UL);                                                   /* Reload value impossible */
1942:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1943:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1944:Drivers/CMSIS/Core/Include/core_cm23.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  54              		.loc 2 1944 3 is_stmt 1 view .LVU7
  55              		.loc 2 1944 18 is_stmt 0 view .LVU8
  56 001c 4EF21002 		movw	r2, #57360
  57 0020 CEF20002 		movt	r2, 57344
  58 0024 5360     		str	r3, [r2, #4]
1945:Drivers/CMSIS/Core/Include/core_cm23.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 37


  59              		.loc 2 1945 3 is_stmt 1 view .LVU9
  60              	.LVL2:
  61              	.LBB14:
  62              	.LBI14:
1524:Drivers/CMSIS/Core/Include/core_cm23.h **** {
  63              		.loc 2 1524 22 view .LVU10
  64              	.LBB15:
1526:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
  65              		.loc 2 1526 3 view .LVU11
1533:Drivers/CMSIS/Core/Include/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  66              		.loc 2 1533 5 view .LVU12
1533:Drivers/CMSIS/Core/Include/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  67              		.loc 2 1533 54 is_stmt 0 view .LVU13
  68 0026 4EF60051 		movw	r1, #60672
  69 002a CEF20001 		movt	r1, 57344
  70 002e 0B6A     		ldr	r3, [r1, #32]
  71              	.LVL3:
1533:Drivers/CMSIS/Core/Include/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  72              		.loc 2 1533 34 view .LVU14
  73 0030 1B02     		lsls	r3, r3, #8
  74 0032 1B0A     		lsrs	r3, r3, #8
1533:Drivers/CMSIS/Core/Include/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  75              		.loc 2 1533 104 view .LVU15
  76 0034 C020     		movs	r0, #192
  77 0036 0006     		lsls	r0, r0, #24
  78 0038 0343     		orrs	r3, r0
1533:Drivers/CMSIS/Core/Include/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  79              		.loc 2 1533 31 view .LVU16
  80 003a 0B62     		str	r3, [r1, #32]
  81              	.LVL4:
1533:Drivers/CMSIS/Core/Include/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  82              		.loc 2 1533 31 view .LVU17
  83              	.LBE15:
  84              	.LBE14:
1946:Drivers/CMSIS/Core/Include/core_cm23.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
  85              		.loc 2 1946 3 is_stmt 1 view .LVU18
  86              		.loc 2 1946 18 is_stmt 0 view .LVU19
  87 003c 0023     		movs	r3, #0
  88 003e 9360     		str	r3, [r2, #8]
1947:Drivers/CMSIS/Core/Include/core_cm23.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  89              		.loc 2 1947 3 is_stmt 1 view .LVU20
  90              		.loc 2 1947 18 is_stmt 0 view .LVU21
  91 0040 0733     		adds	r3, r3, #7
  92 0042 1360     		str	r3, [r2]
1948:Drivers/CMSIS/Core/Include/core_cm23.h ****                    SysTick_CTRL_TICKINT_Msk   |
1949:Drivers/CMSIS/Core/Include/core_cm23.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1950:Drivers/CMSIS/Core/Include/core_cm23.h ****   return (0UL);                                                     /* Function successful */
  93              		.loc 2 1950 3 is_stmt 1 view .LVU22
  94              		.loc 2 1950 10 is_stmt 0 view .LVU23
  95 0044 0023     		movs	r3, #0
  96              	.L2:
  97              		.loc 2 1950 10 view .LVU24
  98              	.LBE13:
  99              	.LBE12:
 100              		.loc 1 50 8 view .LVU25
 101 0046 13B1     		cbz	r3, .L3
 102              	.L4:
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 38


  51:Src/systick.c ****         /* capture error */
  52:Src/systick.c ****         while (1){
 103              		.loc 1 52 9 is_stmt 1 discriminator 1 view .LVU26
  53:Src/systick.c ****         }
 104              		.loc 1 53 9 discriminator 1 view .LVU27
  52:Src/systick.c ****         }
 105              		.loc 1 52 15 discriminator 1 view .LVU28
 106 0048 FEE7     		b	.L4
 107              	.LVL5:
 108              	.L5:
 109              	.LBB17:
 110              	.LBB16:
1941:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
 111              		.loc 2 1941 12 is_stmt 0 view .LVU29
 112 004a 0123     		movs	r3, #1
 113              	.LVL6:
1941:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
 114              		.loc 2 1941 12 view .LVU30
 115 004c FBE7     		b	.L2
 116              	.LVL7:
 117              	.L3:
1941:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
 118              		.loc 2 1941 12 view .LVU31
 119              	.LBE16:
 120              	.LBE17:
  54:Src/systick.c ****     }
  55:Src/systick.c ****     /* configure the systick handler priority */
  56:Src/systick.c ****     NVIC_SetPriority(SysTick_IRQn, 0x00U);
 121              		.loc 1 56 5 is_stmt 1 view .LVU32
 122              	.LBB18:
 123              	.LBI18:
1524:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 124              		.loc 2 1524 22 view .LVU33
 125              	.LBB19:
1526:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
 126              		.loc 2 1526 3 view .LVU34
1533:Drivers/CMSIS/Core/Include/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 127              		.loc 2 1533 5 view .LVU35
1533:Drivers/CMSIS/Core/Include/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 128              		.loc 2 1533 54 is_stmt 0 view .LVU36
 129 004e 4EF60052 		movw	r2, #60672
 130 0052 CEF20002 		movt	r2, 57344
 131 0056 136A     		ldr	r3, [r2, #32]
1533:Drivers/CMSIS/Core/Include/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 132              		.loc 2 1533 34 view .LVU37
 133 0058 1B02     		lsls	r3, r3, #8
 134 005a 1B0A     		lsrs	r3, r3, #8
1533:Drivers/CMSIS/Core/Include/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 135              		.loc 2 1533 31 view .LVU38
 136 005c 1362     		str	r3, [r2, #32]
 137              	.LVL8:
1533:Drivers/CMSIS/Core/Include/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 138              		.loc 2 1533 31 view .LVU39
 139              	.LBE19:
 140              	.LBE18:
  57:Src/systick.c **** }
 141              		.loc 1 57 1 view .LVU40
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 39


 142              		@ sp needed
 143 005e 7047     		bx	lr
 144              		.cfi_endproc
 145              	.LFE66:
 147              		.section	.text.delay_1ms,"ax",%progbits
 148              		.align	1
 149              		.global	delay_1ms
 150              		.syntax unified
 151              		.code	16
 152              		.thumb_func
 153              		.fpu softvfp
 155              	delay_1ms:
 156              	.LVL9:
 157              	.LFB67:
  58:Src/systick.c **** 
  59:Src/systick.c **** /*!
  60:Src/systick.c ****     \brief      delay a time in milliseconds
  61:Src/systick.c ****     \param[in]  count: count in milliseconds
  62:Src/systick.c ****     \param[out] none
  63:Src/systick.c ****     \retval     none
  64:Src/systick.c **** */
  65:Src/systick.c **** void delay_1ms(uint32_t count)
  66:Src/systick.c **** {
 158              		.loc 1 66 1 is_stmt 1 view -0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 0
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 162              		@ link register save eliminated.
  67:Src/systick.c ****     delay = count;
 163              		.loc 1 67 5 view .LVU42
 164              		.loc 1 67 11 is_stmt 0 view .LVU43
 165 0000 40F20003 		movw	r3, #:lower16:.LANCHOR0
 166 0004 C0F20003 		movt	r3, #:upper16:.LANCHOR0
 167 0008 1860     		str	r0, [r3]
  68:Src/systick.c **** 
  69:Src/systick.c ****     while(0U != delay){
 168              		.loc 1 69 5 is_stmt 1 view .LVU44
 169              	.L7:
  70:Src/systick.c ****     }
 170              		.loc 1 70 5 discriminator 1 view .LVU45
  69:Src/systick.c ****     }
 171              		.loc 1 69 10 discriminator 1 view .LVU46
  69:Src/systick.c ****     }
 172              		.loc 1 69 14 is_stmt 0 discriminator 1 view .LVU47
 173 000a 40F20003 		movw	r3, #:lower16:.LANCHOR0
 174 000e C0F20003 		movt	r3, #:upper16:.LANCHOR0
 175 0012 1B68     		ldr	r3, [r3]
  69:Src/systick.c ****     }
 176              		.loc 1 69 10 discriminator 1 view .LVU48
 177 0014 002B     		cmp	r3, #0
 178 0016 F8D1     		bne	.L7
  71:Src/systick.c **** }
 179              		.loc 1 71 1 view .LVU49
 180              		@ sp needed
 181 0018 7047     		bx	lr
 182              		.cfi_endproc
 183              	.LFE67:
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 40


 185              		.section	.text.delay_decrement,"ax",%progbits
 186              		.align	1
 187              		.global	delay_decrement
 188              		.syntax unified
 189              		.code	16
 190              		.thumb_func
 191              		.fpu softvfp
 193              	delay_decrement:
 194              	.LFB68:
  72:Src/systick.c **** 
  73:Src/systick.c **** /*!
  74:Src/systick.c ****     \brief      delay decrement
  75:Src/systick.c ****     \param[in]  none
  76:Src/systick.c ****     \param[out] none
  77:Src/systick.c ****     \retval     none
  78:Src/systick.c **** */
  79:Src/systick.c **** void delay_decrement(void)
  80:Src/systick.c **** {
 195              		.loc 1 80 1 is_stmt 1 view -0
 196              		.cfi_startproc
 197              		@ args = 0, pretend = 0, frame = 0
 198              		@ frame_needed = 0, uses_anonymous_args = 0
 199              		@ link register save eliminated.
  81:Src/systick.c ****     if (0U != delay){
 200              		.loc 1 81 5 view .LVU51
 201              		.loc 1 81 12 is_stmt 0 view .LVU52
 202 0000 40F20003 		movw	r3, #:lower16:.LANCHOR0
 203 0004 C0F20003 		movt	r3, #:upper16:.LANCHOR0
 204 0008 1B68     		ldr	r3, [r3]
 205              		.loc 1 81 8 view .LVU53
 206 000a 33B1     		cbz	r3, .L8
  82:Src/systick.c ****         delay--;
 207              		.loc 1 82 9 is_stmt 1 view .LVU54
 208              		.loc 1 82 14 is_stmt 0 view .LVU55
 209 000c 40F20003 		movw	r3, #:lower16:.LANCHOR0
 210 0010 C0F20003 		movt	r3, #:upper16:.LANCHOR0
 211 0014 1A68     		ldr	r2, [r3]
 212 0016 013A     		subs	r2, r2, #1
 213 0018 1A60     		str	r2, [r3]
 214              	.L8:
  83:Src/systick.c ****     }
  84:Src/systick.c **** }
 215              		.loc 1 84 1 view .LVU56
 216              		@ sp needed
 217 001a 7047     		bx	lr
 218              		.cfi_endproc
 219              	.LFE68:
 221              		.section	.bss.delay,"aw",%nobits
 222              		.align	2
 223              		.set	.LANCHOR0,. + 0
 226              	delay:
 227 0000 00000000 		.space	4
 228              		.text
 229              	.Letext0:
 230              		.file 3 "Drivers/CMSIS/Device/GD/GD32E23x/Include/gd32e23x.h"
 231              		.file 4 "/Users/jgiles/projects/gcc-arm-none-eabi-10.3-2021.07/arm-none-eabi/include/machine/_defa
 232              		.file 5 "/Users/jgiles/projects/gcc-arm-none-eabi-10.3-2021.07/arm-none-eabi/include/sys/_stdint.h
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 41


 233              		.file 6 "Drivers/GD32E23x_standard_peripheral/Include/gd32e23x_dbg.h"
 234              		.file 7 "Drivers/CMSIS/Device/GD/GD32E23x/Include/system_gd32e23x.h"
 235              		.file 8 "Drivers/GD32E23x_standard_peripheral/Include/gd32e23x_rcu.h"
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s 			page 42


DEFINED SYMBOLS
                            *ABS*:0000000000000000 systick.c
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s:16     .text.systick_config:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s:24     .text.systick_config:0000000000000000 systick_config
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s:148    .text.delay_1ms:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s:155    .text.delay_1ms:0000000000000000 delay_1ms
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s:223    .bss.delay:0000000000000000 .LANCHOR0
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s:186    .text.delay_decrement:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s:193    .text.delay_decrement:0000000000000000 delay_decrement
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s:222    .bss.delay:0000000000000000 $d
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccymrqRI.s:226    .bss.delay:0000000000000000 delay

UNDEFINED SYMBOLS
SystemCoreClock
