{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712478203627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712478203627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 07 09:23:23 2024 " "Processing started: Sun Apr 07 09:23:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712478203627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712478203627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uk101 -c uk101 " "Command: quartus_map --read_settings_files=on --write_settings_files=off uk101 -c uk101" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712478203627 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712478203949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeropage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zeropage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeropage-SYN " "Found design unit 1: zeropage-SYN" {  } { { "ZeroPage.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/ZeroPage.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204316 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZeroPage " "Found entity 1: ZeroPage" {  } { { "ZeroPage.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/ZeroPage.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712478204316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monuk02rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monuk02rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MonUK02Rom-behavior " "Found design unit 1: MonUK02Rom-behavior" {  } { { "MonUK02Rom.VHD" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/MonUK02Rom.VHD" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204318 ""} { "Info" "ISGN_ENTITY_NAME" "1 MonUK02Rom " "Found entity 1: MonUK02Rom" {  } { { "MonUK02Rom.VHD" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/MonUK02Rom.VHD" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712478204318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmeth/desktop/uk101onfpga/components/tv/uk101textdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmeth/desktop/uk101onfpga/components/tv/uk101textdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UK101TextDisplay-rtl " "Found design unit 1: UK101TextDisplay-rtl" {  } { { "../Components/TV/UK101TextDisplay.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/TV/UK101TextDisplay.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204321 ""} { "Info" "ISGN_ENTITY_NAME" "1 UK101TextDisplay " "Found entity 1: UK101TextDisplay" {  } { { "../Components/TV/UK101TextDisplay.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/TV/UK101TextDisplay.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712478204321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmeth/desktop/uk101onfpga/components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmeth/desktop/uk101onfpga/components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/UART/bufferedUART.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204323 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/UART/bufferedUART.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712478204323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmeth/desktop/uk101onfpga/components/ps2kb/uk101keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmeth/desktop/uk101onfpga/components/ps2kb/uk101keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UK101keyboard-rtl " "Found design unit 1: UK101keyboard-rtl" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/UK101keyboard.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204326 ""} { "Info" "ISGN_ENTITY_NAME" "1 UK101keyboard " "Found entity 1: UK101keyboard" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/UK101keyboard.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712478204326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmeth/desktop/uk101onfpga/components/ps2kb/ps2_intf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmeth/desktop/uk101onfpga/components/ps2kb/ps2_intf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_intf-ps2_intf_arch " "Found design unit 1: ps2_intf-ps2_intf_arch" {  } { { "../Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/ps2_intf.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204329 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_intf " "Found entity 1: ps2_intf" {  } { { "../Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/ps2_intf.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712478204329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cegmonrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cegmonrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CegmonRom-behavior " "Found design unit 1: CegmonRom-behavior" {  } { { "CegmonRom.VHD" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/CegmonRom.VHD" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204331 ""} { "Info" "ISGN_ENTITY_NAME" "1 CegmonRom " "Found entity 1: CegmonRom" {  } { { "CegmonRom.VHD" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/CegmonRom.VHD" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712478204331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file charrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CharRom-behavior " "Found design unit 1: CharRom-behavior" {  } { { "CharRom.VHD" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/CharRom.VHD" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204334 ""} { "Info" "ISGN_ENTITY_NAME" "1 CharRom " "Found entity 1: CharRom" {  } { { "CharRom.VHD" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/CharRom.VHD" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712478204334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmeth/desktop/uk101onfpga/components/m6502/t65_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/gmeth/desktop/uk101onfpga/components/m6502/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "../Components/M6502/T65_Pack.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65_Pack.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712478204336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmeth/desktop/uk101onfpga/components/m6502/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmeth/desktop/uk101onfpga/components/m6502/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "../Components/M6502/T65_MCode.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65_MCode.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204339 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "../Components/M6502/T65_MCode.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65_MCode.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712478204339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmeth/desktop/uk101onfpga/components/m6502/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmeth/desktop/uk101onfpga/components/m6502/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "../Components/M6502/T65_ALU.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65_ALU.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204341 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "../Components/M6502/T65_ALU.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65_ALU.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712478204341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmeth/desktop/uk101onfpga/components/m6502/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmeth/desktop/uk101onfpga/components/m6502/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204344 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712478204344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uk101.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uk101.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uk101-struct " "Found design unit 1: uk101-struct" {  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204354 ""} { "Info" "ISGN_ENTITY_NAME" "1 uk101 " "Found entity 1: uk101" {  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712478204354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displayram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram-SYN " "Found design unit 1: displayram-SYN" {  } { { "DisplayRam.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/DisplayRam.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204356 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam " "Found entity 1: DisplayRam" {  } { { "DisplayRam.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/DisplayRam.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712478204356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program-SYN " "Found design unit 1: program-SYN" {  } { { "ProgRam.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/ProgRam.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204358 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgRam " "Found entity 1: ProgRam" {  } { { "ProgRam.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/ProgRam.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712478204358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basicrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basicrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basicrom-SYN " "Found design unit 1: basicrom-SYN" {  } { { "BasicRom.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/BasicRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204360 ""} { "Info" "ISGN_ENTITY_NAME" "1 BasicRom " "Found entity 1: BasicRom" {  } { { "BasicRom.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/BasicRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712478204360 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uk101 " "Elaborating entity \"uk101\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1712478204430 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BankSelector uk101.vhd(23) " "VHDL Signal Declaration warning at uk101.vhd(23): used implicit default value for signal \"BankSelector\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1712478204431 "|uk101"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "A 8 24 uk101.vhd(109) " "VHDL Incomplete Partial Association warning at uk101.vhd(109): port or argument \"A\" has 8/24 unassociated elements" {  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 109 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1712478204433 "|uk101"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpuDataOut uk101.vhd(248) " "VHDL Process Statement warning at uk101.vhd(248): signal \"cpuDataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1712478204437 "|uk101"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "kbRowSel uk101.vhd(245) " "VHDL Process Statement warning at uk101.vhd(245): inferring latch(es) for signal or variable \"kbRowSel\", which holds its previous value in one or more paths through the process" {  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 245 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1712478204437 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[0\] uk101.vhd(245) " "Inferred latch for \"kbRowSel\[0\]\" at uk101.vhd(245)" {  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712478204438 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[1\] uk101.vhd(245) " "Inferred latch for \"kbRowSel\[1\]\" at uk101.vhd(245)" {  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712478204438 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[2\] uk101.vhd(245) " "Inferred latch for \"kbRowSel\[2\]\" at uk101.vhd(245)" {  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712478204438 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[3\] uk101.vhd(245) " "Inferred latch for \"kbRowSel\[3\]\" at uk101.vhd(245)" {  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712478204438 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[4\] uk101.vhd(245) " "Inferred latch for \"kbRowSel\[4\]\" at uk101.vhd(245)" {  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712478204438 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[5\] uk101.vhd(245) " "Inferred latch for \"kbRowSel\[5\]\" at uk101.vhd(245)" {  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712478204438 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[6\] uk101.vhd(245) " "Inferred latch for \"kbRowSel\[6\]\" at uk101.vhd(245)" {  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712478204438 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[7\] uk101.vhd(245) " "Inferred latch for \"kbRowSel\[7\]\" at uk101.vhd(245)" {  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712478204439 "|uk101"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65 T65:u1 " "Elaborating entity \"T65\" for hierarchy \"T65:u1\"" {  } { { "uk101.vhd" "u1" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204493 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D T65.vhd(100) " "Verilog HDL or VHDL warning at T65.vhd(100): object \"D\" assigned a value but never read" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1712478204496 "|uk101|T65:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_o T65.vhd(125) " "Verilog HDL or VHDL warning at T65.vhd(125): object \"B_o\" assigned a value but never read" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1712478204496 "|uk101|T65:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_MCode T65:u1\|T65_MCode:mcode " "Elaborating entity \"T65_MCode\" for hierarchy \"T65:u1\|T65_MCode:mcode\"" {  } { { "../Components/M6502/T65.vhd" "mcode" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_ALU T65:u1\|T65_ALU:alu " "Elaborating entity \"T65_ALU\" for hierarchy \"T65:u1\|T65_ALU:alu\"" {  } { { "../Components/M6502/T65.vhd" "alu" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BasicRom BasicRom:u2 " "Elaborating entity \"BasicRom\" for hierarchy \"BasicRom:u2\"" {  } { { "uk101.vhd" "u2" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram BasicRom:u2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"BasicRom:u2\|altsyncram:altsyncram_component\"" {  } { { "BasicRom.vhd" "altsyncram_component" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/BasicRom.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BasicRom:u2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"BasicRom:u2\|altsyncram:altsyncram_component\"" {  } { { "BasicRom.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/BasicRom.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712478204538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BasicRom:u2\|altsyncram:altsyncram_component " "Instantiated megafunction \"BasicRom:u2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file BASIC.HEX " "Parameter \"init_file\" = \"BASIC.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204539 ""}  } { { "BasicRom.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/BasicRom.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712478204539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pp71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pp71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pp71 " "Found entity 1: altsyncram_pp71" {  } { { "db/altsyncram_pp71.tdf" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/db/altsyncram_pp71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712478204582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pp71 BasicRom:u2\|altsyncram:altsyncram_component\|altsyncram_pp71:auto_generated " "Elaborating entity \"altsyncram_pp71\" for hierarchy \"BasicRom:u2\|altsyncram:altsyncram_component\|altsyncram_pp71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712478204624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa BasicRom:u2\|altsyncram:altsyncram_component\|altsyncram_pp71:auto_generated\|decode_1oa:deep_decode " "Elaborating entity \"decode_1oa\" for hierarchy \"BasicRom:u2\|altsyncram:altsyncram_component\|altsyncram_pp71:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_pp71.tdf" "deep_decode" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/db/altsyncram_pp71.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712478204666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib BasicRom:u2\|altsyncram:altsyncram_component\|altsyncram_pp71:auto_generated\|mux_hib:mux2 " "Elaborating entity \"mux_hib\" for hierarchy \"BasicRom:u2\|altsyncram:altsyncram_component\|altsyncram_pp71:auto_generated\|mux_hib:mux2\"" {  } { { "db/altsyncram_pp71.tdf" "mux2" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/db/altsyncram_pp71.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroPage ZeroPage:u13 " "Elaborating entity \"ZeroPage\" for hierarchy \"ZeroPage:u13\"" {  } { { "uk101.vhd" "u13" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ZeroPage:u13\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ZeroPage:u13\|altsyncram:altsyncram_component\"" {  } { { "ZeroPage.vhd" "altsyncram_component" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/ZeroPage.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ZeroPage:u13\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ZeroPage:u13\|altsyncram:altsyncram_component\"" {  } { { "ZeroPage.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/ZeroPage.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712478204680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ZeroPage:u13\|altsyncram:altsyncram_component " "Instantiated megafunction \"ZeroPage:u13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204680 ""}  } { { "ZeroPage.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/ZeroPage.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712478204680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gra1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gra1 " "Found entity 1: altsyncram_gra1" {  } { { "db/altsyncram_gra1.tdf" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/db/altsyncram_gra1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712478204722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gra1 ZeroPage:u13\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated " "Elaborating entity \"altsyncram_gra1\" for hierarchy \"ZeroPage:u13\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CegmonRom CegmonRom:u4 " "Elaborating entity \"CegmonRom\" for hierarchy \"CegmonRom:u4\"" {  } { { "uk101.vhd" "u4" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferedUART bufferedUART:u5 " "Elaborating entity \"bufferedUART\" for hierarchy \"bufferedUART:u5\"" {  } { { "uk101.vhd" "u5" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UK101TextDisplay UK101TextDisplay:u6 " "Elaborating entity \"UK101TextDisplay\" for hierarchy \"UK101TextDisplay:u6\"" {  } { { "uk101.vhd" "u6" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharRom CharRom:u7 " "Elaborating entity \"CharRom\" for hierarchy \"CharRom:u7\"" {  } { { "uk101.vhd" "u7" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayRam DisplayRam:u8 " "Elaborating entity \"DisplayRam\" for hierarchy \"DisplayRam:u8\"" {  } { { "uk101.vhd" "u8" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DisplayRam:u8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DisplayRam:u8\|altsyncram:altsyncram_component\"" {  } { { "DisplayRam.vhd" "altsyncram_component" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/DisplayRam.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayRam:u8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DisplayRam:u8\|altsyncram:altsyncram_component\"" {  } { { "DisplayRam.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/DisplayRam.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayRam:u8\|altsyncram:altsyncram_component " "Instantiated megafunction \"DisplayRam:u8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204750 ""}  } { { "DisplayRam.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/DisplayRam.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712478204750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f272 " "Found entity 1: altsyncram_f272" {  } { { "db/altsyncram_f272.tdf" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/db/altsyncram_f272.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712478204794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712478204794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f272 DisplayRam:u8\|altsyncram:altsyncram_component\|altsyncram_f272:auto_generated " "Elaborating entity \"altsyncram_f272\" for hierarchy \"DisplayRam:u8\|altsyncram:altsyncram_component\|altsyncram_f272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UK101keyboard UK101keyboard:u9 " "Elaborating entity \"UK101keyboard\" for hierarchy \"UK101keyboard:u9\"" {  } { { "uk101.vhd" "u9" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204799 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keyb_error UK101keyboard.vhd(108) " "Verilog HDL or VHDL warning at UK101keyboard.vhd(108): object \"keyb_error\" assigned a value but never read" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/UK101keyboard.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1712478204803 "|uk101|UK101keyboard:u9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extended UK101keyboard.vhd(114) " "Verilog HDL or VHDL warning at UK101keyboard.vhd(114): object \"extended\" assigned a value but never read" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/UK101keyboard.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1712478204803 "|uk101|UK101keyboard:u9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shiftPressed UK101keyboard.vhd(115) " "Verilog HDL or VHDL warning at UK101keyboard.vhd(115): object \"shiftPressed\" assigned a value but never read" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/UK101keyboard.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1712478204803 "|uk101|UK101keyboard:u9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "keys UK101keyboard.vhd(154) " "VHDL Process Statement warning at UK101keyboard.vhd(154): inferring latch(es) for signal or variable \"keys\", which holds its previous value in one or more paths through the process" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/UK101keyboard.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1712478204803 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[0\]\[3\] UK101keyboard.vhd(154) " "Inferred latch for \"keys\[0\]\[3\]\" at UK101keyboard.vhd(154)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/UK101keyboard.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712478204803 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[0\]\[4\] UK101keyboard.vhd(154) " "Inferred latch for \"keys\[0\]\[4\]\" at UK101keyboard.vhd(154)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/UK101keyboard.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712478204803 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[0\]\[5\] UK101keyboard.vhd(154) " "Inferred latch for \"keys\[0\]\[5\]\" at UK101keyboard.vhd(154)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/UK101keyboard.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712478204803 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[0\]\[7\] UK101keyboard.vhd(154) " "Inferred latch for \"keys\[0\]\[7\]\" at UK101keyboard.vhd(154)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/UK101keyboard.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712478204803 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[1\]\[0\] UK101keyboard.vhd(154) " "Inferred latch for \"keys\[1\]\[0\]\" at UK101keyboard.vhd(154)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/UK101keyboard.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712478204804 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[2\]\[0\] UK101keyboard.vhd(154) " "Inferred latch for \"keys\[2\]\[0\]\" at UK101keyboard.vhd(154)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/UK101keyboard.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712478204804 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[3\]\[0\] UK101keyboard.vhd(154) " "Inferred latch for \"keys\[3\]\[0\]\" at UK101keyboard.vhd(154)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/UK101keyboard.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712478204804 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[4\]\[0\] UK101keyboard.vhd(154) " "Inferred latch for \"keys\[4\]\[0\]\" at UK101keyboard.vhd(154)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/UK101keyboard.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712478204804 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[5\]\[0\] UK101keyboard.vhd(154) " "Inferred latch for \"keys\[5\]\[0\]\" at UK101keyboard.vhd(154)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/UK101keyboard.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712478204804 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[5\]\[1\] UK101keyboard.vhd(154) " "Inferred latch for \"keys\[5\]\[1\]\" at UK101keyboard.vhd(154)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/UK101keyboard.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712478204804 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[5\]\[2\] UK101keyboard.vhd(154) " "Inferred latch for \"keys\[5\]\[2\]\" at UK101keyboard.vhd(154)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/UK101keyboard.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712478204804 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[6\]\[0\] UK101keyboard.vhd(154) " "Inferred latch for \"keys\[6\]\[0\]\" at UK101keyboard.vhd(154)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/UK101keyboard.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712478204804 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[7\]\[0\] UK101keyboard.vhd(154) " "Inferred latch for \"keys\[7\]\[0\]\" at UK101keyboard.vhd(154)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/UK101keyboard.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712478204804 "|uk101|UK101keyboard:u9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_intf UK101keyboard:u9\|ps2_intf:ps2 " "Elaborating entity \"ps2_intf\" for hierarchy \"UK101keyboard:u9\|ps2_intf:ps2\"" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "ps2" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712478204806 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux75 " "Found clock multiplexer T65:u1\|Mux75" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|Mux75"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|PCAdder\[1\] " "Found clock multiplexer T65:u1\|PCAdder\[1\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|PCAdder[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|T65_MCode:mcode\|Mux124 " "Found clock multiplexer T65:u1\|T65_MCode:mcode\|Mux124" {  } { { "../Components/M6502/T65_MCode.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65_MCode.vhd" 206 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|T65_MCode:mcode|Mux124"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|T65_MCode:mcode\|Mux74 " "Found clock multiplexer T65:u1\|T65_MCode:mcode\|Mux74" {  } { { "../Components/M6502/T65_MCode.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65_MCode.vhd" 681 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|T65_MCode:mcode|Mux74"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux74 " "Found clock multiplexer T65:u1\|Mux74" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|Mux74"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|PCAdder\[2\] " "Found clock multiplexer T65:u1\|PCAdder\[2\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|PCAdder[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux73 " "Found clock multiplexer T65:u1\|Mux73" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|Mux73"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|PCAdder\[3\] " "Found clock multiplexer T65:u1\|PCAdder\[3\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|PCAdder[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux72 " "Found clock multiplexer T65:u1\|Mux72" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|Mux72"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|PCAdder\[4\] " "Found clock multiplexer T65:u1\|PCAdder\[4\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|PCAdder[4]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux71 " "Found clock multiplexer T65:u1\|Mux71" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|Mux71"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|PCAdder\[5\] " "Found clock multiplexer T65:u1\|PCAdder\[5\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|PCAdder[5]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux70 " "Found clock multiplexer T65:u1\|Mux70" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|Mux70"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|PCAdder\[6\] " "Found clock multiplexer T65:u1\|PCAdder\[6\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|PCAdder[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux69 " "Found clock multiplexer T65:u1\|Mux69" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|Mux69"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|PCAdder\[7\] " "Found clock multiplexer T65:u1\|PCAdder\[7\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|PCAdder[7]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux68 " "Found clock multiplexer T65:u1\|Mux68" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|Mux68"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux67 " "Found clock multiplexer T65:u1\|Mux67" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|Mux67"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux66 " "Found clock multiplexer T65:u1\|Mux66" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|Mux66"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux65 " "Found clock multiplexer T65:u1\|Mux65" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|Mux65"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux64 " "Found clock multiplexer T65:u1\|Mux64" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|Mux64"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux63 " "Found clock multiplexer T65:u1\|Mux63" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|Mux63"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux62 " "Found clock multiplexer T65:u1\|Mux62" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|Mux62"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux61 " "Found clock multiplexer T65:u1\|Mux61" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712478204970 "|uk101|T65:u1|Mux61"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1712478204970 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bufferedUART:u5\|rxBuffer " "RAM logic \"bufferedUART:u5\|rxBuffer\" is uninferred due to asynchronous read logic" {  } { { "../Components/UART/bufferedUART.vhd" "rxBuffer" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/UART/bufferedUART.vhd" 73 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1712478205365 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1712478205365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kbRowSel\[2\] " "Latch kbRowSel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA T65:u1\|PC\[10\] " "Ports D and ENA on the latch are fed by the same signal T65:u1\|PC\[10\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1712478209639 ""}  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1712478209639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kbRowSel\[3\] " "Latch kbRowSel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA T65:u1\|PC\[11\] " "Ports D and ENA on the latch are fed by the same signal T65:u1\|PC\[11\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1712478209639 ""}  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1712478209639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kbRowSel\[4\] " "Latch kbRowSel\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA T65:u1\|PC\[12\] " "Ports D and ENA on the latch are fed by the same signal T65:u1\|PC\[12\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1712478209639 ""}  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1712478209639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kbRowSel\[5\] " "Latch kbRowSel\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA T65:u1\|PC\[13\] " "Ports D and ENA on the latch are fed by the same signal T65:u1\|PC\[13\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1712478209639 ""}  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1712478209639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kbRowSel\[6\] " "Latch kbRowSel\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA T65:u1\|PC\[14\] " "Ports D and ENA on the latch are fed by the same signal T65:u1\|PC\[14\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1712478209641 ""}  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1712478209641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kbRowSel\[7\] " "Latch kbRowSel\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA T65:u1\|PC\[15\] " "Ports D and ENA on the latch are fed by the same signal T65:u1\|PC\[15\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1712478209641 ""}  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1712478209641 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 530 -1 0 } } { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 234 -1 0 } } { "../Components/M6502/T65.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/M6502/T65.vhd" 121 -1 0 } } { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/UK101keyboard.vhd" 156 -1 0 } } { "../Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/ps2_intf.vhd" 69 -1 0 } } { "../Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/ps2_intf.vhd" 68 -1 0 } } { "../Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/Components/PS2KB/ps2_intf.vhd" 79 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1712478209650 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1712478209650 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BankSelector\[0\] GND " "Pin \"BankSelector\[0\]\" is stuck at GND" {  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712478211354 "|uk101|BankSelector[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BankSelector\[1\] GND " "Pin \"BankSelector\[1\]\" is stuck at GND" {  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712478211354 "|uk101|BankSelector[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BankSelector\[2\] GND " "Pin \"BankSelector\[2\]\" is stuck at GND" {  } { { "uk101.vhd" "" { Text "C:/Users/gmeth/Desktop/UK101onFPGA/UK101/uk101.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712478211354 "|uk101|BankSelector[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1712478211354 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1712478233010 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1712478233328 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712478233328 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4361 " "Implemented 4361 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1712478233554 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1712478233554 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1712478233554 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4290 " "Implemented 4290 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1712478233554 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1712478233554 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1712478233554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712478233583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 07 09:23:53 2024 " "Processing ended: Sun Apr 07 09:23:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712478233583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712478233583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712478233583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712478233583 ""}
