# Complete Nanocode ROM Contents

This table contains all entries from the nanocode ROM (336 x 68-bit) with decoded fields.
Each field shows [original bits] followed by decoded meaning.

## Bit Field Descriptions

- **Bus [67:64]**: Bus operation control
  - 0000: No bus operation
  - 0001: Read cycle
  - 0010: Write cycle
  - 0011: Address strobe
  - 0100: Data strobe
  - 0101: Bus acknowledge
  - 0110: Interrupt acknowledge
  - 0111: Reset sequence

- **Reg Transfer [63:48]**: Register transfer operations
  - reg→abl: Register to address bus low
  - reg→abh: Register to address bus high
  - reg→dbl: Register to data bus low
  - reg→dbh: Register to data bus high
  - abl→reg: Address bus low to register
  - abh→reg: Address bus high to register
  - dbl→reg: Data bus low to register
  - dbh→reg: Data bus high to register

- **ALU [47:32]**: ALU operation control
  - [47:45]: Operation select
    - 000: Pass A
    - 001: Pass B
    - 010: Add
    - 011: Subtract
    - 100: AND
    - 101: OR
    - 110: XOR
    - 111: NOT
  - [44:40]: Source select
  - [39:35]: Destination select
  - [34:32]: Size control

- **Addr [31:16]**: Address unit control
  - [31]: Address unit clock enable
  - [30:29]: AU output control
    - 00: No output
    - 01: AU → DB (data bus)
    - 10: AU → AB (address bus)
    - 11: AU → PC (program counter)
  - [28]: ABDHRECHARGE (address bus high recharge)
  - [27:25]: ATL control (address temp low)
    - 010: DBL → ATL
    - 011: ATL → DBL
    - 100: ABL → ATL
    - 101: ATL → ABL
  - [24:22]: ATH control (address temp high)
    - Similar to ATL but for high bytes
  - [21:19]: AU control (arithmetic unit)
    - 000: No operation
    - 001: +1/+2 (byte/word)
    - 010: -4
    - 011: Load from AB
    - 100: +2
    - 101: +4
    - 110: -2
    - 111: -1/-2 (byte/word)
  - [18:16]: AU input control

- **Misc [15:0]**: Miscellaneous control signals
  - [15]: Update CCR
  - [14]: Update SR
  - [13]: Initialize state
  - [12:0]: Various control signals

| Address | Content | Bus [67:64] | Reg Transfer [63:48] | ALU [47:32] | Addr [31:16] | Misc [15:0] | Description |
|---------|----------|-------------|-------------------|-------------|--------------|-------------|-------------|
| 0x000 | 00000000000000000000000000000000000000000000000010000000000000000000 | [0000] No bus | [0000000000000000] No transfer | [0000000000000000] Pass A | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Initial reset state |
| 0x001 | 00000000000000000000000000000000000000000000000010000000000000000000 | [0000] No bus | [0000000000000000] No transfer | [0000000000000000] Pass A | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | NOP/Reset state |
| 0x002 | 00000000000000000000000000000000000000000000000010000000000000000000 | [0000] No bus | [0000000000000000] No transfer | [0000000000000000] Pass A | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x003 | 00000000000000000000000000001000000110011100000000000000101001000001 | [0000] No bus | [0000000000000000] No transfer | [0000000010000001] Pass A | [1001110000000000] CLK:1 Out:No output RCH:1 ATL:110 ATH:000 AU:NOP In:000 | [0000101001000001] | Standard control word |
| 0x004 | 00100001000000011000010001001000000110100000000001000000011001001001 | [0010] Write | [0001000000011000] reg→dbh | [0100010010000001] Add | [1010000000000100] CLK:1 Out:AU→DB RCH:0 ATL:000 ATH:000 AU:NOP In:100 | [0000011001001001] | Memory read setup |
| 0x005 | 00000001100000000010100000001000000110000000001001000000001001001001 | [0000] No bus | [0001100000000010] reg→dbh, abl→reg | [1000000010000001] AND | [1000000000100100] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:+2 In:100 | [0000001001001001] | Standard control word |
| 0x006 | 00100000000000011000010001000000000101000000000010000000100001010000 | [0010] Write | [0000000000011000] No transfer | [0100010000000001] Add | [0100000000001000] CLK:0 Out:AU→AB RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000100001010000] | Standard control word |
| 0x007 | 11000001000000000000000000001000000100010000000001000000000001010001 | [1100] Unknown | [0001000000000000] reg→dbh | [0000000010000001] Pass A | [0001000000000100] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:NOP In:100 | [0000000001010001] | Standard control word |
| 0x008 | 00100001000000011000010000000000000000000000000101000000000000010000 | [0010] Write | [0001000000011000] reg→dbh | [0100000000000000] Add | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000010000] | Standard control word |
| 0x009 | 01000001011000000000100000000110010001000000001100000000110100011000 | [0100] Data strobe | [0001011000000000] reg→dbh, abh→reg, dbl→reg | [1000000001100100] AND | [0100000000110000] CLK:0 Out:AU→AB RCH:0 ATL:000 ATH:000 AU:-2 In:000 | [0000110100011000] | Standard control word |
| 0x00A | 01000001011000000000100000000110010001000000001100000001100100011000 | [0100] Data strobe | [0001011000000000] reg→dbh, abh→reg, dbl→reg | [1000000001100100] AND | [0100000000110000] CLK:0 Out:AU→AB RCH:0 ATL:000 ATH:000 AU:-2 In:000 | [0001100100011000] | Standard control word |
| 0x00B | 00100001000000011000010000000000000100000000000001000000000001010000 | [0010] Write | [0001000000011000] reg→dbh | [0100000000000001] Add | [0000000000000100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:100 | [0000000001010000] | Standard control word |
| 0x00C | 10100100001000011000001000010000101001110000000001000100110010100001 | [1010] Unknown | [0100001000011000] reg→abh, dbl→reg | [0010000100001010] Pass B | [0111000000000100] CLK:0 Out:AU→PC RCH:1 ATL:000 ATH:000 AU:NOP In:100 | [0100110010100001] | Standard control word |
| 0x00D | 01000000000000000000000010000000010100000000001000110001000000000000 | [0100] Data strobe | [0000000000000000] No transfer | [0000100000000101] Pass A | [0000000000100011] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+2 In:011 | [0001000000000000] | Standard control word |
| 0x00E | 00100001000000011000000000110010100100011111010001100000000001000000 | [0010] Write | [0001000000011000] reg→dbh | [0000001100101001] Pass A | [0001111101000110] CLK:0 Out:No output RCH:1 ATL:111 ATH:101 AU:NOP In:110 | [0000000001000000] | Standard control word |
| 0x00F | 00100010000000011000000000000000100010000100000000010100000100000011 | [0010] Write | [0010000000011000] reg→dbl | [0000000000001000] Pass A | [1000010000000001] CLK:1 Out:No output RCH:0 ATL:010 ATH:000 AU:NOP In:001 | [0100000100000011] | Standard control word |
| 0x010 | 00000001011000000000000001000110000000000000000010000000000100000000 | [0000] No bus | [0001011000000000] reg→dbh, abh→reg, dbl→reg | [0000010001100000] Pass A | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000100000000] | ALU operation control |
| 0x011 | 00000000000000000000000000001000000100000000000001000000000001010001 | [0000] No bus | [0000000000000000] No transfer | [0000000010000001] Pass A | [0000000000000100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:100 | [0000000001010001] | Standard control word |
| 0x012 | 00000001100000000010100000001000000110000000001001010000001001001001 | [0000] No bus | [0001100000000010] reg→dbh, abl→reg | [1000000010000001] AND | [1000000000100101] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:+2 In:101 | [0000001001001001] | Standard control word |
| 0x013 | 00101000000000001000010000000000000000000000000010000000000000000000 | [0010] Write | [1000000000001000] reg→abl | [0100000000000000] Add | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x014 | 01100010000000011000010010000000010100000000001000110001000000000000 | [0110] Int ack | [0010000000011000] reg→dbl | [0100100000000101] Add | [0000000000100011] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+2 In:011 | [0001000000000000] | Standard control word |
| 0x015 | 00000000000000000000000010010010100000000000000100110010000000000000 | [0000] No bus | [0000000000000000] No transfer | [0000100100101000] Pass A | [0000000000010011] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:011 | [0010000000000000] | Standard control word |
| 0x016 | 00100000000000011000010001001000000110000000001001010000001001001001 | [0010] Write | [0000000000011000] No transfer | [0100010010000001] Add | [1000000000100101] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:+2 In:101 | [0000001001001001] | Standard control word |
| 0x017 | 00000000000000000000001000000000100100000000000000110010000001011000 | [0000] No bus | [0000000000000000] No transfer | [0010000000001001] Pass B | [0000000000000011] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:011 | [0010000001011000] | Standard control word |
| 0x018 | 00010010000000000100100000001000000100000000000010000000000001010001 | [0001] Read | [0010000000000100] reg→dbl | [1000000010000001] AND | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000001010001] | Standard control word |
| 0x019 | 00100010000000011100000000000000000001100000000010001000100000000000 | [0010] Write | [0010000000011100] reg→dbl | [0000000000000000] Pass A | [0110000000001000] CLK:0 Out:AU→PC RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [1000100000000000] | Standard control word |
| 0x01A | 00010010000000000100000000000000010001100000000010000000000000000000 | [0001] Read | [0010000000000100] reg→dbl | [0000000000000100] Pass A | [0110000000001000] CLK:0 Out:AU→PC RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x01B | 00000000000000000000000000011001100110100000010001000000011011010001 | [0000] No bus | [0000000000000000] No transfer | [0000000110011001] Pass A | [1010000001000100] CLK:1 Out:AU→DB RCH:0 ATL:000 ATH:001 AU:NOP In:100 | [0000011011010001] | Standard control word |
| 0x01C | 10100010110000000000000000000000100000010000010010000100000100000000 | [1010] Unknown | [0010110000000000] reg→dbl, abl→reg, abh→reg | [0000000000001000] Pass A | [0001000001001000] CLK:0 Out:No output RCH:1 ATL:000 ATH:001 AU:+1/+2 In:000 | [0100000100000000] | Standard control word |
| 0x01D | 10000000000000000000000000001000000100010000000001000000000001000001 | [1000] Unknown | [0000000000000000] No transfer | [0000000010000001] Pass A | [0001000000000100] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:NOP In:100 | [0000000001000001] | Standard control word |
| 0x01E | 00100000000000011001000000011010000110000000001001000000001001001001 | [0010] Write | [0000000000011001] No transfer | [0000000110100001] Pass A | [1000000000100100] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:+2 In:100 | [0000001001001001] | Standard control word |
| 0x01F | 00010011000000000000101000010000001001000000010101000000100000110000 | [0001] Read | [0011000000000000] reg→dbl, reg→dbh | [1010000100000010] OR | [0100000001010100] CLK:0 Out:AU→AB RCH:0 ATL:000 ATH:001 AU:-4 In:100 | [0000100000110000] | Standard control word |
| 0x020 | 00000001000000000001010000000000000000000000000101100000000000010000 | [0000] No bus | [0001000000000001] reg→dbh | [0100000000000000] Add | [0000000000010110] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:110 | [0000000000010000] | Register-to-register transfer |
| 0x021 | 00100010000000011000001000001000100110000000000001000000000001010001 | [0010] Write | [0010000000011000] reg→dbl | [0010000010001001] Pass B | [1000000000000100] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:100 | [0000000001010001] | Standard control word |
| 0x022 | 00000001000000000010100001010000001001000000010110000000100000110000 | [0000] No bus | [0001000000000010] reg→dbh | [1000010100000010] AND | [0100000001011000] CLK:0 Out:AU→AB RCH:0 ATL:000 ATH:001 AU:Load AB In:000 | [0000100000110000] | Standard control word |
| 0x023 | 01000001000000000000000000000000000001101010001100000000110000000000 | [0100] Data strobe | [0001000000000000] reg→dbh | [0000000000000000] Pass A | [0110101000110000] CLK:0 Out:AU→PC RCH:0 ATL:101 ATH:000 AU:-2 In:000 | [0000110000000000] | Standard control word |
| 0x024 | 00110100000000000100000100000000000000000000000010000000000000000000 | [0011] Addr strobe | [0100000000000100] reg→abh | [0001000000000000] Pass A | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x025 | 00000000000100100000100000000000010000000000000000000001000000011000 | [0000] No bus | [0000000100100000] dbh→reg | [1000000000000100] AND | [0000000000000000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:000 | [0001000000011000] | Standard control word |
| 0x026 | 01110101000000000100100000100010000001100000000000000000110100001010 | [0111] Reset | [0101000000000100] reg→abh, reg→dbh | [1000001000100000] AND | [0110000000000000] CLK:0 Out:AU→PC RCH:0 ATL:000 ATH:000 AU:NOP In:000 | [0000110100001010] | Standard control word |
| 0x027 | 00100010000000011010000100000000100010000100000000010100000100000011 | [0010] Write | [0010000000011010] reg→dbl | [0001000000001000] Pass A | [1000010000000001] CLK:1 Out:No output RCH:0 ATL:010 ATH:000 AU:NOP In:001 | [0100000100000011] | Standard control word |
| 0x028 | 11000001000000000000000000001000000100010000000001000000000001010001 | [1100] Unknown | [0001000000000000] reg→dbh | [0000000010000001] Pass A | [0001000000000100] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:NOP In:100 | [0000000001010001] | Standard control word |
| 0x029 | 01010011000000000100100000100010000001100000000000000000110100001010 | [0101] Bus ack | [0011000000000100] reg→dbl, reg→dbh | [1000001000100000] AND | [0110000000000000] CLK:0 Out:AU→PC RCH:0 ATL:000 ATH:000 AU:NOP In:000 | [0000110100001010] | Standard control word |
| 0x02A | 11000001000000000000000000001001100110110000000001000000011011000001 | [1100] Unknown | [0001000000000000] reg→dbh | [0000000010011001] Pass A | [1011000000000100] CLK:1 Out:AU→DB RCH:1 ATL:000 ATH:000 AU:NOP In:100 | [0000011011000001] | Standard control word |
| 0x02B | 01001001110000000000001000001000001000000000000101000000000000100001 | [0100] Data strobe | [1001110000000000] reg→abl, reg→dbh, abl→reg, abh→reg | [0010000010000010] Pass B | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000100001] | Standard control word |
| 0x02C | 00000000000000000000100000100010010000000000000000110001000100000010 | [0000] No bus | [0000000000000000] No transfer | [1000001000100100] AND | [0000000000000011] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:011 | [0001000100000010] | Standard control word |
| 0x02D | 00010000110000000001010000000000000000011100000010000000000000011000 | [0001] Read | [0000110000000001] abl→reg, abh→reg | [0100000000000000] Add | [0001110000001000] CLK:0 Out:No output RCH:1 ATL:110 ATH:000 AU:+1/+2 In:000 | [0000000000011000] | Standard control word |
| 0x02E | 01010001110000000001000000011010100100000000000001000000000001000001 | [0101] Bus ack | [0001110000000001] reg→dbh, abl→reg, abh→reg | [0000000110101001] Pass A | [0000000000000100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:100 | [0000000001000001] | Standard control word |
| 0x02F | 00000000000000000000000001000000000100000000001100010000000001010000 | [0000] No bus | [0000000000000000] No transfer | [0000010000000001] Pass A | [0000000000110001] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-2 In:001 | [0000000001010000] | Standard control word |
| 0x030 | 00001000000000011001001000001000000110100000000001000100000011010001 | [0000] No bus | [1000000000011001] reg→abl | [0010000010000001] Pass B | [1010000000000100] CLK:1 Out:AU→DB RCH:0 ATL:000 ATH:000 AU:NOP In:100 | [0100000011010001] | Standard control word |
| 0x031 | 01010001110000000001010000001000001000000000000101000000000000110001 | [0101] Bus ack | [0001110000000001] reg→dbh, abl→reg, abh→reg | [0100000010000010] Add | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000110001] | Standard control word |
| 0x032 | 10100010110100100100000001000000000001110000000010000000110000010000 | [1010] Unknown | [0010110100100100] reg→dbl, abl→reg, abh→reg, dbh→reg | [0000010000000000] Pass A | [0111000000001000] CLK:0 Out:AU→PC RCH:1 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000110000010000] | Standard control word |
| 0x033 | 00000000000100000000000000000010100001001010000101100000100000010000 | [0000] No bus | [0000000100000000] dbh→reg | [0000000000101000] Pass A | [0100101000010110] CLK:0 Out:AU→AB RCH:0 ATL:101 ATH:000 AU:-4 In:110 | [0000100000010000] | Standard control word |
| 0x034 | 00010000110000000001000000000000100000000000010010000100000100000000 | [0001] Read | [0000110000000001] abl→reg, abh→reg | [0000000000001000] Pass A | [0000000001001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:+1/+2 In:000 | [0100000100000000] | Standard control word |
| 0x035 | 10000000000000000000000000001000000100010000000001000000000001000001 | [1000] Unknown | [0000000000000000] No transfer | [0000000010000001] Pass A | [0001000000000100] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:NOP In:100 | [0000000001000001] | Standard control word |
| 0x036 | 00000001000000000000000001000000001001000000000101000000100000100000 | [0000] No bus | [0001000000000000] reg→dbh | [0000010000000010] Pass A | [0100000000010100] CLK:0 Out:AU→AB RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000100000100000] | Standard control word |
| 0x037 | 00010010000000000000100000001010101000000000000101000000000000110001 | [0001] Read | [0010000000000000] reg→dbl | [1000000010101010] AND | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000110001] | Standard control word |
| 0x038 | 10100000000100111000000000100001100010111010000101100000011010010010 | [1010] Unknown | [0000000100111000] dbh→reg | [0000001000011000] Pass A | [1011101000010110] CLK:1 Out:AU→DB RCH:1 ATL:101 ATH:000 AU:-4 In:110 | [0000011010010010] | Standard control word |
| 0x039 | 00100000000000011000000000110010100110000000010000100000001101000010 | [0010] Write | [0000000000011000] No transfer | [0000001100101001] Pass A | [1000000001000010] CLK:1 Out:No output RCH:0 ATL:000 ATH:001 AU:NOP In:010 | [0000001101000010] | Standard control word |
| 0x03A | 00010010000000001100000000000000000000000000000010000000000000000000 | [0001] Read | [0010000000001100] reg→dbl | [0000000000000000] Pass A | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x03B | 11000001000000000000001000011101100100010000000001000000000001000001 | [1100] Unknown | [0001000000000000] reg→dbh | [0010000111011001] Pass B | [0001000000000100] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:NOP In:100 | [0000000001000001] | Standard control word |
| 0x03C | 00010100000000000100000100000000000000000000000010000000000000000000 | [0001] Read | [0100000000000100] reg→abh | [0001000000000000] Pass A | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x03D | 10100010110000000100001000000000100000010000010010000100000010000000 | [1010] Unknown | [0010110000000100] reg→dbl, abl→reg, abh→reg | [0010000000001000] Pass B | [0001000001001000] CLK:0 Out:No output RCH:1 ATL:000 ATH:001 AU:+1/+2 In:000 | [0100000010000000] | Standard control word |
| 0x03E | 00100000000100111000000000000000100000010010000101000100000100010010 | [0010] Write | [0000000100111000] dbh→reg | [0000000000001000] Pass A | [0001001000010100] CLK:0 Out:No output RCH:1 ATL:001 ATH:000 AU:-4 In:100 | [0100000100010010] | Standard control word |
| 0x03F | 00100010000000011000000000000000100010000100000000010100000100000011 | [0010] Write | [0010000000011000] reg→dbl | [0000000000001000] Pass A | [1000010000000001] CLK:1 Out:No output RCH:0 ATL:010 ATH:000 AU:NOP In:001 | [0100000100000011] | Standard control word |
| 0x040 | 00100010100000011001010000010000100100000000001110000100001000000000 | [0010] Write | [0010100000011001] reg→dbl, abl→reg | [0100000100001001] Add | [0000000000111000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-1/-2 In:000 | [0100001000000000] | Standard control word |
| 0x041 | 00000000000100000000000000000010100000001010000101000000000000010000 | [0000] No bus | [0000000100000000] dbh→reg | [0000000000101000] Pass A | [0000101000010100] CLK:0 Out:No output RCH:0 ATL:101 ATH:000 AU:-4 In:100 | [0000000000010000] | Standard control word |
| 0x042 | 00100010100000011001000000010010100100000000001110000100001000000000 | [0010] Write | [0010100000011001] reg→dbl, abl→reg | [0000000100101001] Pass A | [0000000000111000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-1/-2 In:000 | [0100001000000000] | Standard control word |
| 0x043 | 00000001000000000000010000000000100000000000010101000100000010010000 | [0000] No bus | [0001000000000000] reg→dbh | [0100000000001000] Add | [0000000001010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:-4 In:100 | [0100000010010000] | Standard control word |
| 0x044 | 00000000000100100000000000100010000000000100000000110001000100011010 | [0000] No bus | [0000000100100000] dbh→reg | [0000001000100000] Pass A | [0000010000000011] CLK:0 Out:No output RCH:0 ATL:010 ATH:000 AU:NOP In:011 | [0001000100011010] | Standard control word |
| 0x045 | 00100000000000011000000000010000100110000000011000100000001001000000 | [0010] Write | [0000000000011000] No transfer | [0000000100001001] Pass A | [1000000001100010] CLK:1 Out:No output RCH:0 ATL:000 ATH:001 AU:+2 In:010 | [0000001001000000] | ADD operation control |
| 0x046 | 00000000000100100000100000100010010000000000000000110001000100011010 | [0000] No bus | [0000000100100000] dbh→reg | [1000001000100100] AND | [0000000000000011] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:011 | [0001000100011010] | Standard control word |
| 0x047 | 00000000011000000000000000000110000000000000001110000000110100111000 | [0000] No bus | [0000011000000000] abh→reg, dbl→reg | [0000000001100000] Pass A | [0000000000111000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-1/-2 In:000 | [0000110100111000] | Standard control word |
| 0x048 | 00011000000000011001001000001000000100000000000001000000000001010001 | [0001] Read | [1000000000011001] reg→abl | [0010000010000001] Pass B | [0000000000000100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:100 | [0000000001010001] | Standard control word |
| 0x049 | 00100010000000011100000000000000000001100000000010001000100000000000 | [0010] Write | [0010000000011100] reg→dbl | [0000000000000000] Pass A | [0110000000001000] CLK:0 Out:AU→PC RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [1000100000000000] | Standard control word |
| 0x04A | 00110000100000001000000100000000100000000000000010000100000100000000 | [0011] Addr strobe | [0000100000001000] abl→reg | [0001000000001000] Pass A | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0100000100000000] | Standard control word |
| 0x04B | 00000000000100000000000000000010100001000000000101100000100000010000 | [0000] No bus | [0000000100000000] dbh→reg | [0000000000101000] Pass A | [0100000000010110] CLK:0 Out:AU→AB RCH:0 ATL:000 ATH:000 AU:-4 In:110 | [0000100000010000] | Standard control word |
| 0x04C | 10100010110000000100001000010001100000010000000010000000000000000000 | [1010] Unknown | [0010110000000100] reg→dbl, abl→reg, abh→reg | [0010000100011000] Pass B | [0001000000001000] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x04D | 01000001000000000000000000000000000000000000000101000000000000010000 | [0100] Data strobe | [0001000000000000] reg→dbh | [0000000000000000] Pass A | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000010000] | Standard control word |
| 0x04E | 10000000000000000000000000001000000100010000000001000000000001000001 | [1000] Unknown | [0000000000000000] No transfer | [0000000010000001] Pass A | [0001000000000100] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:NOP In:100 | [0000000001000001] | Standard control word |
| 0x04F | 00000000000000000000000000001000001000000000000101000000000000110001 | [0000] No bus | [0000000000000000] No transfer | [0000000010000010] Pass A | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000110001] | Standard control word |
| 0x050 | 00001000110000000000001000000000000000000000000010000000000000000000 | [0000] No bus | [1000110000000000] reg→abl, abl→reg, abh→reg | [0010000000000000] Pass B | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x051 | 00010010000000001100000000000000000000000000000010000000000000000000 | [0001] Read | [0010000000001100] reg→dbl | [0000000000000000] Pass A | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x052 | 00010000000000001010000100000000110001000000000010000100011000000000 | [0001] Read | [0000000000001010] No transfer | [0001000000001100] Pass A | [0100000000001000] CLK:0 Out:AU→AB RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0100011000000000] | Standard control word |
| 0x053 | 01010001000000011000001000000000000001100000000000000000110000000000 | [0101] Bus ack | [0001000000011000] reg→dbh | [0010000000000000] Pass B | [0110000000000000] CLK:0 Out:AU→PC RCH:0 ATL:000 ATH:000 AU:NOP In:000 | [0000110000000000] | Standard control word |
| 0x054 | 00001100000000011000001000100001000010100000000101110000000000000011 | [0000] No bus | [1100000000011000] reg→abl, reg→abh | [0010001000010000] Pass B | [1010000000010111] CLK:1 Out:AU→DB RCH:0 ATL:000 ATH:000 AU:-4 In:111 | [0000000000000011] | Standard control word |
| 0x055 | 01000000000000000000000010000000010100000000001000110000000001000000 | [0100] Data strobe | [0000000000000000] No transfer | [0000100000000101] Pass A | [0000000000100011] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+2 In:011 | [0000000001000000] | Standard control word |
| 0x056 | 11000001000000000000000000001000001000010000000101000000000000100001 | [1100] Unknown | [0001000000000000] reg→dbh | [0000000010000010] Pass A | [0001000000010100] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:-4 In:100 | [0000000000100001] | Standard control word |
| 0x057 | 00000000000000000000000000001000000100011100000001100000000001000001 | [0000] No bus | [0000000000000000] No transfer | [0000000010000001] Pass A | [0001110000000110] CLK:0 Out:No output RCH:1 ATL:110 ATH:000 AU:NOP In:110 | [0000000001000001] | Standard control word |
| 0x058 | 00000000000000000000000000000000000000000000000101100000000000000000 | [0000] No bus | [0000000000000000] No transfer | [0000000000000000] Pass A | [0000000000010110] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:110 | [0000000000000000] | Standard control word |
| 0x059 | 00000000000100000000000000000000100000000000000101000100000100010000 | [0000] No bus | [0000000100000000] dbh→reg | [0000000000001000] Pass A | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0100000100010000] | Standard control word |
| 0x05A | 11101011000000000000000000000000000000010000000010000000000000000000 | [1110] Unknown | [1011000000000000] reg→abl, reg→dbl, reg→dbh | [0000000000000000] Pass A | [0001000000001000] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x05B | 01100001000000011001000000011010100100000000000001000000000001000001 | [0110] Int ack | [0001000000011001] reg→dbh | [0000000110101001] Pass A | [0000000000000100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:100 | [0000000001000001] | Standard control word |
| 0x05C | 01100010000000011000010010000000010100000000001000110000000001000000 | [0110] Int ack | [0010000000011000] reg→dbl | [0100100000000101] Add | [0000000000100011] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+2 In:011 | [0000000001000000] | Standard control word |
| 0x05D | 00000000000000000000000010010010100000000000010100110000000100000000 | [0000] No bus | [0000000000000000] No transfer | [0000100100101000] Pass A | [0000000001010011] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:-4 In:011 | [0000000100000000] | Standard control word |
| 0x05E | 01000001000000000000010000011001101000000000000101000100001000110001 | [0100] Data strobe | [0001000000000000] reg→dbh | [0100000110011010] Add | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0100001000110001] | Standard control word |
| 0x05F | 00100000000100111100000000000000000010000010000100100010001000010000 | [0010] Write | [0000000100111100] dbh→reg | [0000000000000000] Pass A | [1000001000010010] CLK:1 Out:No output RCH:0 ATL:001 ATH:000 AU:-4 In:010 | [0010001000010000] | Standard control word |
| 0x060 | 00010010000000000000000000000010110100000000001110000000000000011000 | [0001] Read | [0010000000000000] reg→dbl | [0000000000101101] Pass A | [0000000000111000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-1/-2 In:000 | [0000000000011000] | Standard control word |
| 0x061 | 00000000000000000000001000010000100100000000011100110010000001011000 | [0000] No bus | [0000000000000000] No transfer | [0010000100001001] Pass B | [0000000001110011] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:-2 In:011 | [0010000001011000] | Standard control word |
| 0x062 | 00000000000100000000000000010000111000000000010101000100011000110000 | [0000] No bus | [0000000100000000] dbh→reg | [0000000100001110] Pass A | [0000000001010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:-4 In:100 | [0100011000110000] | Standard control word |
| 0x063 | 00000000011000000010100000000110000100000000001101110000000101000000 | [0000] No bus | [0000011000000010] abh→reg, dbl→reg | [1000000001100001] AND | [0000000000110111] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-2 In:111 | [0000000101000000] | Standard control word |
| 0x064 | 00000000000000000000000000000000000000000000000010000000000000000000 | [0000] No bus | [0000000000000000] No transfer | [0000000000000000] Pass A | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x065 | 00000001000000000000000000000000010101001010001101000000100001010000 | [0000] No bus | [0001000000000000] reg→dbh | [0000000000000101] Pass A | [0100101000110100] CLK:0 Out:AU→AB RCH:0 ATL:101 ATH:000 AU:-2 In:100 | [0000100001010000] | Standard control word |
| 0x066 | 00000001000000000000010000000000100000000000000101000100001000010000 | [0000] No bus | [0001000000000000] reg→dbh | [0100000000001000] Add | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0100001000010000] | Standard control word |
| 0x067 | 01110101000000010000001000000000000001100000000000000000110000000000 | [0111] Reset | [0101000000010000] reg→abh, reg→dbh | [0010000000000000] Pass B | [0110000000000000] CLK:0 Out:AU→PC RCH:0 ATL:000 ATH:000 AU:NOP In:000 | [0000110000000000] | Standard control word |
| 0x068 | 01000001000000000000000010000000010100001010001000110001000000000000 | [0100] Data strobe | [0001000000000000] reg→dbh | [0000100000000101] Pass A | [0000101000100011] CLK:0 Out:No output RCH:0 ATL:101 ATH:000 AU:+2 In:011 | [0001000000000000] | Standard control word |
| 0x069 | 00100010000000011000000000011010101010000000010101000000001100110001 | [0010] Write | [0010000000011000] reg→dbl | [0000000110101010] Pass A | [1000000001010100] CLK:1 Out:No output RCH:0 ATL:000 ATH:001 AU:-4 In:100 | [0000001100110001] | Standard control word |
| 0x06A | 00100001000000011000010001010000000100000000010000010000000001010000 | [0010] Write | [0001000000011000] reg→dbh | [0100010100000001] Add | [0000000001000001] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:NOP In:001 | [0000000001010000] | Standard control word |
| 0x06B | 01000001000000000000010000000000100000000110000101000000000000010000 | [0100] Data strobe | [0001000000000000] reg→dbh | [0100000000001000] Add | [0000011000010100] CLK:0 Out:No output RCH:0 ATL:011 ATH:000 AU:-4 In:100 | [0000000000010000] | Standard control word |
| 0x06C | 01000001000000000000000010000000010100001010001000110001000000000000 | [0100] Data strobe | [0001000000000000] reg→dbh | [0000100000000101] Pass A | [0000101000100011] CLK:0 Out:No output RCH:0 ATL:101 ATH:000 AU:+2 In:011 | [0001000000000000] | Standard control word |
| 0x06D | 00100000000000011000010001010001000000000000011010000000000010001000 | [0010] Write | [0000000000011000] No transfer | [0100010100010000] Add | [0000000001101000] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:+4 In:000 | [0000000010001000] | Standard control word |
| 0x06E | 00000001000000000000000001010000000100000000010001110000000001000000 | [0000] No bus | [0001000000000000] reg→dbh | [0000010100000001] Pass A | [0000000001000111] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:NOP In:111 | [0000000001000000] | Standard control word |
| 0x06F | 00010010000000001000000000011010101000000000000101000000000000110001 | [0001] Read | [0010000000001000] reg→dbl | [0000000110101010] Pass A | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000110001] | Standard control word |
| 0x070 | 00000000000000000000000000001000001000000000000101000000000000110001 | [0000] No bus | [0000000000000000] No transfer | [0000000010000010] Pass A | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000110001] | Standard control word |
| 0x071 | 00010010000000000001100000000010000000000000000101100000000000000000 | [0001] Read | [0010000000000001] reg→dbl | [1000000000100000] AND | [0000000000010110] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:110 | [0000000000000000] | Standard control word |
| 0x072 | 00010010000000000001000000000010000100000000000101100000000000000000 | [0001] Read | [0010000000000001] reg→dbl | [0000000000100001] Pass A | [0000000000010110] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:110 | [0000000000000000] | Standard control word |
| 0x073 | 00100010000000011100000000001000001000000000000101000000000000100001 | [0010] Write | [0010000000011100] reg→dbl | [0000000010000010] Pass A | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000100001] | Standard control word |
| 0x074 | 00000001000000000001010000000000001010100000000110000000011000101000 | [0000] No bus | [0001000000000001] reg→dbh | [0100000000000010] Add | [1010000000011000] CLK:1 Out:AU→DB RCH:0 ATL:000 ATH:000 AU:Load AB In:000 | [0000011000101000] | Standard control word |
| 0x075 | 00000001100000000000100000000000000000000000000101000000000000010000 | [0000] No bus | [0001100000000000] reg→dbh, abl→reg | [1000000000000000] AND | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000010000] | Standard control word |
| 0x076 | 00010010000000000000101000001001000100000000001001000000000011010001 | [0001] Read | [0010000000000000] reg→dbl | [1010000010010001] OR | [0000000000100100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+2 In:100 | [0000000011010001] | Standard control word |
| 0x077 | 11110101001000000100000000000000000000010000000010000000000000000000 | [1111] Unknown | [0101001000000100] reg→abh, reg→dbh, dbl→reg | [0000000000000000] Pass A | [0001000000001000] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x078 | 00000000000000000000010000001001101000000000000101000010000010110001 | [0000] No bus | [0000000000000000] No transfer | [0100000010011010] Add | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0010000010110001] | Standard control word |
| 0x079 | 00000000000000000000010000000000100000000110000101100000000000000000 | [0000] No bus | [0000000000000000] No transfer | [0100000000001000] Add | [0000011000010110] CLK:0 Out:No output RCH:0 ATL:011 ATH:000 AU:-4 In:110 | [0000000000000000] | Standard control word |
| 0x07A | 00100010100000001001100000000010000010000100001000000000001000001000 | [0010] Write | [0010100000001001] reg→dbl, abl→reg | [1000000000100000] AND | [1000010000100000] CLK:1 Out:No output RCH:0 ATL:010 ATH:000 AU:+2 In:000 | [0000001000001000] | Standard control word |
| 0x07B | 00100010100000001001000000000010000110000100001000000000001000001000 | [0010] Write | [0010100000001001] reg→dbl, abl→reg | [0000000000100001] Pass A | [1000010000100000] CLK:1 Out:No output RCH:0 ATL:010 ATH:000 AU:+2 In:000 | [0000001000001000] | Standard control word |
| 0x07C | 00010010000000001000010000000000000000000000001110000000000000011000 | [0001] Read | [0010000000001000] reg→dbl | [0100000000000000] Add | [0000000000111000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-1/-2 In:000 | [0000000000011000] | Standard control word |
| 0x07D | 00110100000100101100000000000000000001100000000001100000110000010000 | [0011] Addr strobe | [0100000100101100] reg→abh, dbh→reg | [0000000000000000] Pass A | [0110000000000110] CLK:0 Out:AU→PC RCH:0 ATL:000 ATH:000 AU:NOP In:110 | [0000110000010000] | Standard control word |
| 0x07E | 01110101000000001000000100000000111000000000010010000100000100000000 | [0111] Reset | [0101000000001000] reg→abh, reg→dbh | [0001000000001110] Pass A | [0000000001001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:+1/+2 In:000 | [0100000100000000] | Standard control word |
| 0x07F | 01000000000000000000010000010000100110000000011100100000000001011000 | [0100] Data strobe | [0000000000000000] No transfer | [0100000100001001] Add | [1000000001110010] CLK:1 Out:No output RCH:0 ATL:000 ATH:001 AU:-2 In:010 | [0000000001011000] | Standard control word |
| 0x080 | 11010011000000000000101000001001000100010000001001000000000011010001 | [1101] Unknown | [0011000000000000] reg→dbl, reg→dbh | [1010000010010001] OR | [0001000000100100] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:+2 In:100 | [0000000011010001] | Memory write setup |
| 0x081 | 11110101001000000000000000000000100000010000000010000100000100000000 | [1111] Unknown | [0101001000000000] reg→abh, reg→dbh, dbl→reg | [0000000000001000] Pass A | [0001000000001000] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:+1/+2 In:000 | [0100000100000000] | Standard control word |
| 0x082 | 01110101000000000100000000000000010000000000010010001000000001000000 | [0111] Reset | [0101000000000100] reg→abh, reg→dbh | [0000000000000100] Pass A | [0000000001001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:+1/+2 In:000 | [1000000001000000] | Standard control word |
| 0x083 | 01110101000000000000000000000000110000000000010010001100000101000000 | [0111] Reset | [0101000000000000] reg→abh, reg→dbh | [0000000000001100] Pass A | [0000000001001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:+1/+2 In:000 | [1100000101000000] | Standard control word |
| 0x084 | 01110101000000000000000000000000110000000000010010001100011001000000 | [0111] Reset | [0101000000000000] reg→abh, reg→dbh | [0000000000001100] Pass A | [0000000001001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:+1/+2 In:000 | [1100011001000000] | Standard control word |
| 0x085 | 01110000000000011100000000000000000001100000001101000000110000000000 | [0111] Reset | [0000000000011100] No transfer | [0000000000000000] Pass A | [0110000000110100] CLK:0 Out:AU→PC RCH:0 ATL:000 ATH:000 AU:-2 In:100 | [0000110000000000] | Standard control word |
| 0x086 | 00010000000000001000000000000010100000000000000010000000000000000000 | [0001] Read | [0000000000001000] No transfer | [0000000000101000] Pass A | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x087 | 00010010000000000100000100000000010001000000000010000000000000000000 | [0001] Read | [0010000000000100] reg→dbl | [0001000000000100] Pass A | [0100000000001000] CLK:0 Out:AU→AB RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x088 | 01000000000000000000010000010000100110000000011100100010001001011000 | [0100] Data strobe | [0000000000000000] No transfer | [0100000100001001] Add | [1000000001110010] CLK:1 Out:No output RCH:0 ATL:000 ATH:001 AU:-2 In:010 | [0010001001011000] | Standard control word |
| 0x089 | 00100000000000011000010000000000000100000000000000100000000001000000 | [0010] Write | [0000000000011000] No transfer | [0100000000000001] Add | [0000000000000010] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:010 | [0000000001000000] | Standard control word |
| 0x08A | 00000001000000000000000000000000001000000000000101000000000000110000 | [0000] No bus | [0001000000000000] reg→dbh | [0000000000000010] Pass A | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000110000] | Standard control word |
| 0x08B | 00100001000000011100000001011001000110000000011000000000001011001001 | [0010] Write | [0001000000011100] reg→dbh | [0000010110010001] Pass A | [1000000001100000] CLK:1 Out:No output RCH:0 ATL:000 ATH:001 AU:+2 In:000 | [0000001011001001] | Standard control word |
| 0x08C | 01100001000000011000000000010010100110000000011100100000001101011000 | [0110] Int ack | [0001000000011000] reg→dbh | [0000000100101001] Pass A | [1000000001110010] CLK:1 Out:No output RCH:0 ATL:000 ATH:001 AU:-2 In:010 | [0000001101011000] | Standard control word |
| 0x08D | 01100001000000011000010000010010000010000000010101000000001100010000 | [0110] Int ack | [0001000000011000] reg→dbh | [0100000100100000] Add | [1000000001010100] CLK:1 Out:No output RCH:0 ATL:000 ATH:001 AU:-4 In:100 | [0000001100010000] | Standard control word |
| 0x08E | 00000000000000000000000100000000010010100000001100110001011000011000 | [0000] No bus | [0000000000000000] No transfer | [0001000000000100] Pass A | [1010000000110011] CLK:1 Out:AU→DB RCH:0 ATL:000 ATH:000 AU:-2 In:011 | [0001011000011000] | Standard control word |
| 0x08F | 01100001000000011000000000010000100110000000011000100000001001000000 | [0110] Int ack | [0001000000011000] reg→dbh | [0000000100001001] Pass A | [1000000001100010] CLK:1 Out:No output RCH:0 ATL:000 ATH:001 AU:+2 In:010 | [0000001001000000] | Standard control word |
| 0x090 | 00000000000000000000000000001000000100011100000001100000000001000001 | [0000] No bus | [0000000000000000] No transfer | [0000000010000001] Pass A | [0001110000000110] CLK:0 Out:No output RCH:1 ATL:110 ATH:000 AU:NOP In:110 | [0000000001000001] | Standard control word |
| 0x091 | 00010010000000000000000000010010110110000000001110000010001000011000 | [0001] Read | [0010000000000000] reg→dbl | [0000000100101101] Pass A | [1000000000111000] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:-1/-2 In:000 | [0010001000011000] | Standard control word |
| 0x092 | 01000001000000000000100000010010010000000000010000110001000100011000 | [0100] Data strobe | [0001000000000000] reg→dbh | [1000000100100100] AND | [0000000001000011] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:NOP In:011 | [0001000100011000] | Standard control word |
| 0x093 | 00010010000000000000010000010000110110000000001110000010001000011000 | [0001] Read | [0010000000000000] reg→dbl | [0100000100001101] Add | [1000000000111000] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:-1/-2 In:000 | [0010001000011000] | Standard control word |
| 0x094 | 01000001000000000000000010000000010100001010001000110000000001000000 | [0100] Data strobe | [0001000000000000] reg→dbh | [0000100000000101] Pass A | [0000101000100011] CLK:0 Out:No output RCH:0 ATL:101 ATH:000 AU:+2 In:011 | [0000000001000000] | Standard control word |
| 0x095 | 01000001000000000000010000001000101000000110000101000000000000110001 | [0100] Data strobe | [0001000000000000] reg→dbh | [0100000010001010] Add | [0000011000010100] CLK:0 Out:No output RCH:0 ATL:011 ATH:000 AU:-4 In:100 | [0000000000110001] | Standard control word |
| 0x096 | 00000001000000000000010000000000100000000000000101000100001000010000 | [0000] No bus | [0001000000000000] reg→dbh | [0100000000001000] Add | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0100001000010000] | Standard control word |
| 0x097 | 00101000000000001000010000000000000000000000000010000000000000000000 | [0010] Write | [1000000000001000] reg→abl | [0100000000000000] Add | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x098 | 00100010000000011000000000000000100000000000000010000100011000000000 | [0010] Write | [0010000000011000] reg→dbl | [0000000000001000] Pass A | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0100011000000000] | Standard control word |
| 0x099 | 00100010001000011010000000000000100000000000000010000100000100000000 | [0010] Write | [0010001000011010] reg→dbl, dbl→reg | [0000000000001000] Pass A | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0100000100000000] | Standard control word |
| 0x09A | 11010011001000000100000000010000011000010000000010000000000000000000 | [1101] Unknown | [0011001000000100] reg→dbl, reg→dbh, dbl→reg | [0000000100000110] Pass A | [0001000000001000] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x09B | 00010010000000000100000000000000010000000000010010001000000001000000 | [0001] Read | [0010000000000100] reg→dbl | [0000000000000100] Pass A | [0000000001001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:+1/+2 In:000 | [1000000001000000] | Standard control word |
| 0x09C | 00001000000000011000001000000000000000000000000101110000000000000011 | [0000] No bus | [1000000000011000] reg→abl | [0010000000000000] Pass B | [0000000000010111] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:111 | [0000000000000011] | Standard control word |
| 0x09D | 00100010110000000000010000001000001000000000000101000000000000110001 | [0010] Write | [0010110000000000] reg→dbl, abl→reg, abh→reg | [0100000010000010] Add | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000110001] | Standard control word |
| 0x09E | 00100010000000011000000000000000100010100000000010000000000000000000 | [0010] Write | [0010000000011000] reg→dbl | [0000000000001000] Pass A | [1010000000001000] CLK:1 Out:AU→DB RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x09F | 00100000000000011000000000110001100100011111011001100000000011000010 | [0010] Write | [0000000000011000] No transfer | [0000001100011001] Pass A | [0001111101100110] CLK:0 Out:No output RCH:1 ATL:111 ATH:101 AU:+2 In:110 | [0000000011000010] | Standard control word |
| 0x0A0 | 00100000000000011000000000001000100110000000001001010000001001000001 | [0010] Write | [0000000000011000] No transfer | [0000000010001001] Pass A | [1000000000100101] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:+2 In:101 | [0000001001000001] | Standard control word |
| 0x0A1 | 01000001000000000000000000010000000100000000011100100000000001011000 | [0100] Data strobe | [0001000000000000] reg→dbh | [0000000100000001] Pass A | [0000000001110010] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:-2 In:010 | [0000000001011000] | Standard control word |
| 0x0A2 | 00000000100000000010100000000000000001000000000101000000100000010000 | [0000] No bus | [0000100000000010] abl→reg | [1000000000000000] AND | [0100000000010100] CLK:0 Out:AU→AB RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000100000010000] | Standard control word |
| 0x0A3 | 00000001000000000000000000011001000100000000011001000000000011000001 | [0000] No bus | [0001000000000000] reg→dbh | [0000000110010001] Pass A | [0000000001100100] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:+2 In:100 | [0000000011000001] | Standard control word |
| 0x0A4 | 00000000011000000010100001000110000101000000000000010000100101010000 | [0000] No bus | [0000011000000010] abh→reg, dbl→reg | [1000010001100001] AND | [0100000000000001] CLK:0 Out:AU→AB RCH:0 ATL:000 ATH:000 AU:NOP In:001 | [0000100101010000] | Standard control word |
| 0x0A5 | 00100001000000011100000001011001000100000000011001000000000011000001 | [0010] Write | [0001000000011100] reg→dbh | [0000010110010001] Pass A | [0000000001100100] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:+2 In:100 | [0000000011000001] | Standard control word |
| 0x0A6 | 01000000000000000000000000000000000101001010001101100000100001000000 | [0100] Data strobe | [0000000000000000] No transfer | [0000000000000001] Pass A | [0100101000110110] CLK:0 Out:AU→AB RCH:0 ATL:101 ATH:000 AU:-2 In:110 | [0000100001000000] | Standard control word |
| 0x0A7 | 00000000000100000000000000000000100001001010000101100100100100010000 | [0000] No bus | [0000000100000000] dbh→reg | [0000000000001000] Pass A | [0100101000010110] CLK:0 Out:AU→AB RCH:0 ATL:101 ATH:000 AU:-4 In:110 | [0100100100010000] | Standard control word |
| 0x0A8 | 00000000011000000000000000000010110110000000001100000000001101011000 | [0000] No bus | [0000011000000000] abh→reg, dbl→reg | [0000000000101101] Pass A | [1000000000110000] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:-2 In:000 | [0000001101011000] | Standard control word |
| 0x0A9 | 01000001000000000000000000000001111001100000001010000000110010100000 | [0100] Data strobe | [0001000000000000] reg→dbh | [0000000000011110] Pass A | [0110000000101000] CLK:0 Out:AU→PC RCH:0 ATL:000 ATH:000 AU:+4 In:000 | [0000110010100000] | Standard control word |
| 0x0AA | 00110010000000011000000000010010100010000000001110000010001000011000 | [0011] Addr strobe | [0010000000011000] reg→dbl | [0000000100101000] Pass A | [1000000000111000] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:-1/-2 In:000 | [0010001000011000] | Standard control word |
| 0x0AB | 11000001000000000000000000011001100110110000010001000000011011000001 | [1100] Unknown | [0001000000000000] reg→dbh | [0000000110011001] Pass A | [1011000001000100] CLK:1 Out:AU→DB RCH:1 ATL:000 ATH:001 AU:NOP In:100 | [0000011011000001] | Standard control word |
| 0x0AC | 00100000000000011010000000100001110000001100001010000000000010000010 | [0010] Write | [0000000000011010] No transfer | [0000001000011100] Pass A | [0000110000101000] CLK:0 Out:No output RCH:0 ATL:110 ATH:000 AU:+4 In:000 | [0000000010000010] | Standard control word |
| 0x0AD | 00000000000000000000000000010000000100010101010001100000000001000000 | [0000] No bus | [0000000000000000] No transfer | [0000000100000001] Pass A | [0001010101000110] CLK:0 Out:No output RCH:1 ATL:010 ATH:101 AU:NOP In:110 | [0000000001000000] | Standard control word |
| 0x0AE | 01000000000000000000000000000000000010100000000010000000011000001000 | [0100] Data strobe | [0000000000000000] No transfer | [0000000000000000] Pass A | [1010000000001000] CLK:1 Out:AU→DB RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000011000001000] | Standard control word |
| 0x0AF | 00000001000000000000000000000000000001101010001101000000110000010000 | [0000] No bus | [0001000000000000] reg→dbh | [0000000000000000] Pass A | [0110101000110100] CLK:0 Out:AU→PC RCH:0 ATL:101 ATH:000 AU:-2 In:100 | [0000110000010000] | Standard control word |
| 0x0B0 | 10000000000000000000001000001101100100010000000001000000000001000001 | [1000] Unknown | [0000000000000000] No transfer | [0010000011011001] Pass B | [0001000000000100] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:NOP In:100 | [0000000001000001] | Standard control word |
| 0x0B1 | 01110101000000000000000000000000110000000000000010001100000101000000 | [0111] Reset | [0101000000000000] reg→abh, reg→dbh | [0000000000001100] Pass A | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [1100000101000000] | Standard control word |
| 0x0B2 | 11000001000000000000000000001000000100010000000001000000000001000001 | [1100] Unknown | [0001000000000000] reg→dbh | [0000000010000001] Pass A | [0001000000000100] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:NOP In:100 | [0000000001000001] | Standard control word |
| 0x0B3 | 00100010000000011000000000001001101000000010000101000010000010110001 | [0010] Write | [0010000000011000] reg→dbl | [0000000010011010] Pass A | [0000001000010100] CLK:0 Out:No output RCH:0 ATL:001 ATH:000 AU:-4 In:100 | [0010000010110001] | Standard control word |
| 0x0B4 | 00100010000100011000000000010010100000000000000101000000000000010000 | [0010] Write | [0010000100011000] reg→dbl, dbh→reg | [0000000100101000] Pass A | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000010000] | Standard control word |
| 0x0B5 | 11100101000000011100000000001001000100010000001001000000000011010001 | [1110] Unknown | [0101000000011100] reg→abh, reg→dbh | [0000000010010001] Pass A | [0001000000100100] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:+2 In:100 | [0000000011010001] | Standard control word |
| 0x0B6 | 00100100000100111000000000000000100000000000010101100100000100010000 | [0010] Write | [0100000100111000] reg→abh, dbh→reg | [0000000000001000] Pass A | [0000000001010110] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:-4 In:110 | [0100000100010000] | Standard control word |
| 0x0B7 | 00100010000100011000000000011010100100000000000000000000000001011001 | [0010] Write | [0010000100011000] reg→dbl, dbh→reg | [0000000110101001] Pass A | [0000000000000000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:000 | [0000000001011001] | Standard control word |
| 0x0B8 | 00100000000000001000001000000000100000000000000010000100000010000000 | [0010] Write | [0000000000001000] No transfer | [0010000000001000] Pass B | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0100000010000000] | Standard control word |
| 0x0B9 | 00100010000000011100001000001000100100000000000001000100001001010001 | [0010] Write | [0010000000011100] reg→dbl | [0010000010001001] Pass B | [0000000000000100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:100 | [0100001001010001] | Standard control word |
| 0x0BA | 00010010000000000100000100000000010001000000000010000000000000000000 | [0001] Read | [0010000000000100] reg→dbl | [0001000000000100] Pass A | [0100000000001000] CLK:0 Out:AU→AB RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x0BB | 10000000000000000000001000011101000100010000000001000000000001000001 | [1000] Unknown | [0000000000000000] No transfer | [0010000111010001] Pass B | [0001000000000100] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:NOP In:100 | [0000000001000001] | Standard control word |
| 0x0BC | 00011000000000011000001000000000100010000000000010000000000000000000 | [0001] Read | [1000000000011000] reg→abl | [0010000000001000] Pass B | [1000000000001000] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x0BD | 01000000000000000000000000000000000100000000000001000000000001010000 | [0100] Data strobe | [0000000000000000] No transfer | [0000000000000001] Pass A | [0000000000000100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:100 | [0000000001010000] | Standard control word |
| 0x0BE | 01000000000000000000010000010000100110000000011100100000011001001000 | [0100] Data strobe | [0000000000000000] No transfer | [0100000100001001] Add | [1000000001110010] CLK:1 Out:No output RCH:0 ATL:000 ATH:001 AU:-2 In:010 | [0000011001001000] | Standard control word |
| 0x0BF | 00000000001000000010001000010001010000000000000010001000000000100000 | [0000] No bus | [0000001000000010] dbl→reg | [0010000100010100] Pass B | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [1000000000100000] | Standard control word |
| 0x0C0 | 11100101000000011100000000001000001000010000000101000000000000110001 | [1110] Unknown | [0101000000011100] reg→abh, reg→dbh | [0000000010000010] Pass A | [0001000000010100] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:-4 In:100 | [0000000000110001] | Standard control word |
| 0x0C1 | 01000001000000000000001000010001100000000000000010000000000000000000 | [0100] Data strobe | [0001000000000000] reg→dbh | [0010000100011000] Pass B | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x0C2 | 00110100000000000000000000000000110000000000000010001100000101000000 | [0011] Addr strobe | [0100000000000000] reg→abh | [0000000000001100] Pass A | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [1100000101000000] | Standard control word |
| 0x0C3 | 10000000000000000000001000001000100100010000010001000100000011000001 | [1000] Unknown | [0000000000000000] No transfer | [0010000010001001] Pass B | [0001000001000100] CLK:0 Out:No output RCH:1 ATL:000 ATH:001 AU:NOP In:100 | [0100000011000001] | Standard control word |
| 0x0C4 | 01110101000000000100001000000001110000000000010010001000000001000000 | [0111] Reset | [0101000000000100] reg→abh, reg→dbh | [0010000000011100] Pass B | [0000000001001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:+1/+2 In:000 | [1000000001000000] | Standard control word |
| 0x0C5 | 10000000000000000000001000001000100100010000000001000100000011000001 | [1000] Unknown | [0000000000000000] No transfer | [0010000010001001] Pass B | [0001000000000100] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:NOP In:100 | [0100000011000001] | Standard control word |
| 0x0C6 | 00110100000000000000000000000000110000000000010010001100000101000000 | [0011] Addr strobe | [0100000000000000] reg→abh | [0000000000001100] Pass A | [0000000001001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:+1/+2 In:000 | [1100000101000000] | Standard control word |
| 0x0C7 | 00110100000000000000000000000000110000000000010010001100011001000000 | [0011] Addr strobe | [0100000000000000] reg→abh | [0000000000001100] Pass A | [0000000001001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:+1/+2 In:000 | [1100011001000000] | Standard control word |
| 0x0C8 | 01000000000000000000000000010000000110100000011100100000011001001000 | [0100] Data strobe | [0000000000000000] No transfer | [0000000100000001] Pass A | [1010000001110010] CLK:1 Out:AU→DB RCH:0 ATL:000 ATH:001 AU:-2 In:010 | [0000011001001000] | Standard control word |
| 0x0C9 | 00000000000100000000000000010000111000000000010101000100000100110010 | [0000] No bus | [0000000100000000] dbh→reg | [0000000100001110] Pass A | [0000000001010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:-4 In:100 | [0100000100110010] | Standard control word |
| 0x0CA | 00000000000100000000000000100010100001100000000001000000110000011000 | [0000] No bus | [0000000100000000] dbh→reg | [0000001000101000] Pass A | [0110000000000100] CLK:0 Out:AU→PC RCH:0 ATL:000 ATH:000 AU:NOP In:100 | [0000110000011000] | Standard control word |
| 0x0CB | 01000000000000000000000000010010000110000000010000100000001101001000 | [0100] Data strobe | [0000000000000000] No transfer | [0000000100100001] Pass A | [1000000001000010] CLK:1 Out:No output RCH:0 ATL:000 ATH:001 AU:NOP In:010 | [0000001101001000] | Standard control word |
| 0x0CC | 00000000000000000000000000001000000110000000001001000000001001001001 | [0000] No bus | [0000000000000000] No transfer | [0000000010000001] Pass A | [1000000000100100] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:+2 In:100 | [0000001001001001] | Standard control word |
| 0x0CD | 01000000000000000000010000000001100000000000000101000010000010010000 | [0100] Data strobe | [0000000000000000] No transfer | [0100000000011000] Add | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0010000010010000] | Standard control word |
| 0x0CE | 01000000000000000000000000001000000110000000001001010000001001000001 | [0100] Data strobe | [0000000000000000] No transfer | [0000000010000001] Pass A | [1000000000100101] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:+2 In:101 | [0000001001000001] | Standard control word |
| 0x0CF | 00000001000000000000000000000000000001101010001101000000110000000000 | [0000] No bus | [0001000000000000] reg→dbh | [0000000000000000] Pass A | [0110101000110100] CLK:0 Out:AU→PC RCH:0 ATL:101 ATH:000 AU:-2 In:100 | [0000110000000000] | Standard control word |
| 0x0D0 | 11100101000000011000000000010000111001110000010010000100110100100000 | [1110] Unknown | [0101000000011000] reg→abh, reg→dbh | [0000000100001110] Pass A | [0111000001001000] CLK:0 Out:AU→PC RCH:1 ATL:000 ATH:001 AU:+1/+2 In:000 | [0100110100100000] | Standard control word |
| 0x0D1 | 00000000000000000000000000011010101010000000000101000010001000110001 | [0000] No bus | [0000000000000000] No transfer | [0000000110101010] Pass A | [1000000000010100] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0010001000110001] | Standard control word |
| 0x0D2 | 11000001000000000000001000001101100100010000000001000000000001000001 | [1100] Unknown | [0001000000000000] reg→dbh | [0010000011011001] Pass B | [0001000000000100] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:NOP In:100 | [0000000001000001] | Standard control word |
| 0x0D3 | 00000000000000000000000100000000010000000000000001100001000000000000 | [0000] No bus | [0000000000000000] No transfer | [0001000000000100] Pass A | [0000000000000110] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:110 | [0001000000000000] | Standard control word |
| 0x0D4 | 00000000000000000000000000001001100100000000001001000000000011010001 | [0000] No bus | [0000000000000000] No transfer | [0000000010011001] Pass A | [0000000000100100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+2 In:100 | [0000000011010001] | Standard control word |
| 0x0D5 | 11000001000000000000010000010001100000010000010010000000011010000000 | [1100] Unknown | [0001000000000000] reg→dbh | [0100000100011000] Add | [0001000001001000] CLK:0 Out:No output RCH:1 ATL:000 ATH:001 AU:+1/+2 In:000 | [0000011010000000] | Standard control word |
| 0x0D6 | 00000000000000000000000000000000000000010110000010000000000000000000 | [0000] No bus | [0000000000000000] No transfer | [0000000000000000] Pass A | [0001011000001000] CLK:0 Out:No output RCH:1 ATL:011 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x0D7 | 00000000000000000000000000000000000000001100000000000001000000000000 | [0000] No bus | [0000000000000000] No transfer | [0000000000000000] Pass A | [0000110000000000] CLK:0 Out:No output RCH:0 ATL:110 ATH:000 AU:NOP In:000 | [0001000000000000] | Standard control word |
| 0x0D8 | 00100010000000011000000000000000100010100000000010000000000000000000 | [0010] Write | [0010000000011000] reg→dbl | [0000000000001000] Pass A | [1010000000001000] CLK:1 Out:AU→DB RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x0D9 | 00001000000000011000001000000000000000000000000101110000000000000011 | [0000] No bus | [1000000000011000] reg→abl | [0010000000000000] Pass B | [0000000000010111] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:111 | [0000000000000011] | Standard control word |
| 0x0DA | 10000000000000000000000000000000000000010000000010000000000000000000 | [1000] Unknown | [0000000000000000] No transfer | [0000000000000000] Pass A | [0001000000001000] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x0DB | 00000000000000000000010000000000100010000000000010000010001000000000 | [0000] No bus | [0000000000000000] No transfer | [0100000000001000] Add | [1000000000001000] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0010001000000000] | Standard control word |
| 0x0DC | 00101000000000001000001000000000000000000000000010000000000000000000 | [0010] Write | [1000000000001000] reg→abl | [0010000000000000] Pass B | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x0DD | 01010011000000000000100000000010100001100000001100000000110000011000 | [0101] Bus ack | [0011000000000000] reg→dbl, reg→dbh | [1000000000101000] AND | [0110000000110000] CLK:0 Out:AU→PC RCH:0 ATL:000 ATH:000 AU:-2 In:000 | [0000110000011000] | Standard control word |
| 0x0DE | 00000001000010000000000001000000000000000000000101000000000000010000 | [0000] No bus | [0001000010000000] reg→dbh | [0000010000000000] Pass A | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000010000] | Standard control word |
| 0x0DF | 00100010000000011000010000001101101000000000000101000000000000110001 | [0010] Write | [0010000000011000] reg→dbl | [0100000011011010] Add | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000110001] | Standard control word |
| 0x0E0 | 00000000000000000000100000010010010000000000010000110001000100000000 | [0000] No bus | [0000000000000000] No transfer | [1000000100100100] AND | [0000000001000011] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:NOP In:011 | [0001000100000000] | Standard control word |
| 0x0E1 | 01000000000000000000000000010000000100000000011100100000000001000000 | [0100] Data strobe | [0000000000000000] No transfer | [0000000100000001] Pass A | [0000000001110010] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:-2 In:010 | [0000000001000000] | Standard control word |
| 0x0E2 | 00000000000000000000000100010010010000000000010000110001000100000000 | [0000] No bus | [0000000000000000] No transfer | [0001000100100100] Pass A | [0000000001000011] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:NOP In:011 | [0001000100000000] | Standard control word |
| 0x0E3 | 01000000000000000000100000000000010000000000000001000000110000010000 | [0100] Data strobe | [0000000000000000] No transfer | [1000000000000100] AND | [0000000000000100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:100 | [0000110000010000] | Standard control word |
| 0x0E4 | 01010011000000001000010000000000000001100000001100000000110000011000 | [0101] Bus ack | [0011000000001000] reg→dbl, reg→dbh | [0100000000000000] Add | [0110000000110000] CLK:0 Out:AU→PC RCH:0 ATL:000 ATH:000 AU:-2 In:000 | [0000110000011000] | Standard control word |
| 0x0E5 | 01000001000000000000010000001001101000000000000101000000000000110001 | [0100] Data strobe | [0001000000000000] reg→dbh | [0100000010011010] Add | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000110001] | Standard control word |
| 0x0E6 | 00100100000100011001000000000000100000000000010101000100000100010000 | [0010] Write | [0100000100011001] reg→abh, dbh→reg | [0000000000001000] Pass A | [0000000001010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:-4 In:100 | [0100000100010000] | Standard control word |
| 0x0E7 | 01100010000000011000100000010010110010000000001100000000110000011000 | [0110] Int ack | [0010000000011000] reg→dbl | [1000000100101100] AND | [1000000000110000] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:-2 In:000 | [0000110000011000] | Standard control word |
| 0x0E8 | 00011000000000011000001000000000000000000000000101110000000000000011 | [0001] Read | [1000000000011000] reg→abl | [0010000000000000] Pass B | [0000000000010111] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:111 | [0000000000000011] | Standard control word |
| 0x0E9 | 00000000000000000000000000001000000100000000000001000000000001010001 | [0000] No bus | [0000000000000000] No transfer | [0000000010000001] Pass A | [0000000000000100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:100 | [0000000001010001] | Standard control word |
| 0x0EA | 00010010000000000100000100000000010001000000000010000000000000000000 | [0001] Read | [0010000000000100] reg→dbl | [0001000000000100] Pass A | [0100000000001000] CLK:0 Out:AU→AB RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x0EB | 00001010000000011000001000000000000000000000000101110000000000000011 | [0000] No bus | [1010000000011000] reg→abl, reg→dbl | [0010000000000000] Pass B | [0000000000010111] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:111 | [0000000000000011] | Standard control word |
| 0x0EC | 00010010000000000000000000000001110100000010001110000010000010011000 | [0001] Read | [0010000000000000] reg→dbl | [0000000000011101] Pass A | [0000001000111000] CLK:0 Out:No output RCH:0 ATL:001 ATH:000 AU:-1/-2 In:000 | [0010000010011000] | Standard control word |
| 0x0ED | 01100010000000011000100000010010110010000000001100000001000000011000 | [0110] Int ack | [0010000000011000] reg→dbl | [1000000100101100] AND | [1000000000110000] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:-2 In:000 | [0001000000011000] | Standard control word |
| 0x0EE | 01000000000000000000100000000010010000000000001100110001000100011000 | [0100] Data strobe | [0000000000000000] No transfer | [1000000000100100] AND | [0000000000110011] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-2 In:011 | [0001000100011000] | Standard control word |
| 0x0EF | 00100010000100011000000001011010100100000000000001000000000001011001 | [0010] Write | [0010000100011000] reg→dbl, dbh→reg | [0000010110101001] Pass A | [0000000000000100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:100 | [0000000001011001] | Standard control word |
| 0x0F0 | 00000001000000000000010000000001100001001010000101000000100000010000 | [0000] No bus | [0001000000000000] reg→dbh | [0100000000011000] Add | [0100101000010100] CLK:0 Out:AU→AB RCH:0 ATL:101 ATH:000 AU:-4 In:100 | [0000100000010000] | Standard control word |
| 0x0F1 | 00000000000000000000010000000000100101000110001110000000100001011000 | [0000] No bus | [0000000000000000] No transfer | [0100000000001001] Add | [0100011000111000] CLK:0 Out:AU→AB RCH:0 ATL:011 ATH:000 AU:-1/-2 In:000 | [0000100001011000] | Standard control word |
| 0x0F2 | 00000000000000000000100000010010010000000000010000110001000100011000 | [0000] No bus | [0000000000000000] No transfer | [1000000100100100] AND | [0000000001000011] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:NOP In:011 | [0001000100011000] | Standard control word |
| 0x0F3 | 01010011000000000000100000000001100001100010001100000010110010011000 | [0101] Bus ack | [0011000000000000] reg→dbl, reg→dbh | [1000000000011000] AND | [0110001000110000] CLK:0 Out:AU→PC RCH:0 ATL:001 ATH:000 AU:-2 In:000 | [0010110010011000] | Standard control word |
| 0x0F4 | 01100011000000011000000000010010100100000000011101110000000001011000 | [0110] Int ack | [0011000000011000] reg→dbl, reg→dbh | [0000000100101001] Pass A | [0000000001110111] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:-2 In:111 | [0000000001011000] | Standard control word |
| 0x0F5 | 00000000000100000001000000010000100100000000011101000100000101010000 | [0000] No bus | [0000000100000001] dbh→reg | [0000000100001001] Pass A | [0000000001110100] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:-2 In:100 | [0100000101010000] | Standard control word |
| 0x0F6 | 00100010000100011000000001010010100100000000011100010000000001010000 | [0010] Write | [0010000100011000] reg→dbl, dbh→reg | [0000010100101001] Pass A | [0000000001110001] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:-2 In:001 | [0000000001010000] | Standard control word |
| 0x0F7 | 00000001000000000000010000000000100000000001000101000100000010010000 | [0000] No bus | [0001000000000000] reg→dbh | [0100000000001000] Add | [0000000100010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:100 AU:-4 In:100 | [0100000010010000] | Standard control word |
| 0x0F8 | 00000001000000000000010000000001100000001111000101000000000000010000 | [0000] No bus | [0001000000000000] reg→dbh | [0100000000011000] Add | [0000111100010100] CLK:0 Out:No output RCH:0 ATL:111 ATH:100 AU:-4 In:100 | [0000000000010000] | Standard control word |
| 0x0F9 | 00000000000000000000000000010010100000000110010101100000000100000000 | [0000] No bus | [0000000000000000] No transfer | [0000000100101000] Pass A | [0000011001010110] CLK:0 Out:No output RCH:0 ATL:011 ATH:001 AU:-4 In:110 | [0000000100000000] | Standard control word |
| 0x0FA | 00000111000000000000010000010000111000001000010110000100001000100000 | [0000] No bus | [0111000000000000] reg→abh, reg→dbl, reg→dbh | [0100000100001110] Add | [0000100001011000] CLK:0 Out:No output RCH:0 ATL:100 ATH:001 AU:Load AB In:000 | [0100001000100000] | Standard control word |
| 0x0FB | 01000000000000000000100000000001110000000000001001000000110010010000 | [0100] Data strobe | [0000000000000000] No transfer | [1000000000011100] AND | [0000000000100100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+2 In:100 | [0000110010010000] | Standard control word |
| 0x0FC | 01001011000000011000001000000000000001100000000000000000110000000000 | [0100] Data strobe | [1011000000011000] reg→abl, reg→dbl, reg→dbh | [0010000000000000] Pass B | [0110000000000000] CLK:0 Out:AU→PC RCH:0 ATL:000 ATH:000 AU:NOP In:000 | [0000110000000000] | Standard control word |
| 0x0FD | 00000000000000000000010000000000100010000000000101000000000000010000 | [0000] No bus | [0000000000000000] No transfer | [0100000000001000] Add | [1000000000010100] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000010000] | Standard control word |
| 0x0FE | 10100100000000011100000000001000000100010000000001000000000001000001 | [1010] Unknown | [0100000000011100] reg→abh | [0000000010000001] Pass A | [0001000000000100] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:NOP In:100 | [0000000001000001] | Standard control word |
| 0x0FF | 00010000000000000000000000010000100100000010000010000000000000000000 | [0001] Read | [0000000000000000] No transfer | [0000000100001001] Pass A | [0000001000001000] CLK:0 Out:No output RCH:0 ATL:001 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x100 | 00000000000000000000000000001000000100000010000000110010000001000001 | [0000] No bus | [0000000000000000] No transfer | [0000000010000001] Pass A | [0000001000000011] CLK:0 Out:No output RCH:0 ATL:001 ATH:000 AU:NOP In:011 | [0010000001000001] | Address increment |
| 0x101 | 01000000000000000000000000001001100100000000001001010000000011000001 | [0100] Data strobe | [0000000000000000] No transfer | [0000000010011001] Pass A | [0000000000100101] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+2 In:101 | [0000000011000001] | Standard control word |
| 0x102 | 00000000000000000000000000001001100100000000001001010000000011000001 | [0000] No bus | [0000000000000000] No transfer | [0000000010011001] Pass A | [0000000000100101] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+2 In:101 | [0000000011000001] | Standard control word |
| 0x103 | 00100000000000011000000000010010100010000000010101000000001100010000 | [0010] Write | [0000000000011000] No transfer | [0000000100101000] Pass A | [1000000001010100] CLK:1 Out:No output RCH:0 ATL:000 ATH:001 AU:-4 In:100 | [0000001100010000] | Standard control word |
| 0x104 | 00000000000100000000000000000000101000000000000101000100011000110000 | [0000] No bus | [0000000100000000] dbh→reg | [0000000000001010] Pass A | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0100011000110000] | Standard control word |
| 0x105 | 00000000000100100000100000010010010000000000010000110001000100011000 | [0000] No bus | [0000000100100000] dbh→reg | [1000000100100100] AND | [0000000001000011] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:NOP In:011 | [0001000100011000] | Standard control word |
| 0x106 | 01000000000000000000010000010001100000000000010101000010000010010000 | [0100] Data strobe | [0000000000000000] No transfer | [0100000100011000] Add | [0000000001010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:-4 In:100 | [0010000010010000] | Standard control word |
| 0x107 | 00100001000000011100010100000000110010000000001110001000100000011000 | [0010] Write | [0001000000011100] reg→dbh | [0101000000001100] Add | [1000000000111000] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:-1/-2 In:000 | [1000100000011000] | Standard control word |
| 0x108 | 00000000000000000000001000000000100000000110000101000000000000000000 | [0000] No bus | [0000000000000000] No transfer | [0010000000001000] Pass B | [0000011000010100] CLK:0 Out:No output RCH:0 ATL:011 ATH:000 AU:-4 In:100 | [0000000000000000] | Standard control word |
| 0x109 | 00000110000000000000000000000000000000001000000010000000000000000000 | [0000] No bus | [0110000000000000] reg→abh, reg→dbl | [0000000000000000] Pass A | [0000100000001000] CLK:0 Out:No output RCH:0 ATL:100 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x10A | 01000000000000000000010000000000100100001010001100110010000001000000 | [0100] Data strobe | [0000000000000000] No transfer | [0100000000001001] Add | [0000101000110011] CLK:0 Out:No output RCH:0 ATL:101 ATH:000 AU:-2 In:011 | [0010000001000000] | Standard control word |
| 0x10B | 01000000000000000000000000000000000100001010001100000000000001000000 | [0100] Data strobe | [0000000000000000] No transfer | [0000000000000001] Pass A | [0000101000110000] CLK:0 Out:No output RCH:0 ATL:101 ATH:000 AU:-2 In:000 | [0000000001000000] | Standard control word |
| 0x10C | 01100001000000011000000000000000100001100010000000000000110000000000 | [0110] Int ack | [0001000000011000] reg→dbh | [0000000000001000] Pass A | [0110001000000000] CLK:0 Out:AU→PC RCH:0 ATL:001 ATH:000 AU:NOP In:000 | [0000110000000000] | Standard control word |
| 0x10D | 01000001000000000000010000000000100000000110000101010000000000010000 | [0100] Data strobe | [0001000000000000] reg→dbh | [0100000000001000] Add | [0000011000010101] CLK:0 Out:No output RCH:0 ATL:011 ATH:000 AU:-4 In:101 | [0000000000010000] | Standard control word |
| 0x10E | 00101000000000001000010000001000101010000000000101100000000000100001 | [0010] Write | [1000000000001000] reg→abl | [0100000010001010] Add | [1000000000010110] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:110 | [0000000000100001] | Standard control word |
| 0x10F | 10000110000000000000000000001000001000001000000101100000000000100001 | [1000] Unknown | [0110000000000000] reg→abh, reg→dbl | [0000000010000010] Pass A | [0000100000010110] CLK:0 Out:No output RCH:0 ATL:100 ATH:000 AU:-4 In:110 | [0000000000100001] | Standard control word |
| 0x110 | 00000000000000000000000000001000000100000000000001000000000001010001 | [0000] No bus | [0000000000000000] No transfer | [0000000010000001] Pass A | [0000000000000100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:100 | [0000000001010001] | Standard control word |
| 0x111 | 00100010000100111000100000000000110010100000000001000000110000010000 | [0010] Write | [0010000100111000] reg→dbl, dbh→reg | [1000000000001100] AND | [1010000000000100] CLK:1 Out:AU→DB RCH:0 ATL:000 ATH:000 AU:NOP In:100 | [0000110000010000] | Standard control word |
| 0x112 | 00100100000100111100000000001000000100000000000001000000000001011001 | [0010] Write | [0100000100111100] reg→abh, dbh→reg | [0000000010000001] Pass A | [0000000000000100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:100 | [0000000001011001] | Standard control word |
| 0x113 | 00100011000000011000010100000000010000000000001110001000100000011000 | [0010] Write | [0011000000011000] reg→dbl, reg→dbh | [0101000000000100] Add | [0000000000111000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-1/-2 In:000 | [1000100000011000] | Standard control word |
| 0x114 | 00000000000000000000000000011001100110100000010001000000011011010001 | [0000] No bus | [0000000000000000] No transfer | [0000000110011001] Pass A | [1010000001000100] CLK:1 Out:AU→DB RCH:0 ATL:000 ATH:001 AU:NOP In:100 | [0000011011010001] | Standard control word |
| 0x115 | 00000000000000000000000000000000000000000000000010000000000000000000 | [0000] No bus | [0000000000000000] No transfer | [0000000000000000] Pass A | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x116 | 00000000000100100000010001001000100100000000000001000000011001001001 | [0000] No bus | [0000000100100000] dbh→reg | [0100010010001001] Add | [0000000000000100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:100 | [0000011001001001] | Standard control word |
| 0x117 | 00100100001000111100001000000000100010000000000101000000000000010000 | [0010] Write | [0100001000111100] reg→abh, dbl→reg | [0010000000001000] Pass B | [1000000000010100] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000010000] | Standard control word |
| 0x118 | 01000001000000000000000000010001100000000010000010000000000000000000 | [0100] Data strobe | [0001000000000000] reg→dbh | [0000000100011000] Pass A | [0000001000001000] CLK:0 Out:No output RCH:0 ATL:001 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x119 | 00100010000000011010000000000000110100000000011110001100100100011000 | [0010] Write | [0010000000011010] reg→dbl | [0000000000001101] Pass A | [0000000001111000] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:-1/-2 In:000 | [1100100100011000] | Standard control word |
| 0x11A | 11100101000000011100000100000000001000010000010101000000011010000000 | [1110] Unknown | [0101000000011100] reg→abh, reg→dbh | [0001000000000010] Pass A | [0001000001010100] CLK:0 Out:No output RCH:1 ATL:000 ATH:001 AU:-4 In:100 | [0000011010000000] | Standard control word |
| 0x11B | 00010000000000000000100000000000100001100010001100000000110000000000 | [0001] Read | [0000000000000000] No transfer | [1000000000001000] AND | [0110001000110000] CLK:0 Out:AU→PC RCH:0 ATL:001 ATH:000 AU:-2 In:000 | [0000110000000000] | Standard control word |
| 0x11C | 00100010000100111000010001001000000100000000000000000000000001011001 | [0010] Write | [0010000100111000] reg→dbl, dbh→reg | [0100010010000001] Add | [0000000000000000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:000 | [0000000001011001] | Standard control word |
| 0x11D | 00010000000000000010000000000000100100000010001110000000000000011000 | [0001] Read | [0000000000000010] No transfer | [0000000000001001] Pass A | [0000001000111000] CLK:0 Out:No output RCH:0 ATL:001 ATH:000 AU:-1/-2 In:000 | [0000000000011000] | Standard control word |
| 0x11E | 11100011000000011100001000010101100000010000000101000000000000000000 | [1110] Unknown | [0011000000011100] reg→dbl, reg→dbh | [0010000101011000] Pass B | [0001000000010100] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:-4 In:100 | [0000000000000000] | Standard control word |
| 0x11F | 00100000000000011000000000110010100100011111010001100000000001000000 | [0010] Write | [0000000000011000] No transfer | [0000001100101001] Pass A | [0001111101000110] CLK:0 Out:No output RCH:1 ATL:111 ATH:101 AU:NOP In:110 | [0000000001000000] | Standard control word |
| 0x120 | 10000000000100000000000000001000100110110000000001000000000001011001 | [1000] Unknown | [0000000100000000] dbh→reg | [0000000010001001] Pass A | [1011000000000100] CLK:1 Out:AU→DB RCH:1 ATL:000 ATH:000 AU:NOP In:100 | [0000000001011001] | CCR update |
| 0x121 | 11000001000000000000000000001001000100010000001001000000000011010001 | [1100] Unknown | [0001000000000000] reg→dbh | [0000000010010001] Pass A | [0001000000100100] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:+2 In:100 | [0000000011010001] | Standard control word |
| 0x122 | 00100100000100111100000000000000000000000000000101100000000000010000 | [0010] Write | [0100000100111100] reg→abh, dbh→reg | [0000000000000000] Pass A | [0000000000010110] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:110 | [0000000000010000] | Standard control word |
| 0x123 | 10000000000100100000000001001001000100010000001001000000000011001001 | [1000] Unknown | [0000000100100000] dbh→reg | [0000010010010001] Pass A | [0001000000100100] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:+2 In:100 | [0000000011001001] | Standard control word |
| 0x124 | 11000001000000000000000000000000000000010000000010000000000000000000 | [1100] Unknown | [0001000000000000] reg→dbh | [0000000000000000] Pass A | [0001000000001000] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x125 | 00110100001100100000000000000000100000000000000101100100000100010000 | [0011] Addr strobe | [0100001100100000] reg→abh, dbl→reg, dbh→reg | [0000000000001000] Pass A | [0000000000010110] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:110 | [0100000100010000] | Standard control word |
| 0x126 | 00000001000001000000000001000000000000000000000101000000000000010000 | [0000] No bus | [0001000001000000] reg→dbh | [0000010000000000] Pass A | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000010000] | Standard control word |
| 0x127 | 00000001000010000000010001000000100000000000000101000100000010010000 | [0000] No bus | [0001000010000000] reg→dbh | [0100010000001000] Add | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0100000010010000] | Standard control word |
| 0x128 | 00100000000100111000000000010000101000010111010101000100000100110010 | [0010] Write | [0000000100111000] dbh→reg | [0000000100001010] Pass A | [0001011101010100] CLK:0 Out:No output RCH:1 ATL:011 ATH:101 AU:-4 In:100 | [0100000100110010] | Standard control word |
| 0x129 | 11100101000000011100000000000000000000010000000010000000000000000000 | [1110] Unknown | [0101000000011100] reg→abh, reg→dbh | [0000000000000000] Pass A | [0001000000001000] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x12A | 11100101000000011000000000000000100000010000010010000100000100000000 | [1110] Unknown | [0101000000011000] reg→abh, reg→dbh | [0000000000001000] Pass A | [0001000001001000] CLK:0 Out:No output RCH:1 ATL:000 ATH:001 AU:+1/+2 In:000 | [0100000100000000] | Standard control word |
| 0x12B | 00000000000000000000000000001000001000000000000101000000000000110001 | [0000] No bus | [0000000000000000] No transfer | [0000000010000010] Pass A | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000110001] | Standard control word |
| 0x12C | 00000000000000000000000000000000000000000000000010000000000000000000 | [0000] No bus | [0000000000000000] No transfer | [0000000000000000] Pass A | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x12D | 00000000000000000000000000000000000000000000000010000000000000000000 | [0000] No bus | [0000000000000000] No transfer | [0000000000000000] Pass A | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x12E | 00000000000000000000000000000000000000000000000010000000000000000000 | [0000] No bus | [0000000000000000] No transfer | [0000000000000000] Pass A | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x12F | 00000001000000000000000000001000001001100000000001000000110000110001 | [0000] No bus | [0001000000000000] reg→dbh | [0000000010000010] Pass A | [0110000000000100] CLK:0 Out:AU→PC RCH:0 ATL:000 ATH:000 AU:NOP In:100 | [0000110000110001] | Standard control word |
| 0x130 | 00000001000001000000000001001000000100000000000001010000000001011001 | [0000] No bus | [0001000001000000] reg→dbh | [0000010010000001] Pass A | [0000000000000101] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:101 | [0000000001011001] | Standard control word |
| 0x131 | 00100000000000001000001000000000100000000000000010000100000010000000 | [0010] Write | [0000000000001000] No transfer | [0010000000001000] Pass B | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0100000010000000] | Standard control word |
| 0x132 | 11000001000000000000010000001001001000010000000101000000000000110001 | [1100] Unknown | [0001000000000000] reg→dbh | [0100000010010010] Add | [0001000000010100] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:-4 In:100 | [0000000000110001] | Standard control word |
| 0x133 | 00000000000110000000000001000000100000000000000101000100000100010000 | [0000] No bus | [0000000110000000] dbh→reg | [0000010000001000] Pass A | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0100000100010000] | Standard control word |
| 0x134 | 00000000000101000000000001000000100000000000000101000100000100010000 | [0000] No bus | [0000000101000000] dbh→reg | [0000010000001000] Pass A | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0100000100010000] | Standard control word |
| 0x135 | 00000000000010100000000001010000000100000000000101000000000000010000 | [0000] No bus | [0000000010100000] No transfer | [0000010100000001] Pass A | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000010000] | Standard control word |
| 0x136 | 00000000000101000000000001001010000100000000000001010000000001011001 | [0000] No bus | [0000000101000000] dbh→reg | [0000010010100001] Pass A | [0000000000000101] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:101 | [0000000001011001] | Standard control word |
| 0x137 | 11100101001000011100000000000000010000010000010010001000000000100000 | [1110] Unknown | [0101001000011100] reg→abh, reg→dbh, dbl→reg | [0000000000000100] Pass A | [0001000001001000] CLK:0 Out:No output RCH:1 ATL:000 ATH:001 AU:+1/+2 In:000 | [1000000000100000] | Standard control word |
| 0x138 | 00100000000000001000000000001000001000000000000110000000000000110001 | [0010] Write | [0000000000001000] No transfer | [0000000010000010] Pass A | [0000000000011000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:Load AB In:000 | [0000000000110001] | Standard control word |
| 0x139 | 00100000000000011000000000000000100000000100011100000101000100011000 | [0010] Write | [0000000000011000] No transfer | [0000000000001000] Pass A | [0000010001110000] CLK:0 Out:No output RCH:0 ATL:010 ATH:001 AU:-2 In:000 | [0101000100011000] | Standard control word |
| 0x13A | 00100000000000011000000000010000110100000000011100000101000100011000 | [0010] Write | [0000000000011000] No transfer | [0000000100001101] Pass A | [0000000001110000] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:-2 In:000 | [0101000100011000] | Standard control word |
| 0x13B | 01100011100000011000000100010010000000000000000101110000000000000011 | [0110] Int ack | [0011100000011000] reg→dbl, reg→dbh, abl→reg | [0001000100100000] Pass A | [0000000000010111] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:111 | [0000000000000011] | Standard control word |
| 0x13C | 01100010000000011000010100000000010000000000001100000001000000011000 | [0110] Int ack | [0010000000011000] reg→dbl | [0101000000000100] Add | [0000000000110000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-2 In:000 | [0001000000011000] | Standard control word |
| 0x13D | 10000000000100100000000001001000000100010000000001000000000001011001 | [1000] Unknown | [0000000100100000] dbh→reg | [0000010010000001] Pass A | [0001000000000100] CLK:0 Out:No output RCH:1 ATL:000 ATH:000 AU:NOP In:100 | [0000000001011001] | Standard control word |
| 0x13E | 01100010000000011000010100000010010000000000001100110001000100011000 | [0110] Int ack | [0010000000011000] reg→dbl | [0101000000100100] Add | [0000000000110011] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-2 In:011 | [0001000100011000] | Standard control word |
| 0x13F | 01100011000000011000010000010000000100000000011101110000000001011000 | [0110] Int ack | [0011000000011000] reg→dbl, reg→dbh | [0100000100000001] Add | [0000000001110111] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:-2 In:111 | [0000000001011000] | Standard control word |
| 0x140 | 00000000000000000000010000000000100000000110000101000000000000010000 | [0000] No bus | [0000000000000000] No transfer | [0100000000001000] Add | [0000011000010100] CLK:0 Out:No output RCH:0 ATL:011 ATH:000 AU:-4 In:100 | [0000000000010000] | Stack operation |
| 0x141 | 00000000000000000000000000000000000000011100001110000000000000011000 | [0000] No bus | [0000000000000000] No transfer | [0000000000000000] Pass A | [0001110000111000] CLK:0 Out:No output RCH:1 ATL:110 ATH:000 AU:-1/-2 In:000 | [0000000000011000] | Standard control word |
| 0x142 | 10100000000000001000010000001000101000000110000101000000000000100001 | [1010] Unknown | [0000000000001000] No transfer | [0100000010001010] Add | [0000011000010100] CLK:0 Out:No output RCH:0 ATL:011 ATH:000 AU:-4 In:100 | [0000000000100001] | Standard control word |
| 0x143 | 00100000000000011000000000110001100100001111011001100000000011000010 | [0010] Write | [0000000000011000] No transfer | [0000001100011001] Pass A | [0000111101100110] CLK:0 Out:No output RCH:0 ATL:111 ATH:101 AU:+2 In:110 | [0000000011000010] | Standard control word |
| 0x144 | 00000001000000000000010000000001100001001010000101000010100010010000 | [0000] No bus | [0001000000000000] reg→dbh | [0100000000011000] Add | [0100101000010100] CLK:0 Out:AU→AB RCH:0 ATL:101 ATH:000 AU:-4 In:100 | [0010100010010000] | Standard control word |
| 0x145 | 00100010001000111000010000010000000100000000011101000000000001010000 | [0010] Write | [0010001000111000] reg→dbl, dbl→reg | [0100000100000001] Add | [0000000001110100] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:-2 In:100 | [0000000001010000] | Standard control word |
| 0x146 | 00100100000100111100000000000000000000000000000101000000000000010000 | [0010] Write | [0100000100111100] reg→abh, dbh→reg | [0000000000000000] Pass A | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000010000] | Standard control word |
| 0x147 | 00100010000100011000010001010000000100000000011100010000000001010000 | [0010] Write | [0010000100011000] reg→dbl, dbh→reg | [0100010100000001] Add | [0000000001110001] CLK:0 Out:No output RCH:0 ATL:000 ATH:001 AU:-2 In:001 | [0000000001010000] | Standard control word |
| 0x148 | 01000001000000000000000100010000011000000000000010000000000000000000 | [0100] Data strobe | [0001000000000000] reg→dbh | [0001000100000110] Pass A | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x149 | 00000000000000000000010000000000100010000000000101000010001000010000 | [0000] No bus | [0000000000000000] No transfer | [0100000000001000] Add | [1000000000010100] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0010001000010000] | Standard control word |
| 0x14A | 00100000000100111000000000000000100000000010000100100000000000010000 | [0010] Write | [0000000100111000] dbh→reg | [0000000000001000] Pass A | [0000001000010010] CLK:0 Out:No output RCH:0 ATL:001 ATH:000 AU:-4 In:010 | [0000000000010000] | Standard control word |
| 0x14B | 00100010000000011000010000001000001000000000000101000000000000110001 | [0010] Write | [0010000000011000] reg→dbl | [0100000010000010] Add | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0000000000110001] | Standard control word |
| 0x14C | 00000001000000000000010000000000100000000000000101000100000010010000 | [0000] No bus | [0001000000000000] reg→dbh | [0100000000001000] Add | [0000000000010100] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:-4 In:100 | [0100000010010000] | Standard control word |
| 0x14D | 00000000000000000000000000000000000000000000000010000000000000000000 | [0000] No bus | [0000000000000000] No transfer | [0000000000000000] Pass A | [0000000000001000] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:+1/+2 In:000 | [0000000000000000] | Standard control word |
| 0x14E | 00000000000000000000001000000000100100000000000000110010000001011000 | [0000] No bus | [0000000000000000] No transfer | [0010000000001001] Pass B | [0000000000000011] CLK:0 Out:No output RCH:0 ATL:000 ATH:000 AU:NOP In:011 | [0010000001011000] | Standard control word |
| 0x14F | 00000000011000000000000000000010110110000000001100000000001101011000 | [0000] No bus | [0000011000000000] abh→reg, dbl→reg | [0000000000101101] Pass A | [1000000000110000] CLK:1 Out:No output RCH:0 ATL:000 ATH:000 AU:-2 In:000 | [0000001101011000] | Standard control word |
