Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Dec 10 17:41:51 2023
| Host         : DESKTOP-8NP5GKR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nexys_MICRO_timing_summary_routed.rpt -pb nexys_MICRO_timing_summary_routed.pb -rpx nexys_MICRO_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_MICRO
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-20  Warning           Non-clocked latch                                                 27          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (621)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (2)
6. checking no_output_delay (19)
7. checking multiple_clock (2399)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (621)
--------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: UUT/ALU_PHY/Index_Reg_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/ALU_PHY/Index_Reg_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/ALU_PHY/Index_Reg_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/ALU_PHY/Index_Reg_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/ALU_PHY/Index_Reg_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/ALU_PHY/Index_Reg_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/ALU_PHY/Index_Reg_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/ALU_PHY/Index_Reg_reg[7]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/INS_reg_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/INS_reg_reg[1]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/INS_reg_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/INS_reg_reg[3]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/INS_reg_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/INS_reg_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/INS_reg_reg[6]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/INS_reg_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/TMP_reg_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/TMP_reg_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/TMP_reg_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/TMP_reg_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/TMP_reg_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/TMP_reg_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/TMP_reg_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/TMP_reg_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/TERNA_PHY/DMA_PHY/OE_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UUT/TERNA_PHY/DMA_PHY/Write_en_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2399)
---------------------------------
 There are 2399 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.896        0.000                      0                 7094        0.044        0.000                      0                 7094        3.000        0.000                       0                  2405  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         31.896        0.000                      0                 4778        0.147        0.000                      0                 4778       24.500        0.000                       0                  2401  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       31.899        0.000                      0                 4778        0.147        0.000                      0                 4778       24.500        0.000                       0                  2401  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         31.896        0.000                      0                 4778        0.044        0.000                      0                 4778  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       31.896        0.000                      0                 4778        0.044        0.000                      0                 4778  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         40.390        0.000                      0                 2316        0.419        0.000                      0                 2316  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         40.390        0.000                      0                 2316        0.316        0.000                      0                 2316  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       40.390        0.000                      0                 2316        0.316        0.000                      0                 2316  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       40.393        0.000                      0                 2316        0.419        0.000                      0                 2316  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.896ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.846ns  (logic 2.918ns (16.351%)  route 14.928ns (83.649%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 48.468 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         3.138    16.926    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X56Y75         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.488    48.468    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X56Y75         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][2]/C
                         clock pessimism              0.487    48.955    
                         clock uncertainty           -0.103    48.852    
    SLICE_X56Y75         FDCE (Setup_fdce_C_D)       -0.031    48.821    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][2]
  -------------------------------------------------------------------
                         required time                         48.821    
                         arrival time                         -16.926    
  -------------------------------------------------------------------
                         slack                                 31.896    

Slack (MET) :             31.923ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.828ns  (logic 2.912ns (16.333%)  route 14.916ns (83.667%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.719    10.470    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.594 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_63/O
                         net (fo=1, routed)           0.000    10.594    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_63_n_1
    SLICE_X42Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    10.808 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_25/O
                         net (fo=1, routed)           0.000    10.808    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_25_n_1
    SLICE_X42Y76         MUXF8 (Prop_muxf8_I1_O)      0.088    10.896 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_9/O
                         net (fo=1, routed)           1.211    12.107    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_9_n_1
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.319    12.426 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.786    13.212    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X45Y88         LUT5 (Prop_lut5_I0_O)        0.124    13.336 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_2/O
                         net (fo=1, routed)           0.560    13.896    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[1]
    SLICE_X44Y88         LUT5 (Prop_lut5_I2_O)        0.124    14.020 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         2.889    16.909    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[0]
    SLICE_X58Y79         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.498    48.478    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X58Y79         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][1]/C
                         clock pessimism              0.487    48.965    
                         clock uncertainty           -0.103    48.862    
    SLICE_X58Y79         FDCE (Setup_fdce_C_D)       -0.031    48.831    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][1]
  -------------------------------------------------------------------
                         required time                         48.831    
                         arrival time                         -16.909    
  -------------------------------------------------------------------
                         slack                                 31.923    

Slack (MET) :             31.984ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[210][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.722ns  (logic 2.918ns (16.465%)  route 14.804ns (83.535%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 48.469 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         3.015    16.802    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X55Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[210][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.489    48.469    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X55Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[210][2]/C
                         clock pessimism              0.487    48.956    
                         clock uncertainty           -0.103    48.853    
    SLICE_X55Y76         FDCE (Setup_fdce_C_D)       -0.067    48.786    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[210][2]
  -------------------------------------------------------------------
                         required time                         48.786    
                         arrival time                         -16.802    
  -------------------------------------------------------------------
                         slack                                 31.984    

Slack (MET) :             31.994ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.714ns  (logic 2.918ns (16.473%)  route 14.796ns (83.527%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 48.470 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         3.006    16.794    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X57Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.490    48.470    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X57Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][2]/C
                         clock pessimism              0.487    48.957    
                         clock uncertainty           -0.103    48.854    
    SLICE_X57Y76         FDCE (Setup_fdce_C_D)       -0.067    48.787    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][2]
  -------------------------------------------------------------------
                         required time                         48.787    
                         arrival time                         -16.794    
  -------------------------------------------------------------------
                         slack                                 31.994    

Slack (MET) :             31.995ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.756ns  (logic 2.918ns (16.434%)  route 14.838ns (83.566%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         3.048    16.836    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X58Y78         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.497    48.477    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X58Y78         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][2]/C
                         clock pessimism              0.487    48.964    
                         clock uncertainty           -0.103    48.861    
    SLICE_X58Y78         FDCE (Setup_fdce_C_D)       -0.031    48.830    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][2]
  -------------------------------------------------------------------
                         required time                         48.830    
                         arrival time                         -16.836    
  -------------------------------------------------------------------
                         slack                                 31.995    

Slack (MET) :             31.996ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[231][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.725ns  (logic 2.912ns (16.428%)  route 14.813ns (83.572%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.719    10.470    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.594 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_63/O
                         net (fo=1, routed)           0.000    10.594    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_63_n_1
    SLICE_X42Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    10.808 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_25/O
                         net (fo=1, routed)           0.000    10.808    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_25_n_1
    SLICE_X42Y76         MUXF8 (Prop_muxf8_I1_O)      0.088    10.896 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_9/O
                         net (fo=1, routed)           1.211    12.107    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_9_n_1
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.319    12.426 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.786    13.212    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X45Y88         LUT5 (Prop_lut5_I0_O)        0.124    13.336 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_2/O
                         net (fo=1, routed)           0.560    13.896    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[1]
    SLICE_X44Y88         LUT5 (Prop_lut5_I2_O)        0.124    14.020 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         2.786    16.806    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[0]
    SLICE_X59Y86         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[231][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.504    48.484    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X59Y86         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[231][1]/C
                         clock pessimism              0.487    48.971    
                         clock uncertainty           -0.103    48.868    
    SLICE_X59Y86         FDCE (Setup_fdce_C_D)       -0.067    48.801    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[231][1]
  -------------------------------------------------------------------
                         required time                         48.801    
                         arrival time                         -16.806    
  -------------------------------------------------------------------
                         slack                                 31.996    

Slack (MET) :             32.030ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[211][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.714ns  (logic 2.918ns (16.473%)  route 14.796ns (83.527%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 48.470 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         3.006    16.794    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X56Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[211][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.490    48.470    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X56Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[211][2]/C
                         clock pessimism              0.487    48.957    
                         clock uncertainty           -0.103    48.854    
    SLICE_X56Y76         FDCE (Setup_fdce_C_D)       -0.031    48.823    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[211][2]
  -------------------------------------------------------------------
                         required time                         48.823    
                         arrival time                         -16.794    
  -------------------------------------------------------------------
                         slack                                 32.030    

Slack (MET) :             32.056ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[209][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.676ns  (logic 3.189ns (18.041%)  route 14.487ns (81.959%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 48.473 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.378    10.129    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.253 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_61/O
                         net (fo=1, routed)           0.000    10.253    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_61_n_1
    SLICE_X44Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    10.465 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_31/O
                         net (fo=1, routed)           0.711    11.176    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_31_n_1
    SLICE_X38Y81         LUT6 (Prop_lut6_I3_O)        0.299    11.475 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_10/O
                         net (fo=1, routed)           1.209    12.684    UUT/CPU_PHY/contents_ram_reg[255][0]_i_2_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.808 r  UUT/CPU_PHY/contents_ram[255][0]_i_4/O
                         net (fo=1, routed)           0.000    12.808    UUT/CPU_PHY/contents_ram[255][0]_i_4_n_1
    SLICE_X50Y91         MUXF7 (Prop_muxf7_I1_O)      0.214    13.022 r  UUT/CPU_PHY/contents_ram_reg[255][0]_i_2/O
                         net (fo=1, routed)           0.627    13.649    UUT/CPU_PHY/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.297    13.946 r  UUT/CPU_PHY/contents_ram[255][0]_i_1/O
                         net (fo=193, routed)         2.810    16.757    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_0[0]
    SLICE_X54Y79         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[209][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.493    48.473    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X54Y79         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[209][0]/C
                         clock pessimism              0.487    48.960    
                         clock uncertainty           -0.103    48.857    
    SLICE_X54Y79         FDCE (Setup_fdce_C_D)       -0.045    48.812    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[209][0]
  -------------------------------------------------------------------
                         required time                         48.812    
                         arrival time                         -16.757    
  -------------------------------------------------------------------
                         slack                                 32.056    

Slack (MET) :             32.096ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.631ns  (logic 3.189ns (18.087%)  route 14.442ns (81.913%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 48.470 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.378    10.129    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.253 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_61/O
                         net (fo=1, routed)           0.000    10.253    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_61_n_1
    SLICE_X44Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    10.465 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_31/O
                         net (fo=1, routed)           0.711    11.176    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_31_n_1
    SLICE_X38Y81         LUT6 (Prop_lut6_I3_O)        0.299    11.475 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_10/O
                         net (fo=1, routed)           1.209    12.684    UUT/CPU_PHY/contents_ram_reg[255][0]_i_2_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.808 r  UUT/CPU_PHY/contents_ram[255][0]_i_4/O
                         net (fo=1, routed)           0.000    12.808    UUT/CPU_PHY/contents_ram[255][0]_i_4_n_1
    SLICE_X50Y91         MUXF7 (Prop_muxf7_I1_O)      0.214    13.022 r  UUT/CPU_PHY/contents_ram_reg[255][0]_i_2/O
                         net (fo=1, routed)           0.627    13.649    UUT/CPU_PHY/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.297    13.946 r  UUT/CPU_PHY/contents_ram[255][0]_i_1/O
                         net (fo=193, routed)         2.765    16.712    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_0[0]
    SLICE_X54Y77         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.490    48.470    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X54Y77         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][0]/C
                         clock pessimism              0.487    48.957    
                         clock uncertainty           -0.103    48.854    
    SLICE_X54Y77         FDCE (Setup_fdce_C_D)       -0.047    48.807    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][0]
  -------------------------------------------------------------------
                         required time                         48.807    
                         arrival time                         -16.712    
  -------------------------------------------------------------------
                         slack                                 32.096    

Slack (MET) :             32.126ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[222][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.591ns  (logic 2.918ns (16.588%)  route 14.673ns (83.412%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 48.471 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         2.884    16.672    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X57Y77         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[222][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.491    48.471    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X57Y77         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[222][2]/C
                         clock pessimism              0.487    48.958    
                         clock uncertainty           -0.103    48.855    
    SLICE_X57Y77         FDCE (Setup_fdce_C_D)       -0.058    48.797    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[222][2]
  -------------------------------------------------------------------
                         required time                         48.797    
                         arrival time                         -16.672    
  -------------------------------------------------------------------
                         slack                                 32.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.477%)  route 0.197ns (54.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.566    -0.598    UUT/TERNA_PHY/RS232_PHY/Shift/clk_out1
    SLICE_X62Y61         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/Q
                         net (fo=2, routed)           0.197    -0.238    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X1Y24         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.879    -0.794    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y24         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.540    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155    -0.385    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.558    -0.606    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X35Y76         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.355    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[7]_0[5]
    SLICE_X34Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.828    -0.845    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X34Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[5]/C
                         clock pessimism              0.254    -0.591    
    SLICE_X34Y77         FDRE (Hold_fdre_C_D)         0.059    -0.532    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[5]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.565    -0.599    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X61Y59         FDSE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.133    -0.326    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X60Y59         LUT4 (Prop_lut4_I1_O)        0.048    -0.278 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X60Y59         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.836    -0.837    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X60Y59         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.131    -0.455    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.678%)  route 0.097ns (34.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.558    -0.606    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X40Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/Q
                         net (fo=24, routed)          0.097    -0.368    UUT/TERNA_PHY/DMA_PHY/Q[2]
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.045    -0.323 r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    UUT/TERNA_PHY/DMA_PHY/estado__1[0]
    SLICE_X41Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.827    -0.846    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X41Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.092    -0.501    UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/DMA_PHY/TX_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.559    -0.605    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X31Y76         FDCE                                         r  UUT/TERNA_PHY/DMA_PHY/TX_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  UUT/TERNA_PHY/DMA_PHY/TX_Data_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.352    UUT/TERNA_PHY/RS232_PHY/D[2]
    SLICE_X30Y77         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.829    -0.844    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X30Y77         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X30Y77         FDCE (Hold_fdce_C_D)         0.059    -0.531    UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.565    -0.599    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X61Y59         FDSE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.133    -0.326    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X60Y59         LUT3 (Prop_lut3_I0_O)        0.045    -0.281 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[2]
    SLICE_X60Y59         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.836    -0.837    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X60Y59         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.120    -0.466    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X30Y77         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.329    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[7]_0[3]
    SLICE_X31Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.829    -0.844    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X31Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[3]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X31Y77         FDRE (Hold_fdre_C_D)         0.072    -0.518    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[3]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X30Y77         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.326    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[7]_0[4]
    SLICE_X31Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.829    -0.844    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X31Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X31Y77         FDRE (Hold_fdre_C_D)         0.075    -0.515    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.152%)  route 0.312ns (68.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.564    -0.600    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X61Y60         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.312    -0.148    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X1Y24         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.876    -0.797    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y24         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.522    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.339    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.810%)  route 0.115ns (38.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.558    -0.606    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X41Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/Q
                         net (fo=29, routed)          0.115    -0.350    UUT/TERNA_PHY/DMA_PHY/Q[0]
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.305 r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    UUT/TERNA_PHY/DMA_PHY/estado__1[2]
    SLICE_X40Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.827    -0.846    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X40Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.092    -0.501    UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y24     UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y24     UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X32Y103    contador_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X32Y105    contador_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X32Y105    contador_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X32Y106    contador_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X32Y106    contador_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X32Y106    contador_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y103    contador_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y103    contador_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y105    contador_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y105    contador_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y105    contador_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y105    contador_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y106    contador_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y106    contador_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y106    contador_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y106    contador_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y103    contador_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y103    contador_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y105    contador_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y105    contador_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y105    contador_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y105    contador_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y106    contador_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y106    contador_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y106    contador_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y106    contador_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.899ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.846ns  (logic 2.918ns (16.351%)  route 14.928ns (83.649%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 48.468 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         3.138    16.926    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X56Y75         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.488    48.468    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X56Y75         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][2]/C
                         clock pessimism              0.487    48.955    
                         clock uncertainty           -0.100    48.856    
    SLICE_X56Y75         FDCE (Setup_fdce_C_D)       -0.031    48.825    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][2]
  -------------------------------------------------------------------
                         required time                         48.825    
                         arrival time                         -16.926    
  -------------------------------------------------------------------
                         slack                                 31.899    

Slack (MET) :             31.926ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.828ns  (logic 2.912ns (16.333%)  route 14.916ns (83.667%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.719    10.470    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.594 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_63/O
                         net (fo=1, routed)           0.000    10.594    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_63_n_1
    SLICE_X42Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    10.808 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_25/O
                         net (fo=1, routed)           0.000    10.808    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_25_n_1
    SLICE_X42Y76         MUXF8 (Prop_muxf8_I1_O)      0.088    10.896 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_9/O
                         net (fo=1, routed)           1.211    12.107    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_9_n_1
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.319    12.426 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.786    13.212    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X45Y88         LUT5 (Prop_lut5_I0_O)        0.124    13.336 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_2/O
                         net (fo=1, routed)           0.560    13.896    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[1]
    SLICE_X44Y88         LUT5 (Prop_lut5_I2_O)        0.124    14.020 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         2.889    16.909    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[0]
    SLICE_X58Y79         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.498    48.478    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X58Y79         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][1]/C
                         clock pessimism              0.487    48.965    
                         clock uncertainty           -0.100    48.866    
    SLICE_X58Y79         FDCE (Setup_fdce_C_D)       -0.031    48.835    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][1]
  -------------------------------------------------------------------
                         required time                         48.835    
                         arrival time                         -16.909    
  -------------------------------------------------------------------
                         slack                                 31.926    

Slack (MET) :             31.987ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[210][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.722ns  (logic 2.918ns (16.465%)  route 14.804ns (83.535%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 48.469 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         3.015    16.802    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X55Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[210][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.489    48.469    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X55Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[210][2]/C
                         clock pessimism              0.487    48.956    
                         clock uncertainty           -0.100    48.857    
    SLICE_X55Y76         FDCE (Setup_fdce_C_D)       -0.067    48.790    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[210][2]
  -------------------------------------------------------------------
                         required time                         48.790    
                         arrival time                         -16.802    
  -------------------------------------------------------------------
                         slack                                 31.987    

Slack (MET) :             31.997ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.714ns  (logic 2.918ns (16.473%)  route 14.796ns (83.527%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 48.470 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         3.006    16.794    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X57Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.490    48.470    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X57Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][2]/C
                         clock pessimism              0.487    48.957    
                         clock uncertainty           -0.100    48.858    
    SLICE_X57Y76         FDCE (Setup_fdce_C_D)       -0.067    48.791    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][2]
  -------------------------------------------------------------------
                         required time                         48.791    
                         arrival time                         -16.794    
  -------------------------------------------------------------------
                         slack                                 31.997    

Slack (MET) :             31.998ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.756ns  (logic 2.918ns (16.434%)  route 14.838ns (83.566%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         3.048    16.836    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X58Y78         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.497    48.477    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X58Y78         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][2]/C
                         clock pessimism              0.487    48.964    
                         clock uncertainty           -0.100    48.865    
    SLICE_X58Y78         FDCE (Setup_fdce_C_D)       -0.031    48.834    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][2]
  -------------------------------------------------------------------
                         required time                         48.834    
                         arrival time                         -16.836    
  -------------------------------------------------------------------
                         slack                                 31.998    

Slack (MET) :             31.999ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[231][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.725ns  (logic 2.912ns (16.428%)  route 14.813ns (83.572%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.719    10.470    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.594 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_63/O
                         net (fo=1, routed)           0.000    10.594    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_63_n_1
    SLICE_X42Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    10.808 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_25/O
                         net (fo=1, routed)           0.000    10.808    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_25_n_1
    SLICE_X42Y76         MUXF8 (Prop_muxf8_I1_O)      0.088    10.896 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_9/O
                         net (fo=1, routed)           1.211    12.107    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_9_n_1
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.319    12.426 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.786    13.212    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X45Y88         LUT5 (Prop_lut5_I0_O)        0.124    13.336 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_2/O
                         net (fo=1, routed)           0.560    13.896    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[1]
    SLICE_X44Y88         LUT5 (Prop_lut5_I2_O)        0.124    14.020 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         2.786    16.806    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[0]
    SLICE_X59Y86         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[231][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.504    48.484    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X59Y86         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[231][1]/C
                         clock pessimism              0.487    48.971    
                         clock uncertainty           -0.100    48.872    
    SLICE_X59Y86         FDCE (Setup_fdce_C_D)       -0.067    48.805    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[231][1]
  -------------------------------------------------------------------
                         required time                         48.805    
                         arrival time                         -16.806    
  -------------------------------------------------------------------
                         slack                                 31.999    

Slack (MET) :             32.033ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[211][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.714ns  (logic 2.918ns (16.473%)  route 14.796ns (83.527%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 48.470 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         3.006    16.794    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X56Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[211][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.490    48.470    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X56Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[211][2]/C
                         clock pessimism              0.487    48.957    
                         clock uncertainty           -0.100    48.858    
    SLICE_X56Y76         FDCE (Setup_fdce_C_D)       -0.031    48.827    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[211][2]
  -------------------------------------------------------------------
                         required time                         48.827    
                         arrival time                         -16.794    
  -------------------------------------------------------------------
                         slack                                 32.033    

Slack (MET) :             32.059ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[209][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.676ns  (logic 3.189ns (18.041%)  route 14.487ns (81.959%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 48.473 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.378    10.129    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.253 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_61/O
                         net (fo=1, routed)           0.000    10.253    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_61_n_1
    SLICE_X44Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    10.465 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_31/O
                         net (fo=1, routed)           0.711    11.176    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_31_n_1
    SLICE_X38Y81         LUT6 (Prop_lut6_I3_O)        0.299    11.475 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_10/O
                         net (fo=1, routed)           1.209    12.684    UUT/CPU_PHY/contents_ram_reg[255][0]_i_2_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.808 r  UUT/CPU_PHY/contents_ram[255][0]_i_4/O
                         net (fo=1, routed)           0.000    12.808    UUT/CPU_PHY/contents_ram[255][0]_i_4_n_1
    SLICE_X50Y91         MUXF7 (Prop_muxf7_I1_O)      0.214    13.022 r  UUT/CPU_PHY/contents_ram_reg[255][0]_i_2/O
                         net (fo=1, routed)           0.627    13.649    UUT/CPU_PHY/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.297    13.946 r  UUT/CPU_PHY/contents_ram[255][0]_i_1/O
                         net (fo=193, routed)         2.810    16.757    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_0[0]
    SLICE_X54Y79         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[209][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.493    48.473    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X54Y79         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[209][0]/C
                         clock pessimism              0.487    48.960    
                         clock uncertainty           -0.100    48.861    
    SLICE_X54Y79         FDCE (Setup_fdce_C_D)       -0.045    48.816    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[209][0]
  -------------------------------------------------------------------
                         required time                         48.816    
                         arrival time                         -16.757    
  -------------------------------------------------------------------
                         slack                                 32.059    

Slack (MET) :             32.099ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.631ns  (logic 3.189ns (18.087%)  route 14.442ns (81.913%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 48.470 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.378    10.129    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.253 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_61/O
                         net (fo=1, routed)           0.000    10.253    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_61_n_1
    SLICE_X44Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    10.465 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_31/O
                         net (fo=1, routed)           0.711    11.176    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_31_n_1
    SLICE_X38Y81         LUT6 (Prop_lut6_I3_O)        0.299    11.475 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_10/O
                         net (fo=1, routed)           1.209    12.684    UUT/CPU_PHY/contents_ram_reg[255][0]_i_2_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.808 r  UUT/CPU_PHY/contents_ram[255][0]_i_4/O
                         net (fo=1, routed)           0.000    12.808    UUT/CPU_PHY/contents_ram[255][0]_i_4_n_1
    SLICE_X50Y91         MUXF7 (Prop_muxf7_I1_O)      0.214    13.022 r  UUT/CPU_PHY/contents_ram_reg[255][0]_i_2/O
                         net (fo=1, routed)           0.627    13.649    UUT/CPU_PHY/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.297    13.946 r  UUT/CPU_PHY/contents_ram[255][0]_i_1/O
                         net (fo=193, routed)         2.765    16.712    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_0[0]
    SLICE_X54Y77         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.490    48.470    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X54Y77         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][0]/C
                         clock pessimism              0.487    48.957    
                         clock uncertainty           -0.100    48.858    
    SLICE_X54Y77         FDCE (Setup_fdce_C_D)       -0.047    48.811    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][0]
  -------------------------------------------------------------------
                         required time                         48.811    
                         arrival time                         -16.712    
  -------------------------------------------------------------------
                         slack                                 32.099    

Slack (MET) :             32.129ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[222][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.591ns  (logic 2.918ns (16.588%)  route 14.673ns (83.412%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 48.471 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         2.884    16.672    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X57Y77         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[222][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.491    48.471    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X57Y77         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[222][2]/C
                         clock pessimism              0.487    48.958    
                         clock uncertainty           -0.100    48.859    
    SLICE_X57Y77         FDCE (Setup_fdce_C_D)       -0.058    48.801    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[222][2]
  -------------------------------------------------------------------
                         required time                         48.801    
                         arrival time                         -16.672    
  -------------------------------------------------------------------
                         slack                                 32.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.477%)  route 0.197ns (54.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.566    -0.598    UUT/TERNA_PHY/RS232_PHY/Shift/clk_out1
    SLICE_X62Y61         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/Q
                         net (fo=2, routed)           0.197    -0.238    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X1Y24         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.879    -0.794    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y24         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.540    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155    -0.385    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.558    -0.606    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X35Y76         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.355    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[7]_0[5]
    SLICE_X34Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.828    -0.845    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X34Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[5]/C
                         clock pessimism              0.254    -0.591    
    SLICE_X34Y77         FDRE (Hold_fdre_C_D)         0.059    -0.532    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[5]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.565    -0.599    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X61Y59         FDSE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.133    -0.326    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X60Y59         LUT4 (Prop_lut4_I1_O)        0.048    -0.278 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X60Y59         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.836    -0.837    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X60Y59         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.131    -0.455    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.678%)  route 0.097ns (34.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.558    -0.606    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X40Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/Q
                         net (fo=24, routed)          0.097    -0.368    UUT/TERNA_PHY/DMA_PHY/Q[2]
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.045    -0.323 r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    UUT/TERNA_PHY/DMA_PHY/estado__1[0]
    SLICE_X41Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.827    -0.846    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X41Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.092    -0.501    UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/DMA_PHY/TX_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.559    -0.605    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X31Y76         FDCE                                         r  UUT/TERNA_PHY/DMA_PHY/TX_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  UUT/TERNA_PHY/DMA_PHY/TX_Data_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.352    UUT/TERNA_PHY/RS232_PHY/D[2]
    SLICE_X30Y77         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.829    -0.844    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X30Y77         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X30Y77         FDCE (Hold_fdce_C_D)         0.059    -0.531    UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.565    -0.599    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X61Y59         FDSE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.133    -0.326    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X60Y59         LUT3 (Prop_lut3_I0_O)        0.045    -0.281 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[2]
    SLICE_X60Y59         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.836    -0.837    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X60Y59         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.120    -0.466    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X30Y77         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.329    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[7]_0[3]
    SLICE_X31Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.829    -0.844    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X31Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[3]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X31Y77         FDRE (Hold_fdre_C_D)         0.072    -0.518    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[3]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X30Y77         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.326    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[7]_0[4]
    SLICE_X31Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.829    -0.844    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X31Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X31Y77         FDRE (Hold_fdre_C_D)         0.075    -0.515    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.152%)  route 0.312ns (68.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.564    -0.600    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X61Y60         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.312    -0.148    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X1Y24         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.876    -0.797    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y24         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.522    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.339    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.810%)  route 0.115ns (38.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.558    -0.606    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X41Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/Q
                         net (fo=29, routed)          0.115    -0.350    UUT/TERNA_PHY/DMA_PHY/Q[0]
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.305 r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    UUT/TERNA_PHY/DMA_PHY/estado__1[2]
    SLICE_X40Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.827    -0.846    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X40Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.092    -0.501    UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y24     UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y24     UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X32Y103    contador_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X32Y105    contador_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X32Y105    contador_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X32Y106    contador_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X32Y106    contador_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X32Y106    contador_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y103    contador_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y103    contador_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y105    contador_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y105    contador_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y105    contador_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y105    contador_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y106    contador_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y106    contador_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y106    contador_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y106    contador_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y103    contador_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y103    contador_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y105    contador_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y105    contador_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y105    contador_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y105    contador_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y106    contador_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y106    contador_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y106    contador_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y106    contador_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.896ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.846ns  (logic 2.918ns (16.351%)  route 14.928ns (83.649%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 48.468 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         3.138    16.926    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X56Y75         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.488    48.468    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X56Y75         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][2]/C
                         clock pessimism              0.487    48.955    
                         clock uncertainty           -0.103    48.852    
    SLICE_X56Y75         FDCE (Setup_fdce_C_D)       -0.031    48.821    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][2]
  -------------------------------------------------------------------
                         required time                         48.821    
                         arrival time                         -16.926    
  -------------------------------------------------------------------
                         slack                                 31.896    

Slack (MET) :             31.923ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.828ns  (logic 2.912ns (16.333%)  route 14.916ns (83.667%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.719    10.470    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.594 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_63/O
                         net (fo=1, routed)           0.000    10.594    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_63_n_1
    SLICE_X42Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    10.808 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_25/O
                         net (fo=1, routed)           0.000    10.808    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_25_n_1
    SLICE_X42Y76         MUXF8 (Prop_muxf8_I1_O)      0.088    10.896 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_9/O
                         net (fo=1, routed)           1.211    12.107    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_9_n_1
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.319    12.426 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.786    13.212    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X45Y88         LUT5 (Prop_lut5_I0_O)        0.124    13.336 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_2/O
                         net (fo=1, routed)           0.560    13.896    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[1]
    SLICE_X44Y88         LUT5 (Prop_lut5_I2_O)        0.124    14.020 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         2.889    16.909    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[0]
    SLICE_X58Y79         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.498    48.478    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X58Y79         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][1]/C
                         clock pessimism              0.487    48.965    
                         clock uncertainty           -0.103    48.862    
    SLICE_X58Y79         FDCE (Setup_fdce_C_D)       -0.031    48.831    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][1]
  -------------------------------------------------------------------
                         required time                         48.831    
                         arrival time                         -16.909    
  -------------------------------------------------------------------
                         slack                                 31.923    

Slack (MET) :             31.984ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[210][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.722ns  (logic 2.918ns (16.465%)  route 14.804ns (83.535%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 48.469 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         3.015    16.802    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X55Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[210][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.489    48.469    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X55Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[210][2]/C
                         clock pessimism              0.487    48.956    
                         clock uncertainty           -0.103    48.853    
    SLICE_X55Y76         FDCE (Setup_fdce_C_D)       -0.067    48.786    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[210][2]
  -------------------------------------------------------------------
                         required time                         48.786    
                         arrival time                         -16.802    
  -------------------------------------------------------------------
                         slack                                 31.984    

Slack (MET) :             31.994ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.714ns  (logic 2.918ns (16.473%)  route 14.796ns (83.527%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 48.470 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         3.006    16.794    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X57Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.490    48.470    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X57Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][2]/C
                         clock pessimism              0.487    48.957    
                         clock uncertainty           -0.103    48.854    
    SLICE_X57Y76         FDCE (Setup_fdce_C_D)       -0.067    48.787    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][2]
  -------------------------------------------------------------------
                         required time                         48.787    
                         arrival time                         -16.794    
  -------------------------------------------------------------------
                         slack                                 31.994    

Slack (MET) :             31.995ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.756ns  (logic 2.918ns (16.434%)  route 14.838ns (83.566%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         3.048    16.836    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X58Y78         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.497    48.477    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X58Y78         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][2]/C
                         clock pessimism              0.487    48.964    
                         clock uncertainty           -0.103    48.861    
    SLICE_X58Y78         FDCE (Setup_fdce_C_D)       -0.031    48.830    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][2]
  -------------------------------------------------------------------
                         required time                         48.830    
                         arrival time                         -16.836    
  -------------------------------------------------------------------
                         slack                                 31.995    

Slack (MET) :             31.996ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[231][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.725ns  (logic 2.912ns (16.428%)  route 14.813ns (83.572%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.719    10.470    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.594 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_63/O
                         net (fo=1, routed)           0.000    10.594    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_63_n_1
    SLICE_X42Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    10.808 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_25/O
                         net (fo=1, routed)           0.000    10.808    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_25_n_1
    SLICE_X42Y76         MUXF8 (Prop_muxf8_I1_O)      0.088    10.896 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_9/O
                         net (fo=1, routed)           1.211    12.107    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_9_n_1
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.319    12.426 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.786    13.212    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X45Y88         LUT5 (Prop_lut5_I0_O)        0.124    13.336 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_2/O
                         net (fo=1, routed)           0.560    13.896    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[1]
    SLICE_X44Y88         LUT5 (Prop_lut5_I2_O)        0.124    14.020 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         2.786    16.806    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[0]
    SLICE_X59Y86         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[231][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.504    48.484    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X59Y86         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[231][1]/C
                         clock pessimism              0.487    48.971    
                         clock uncertainty           -0.103    48.868    
    SLICE_X59Y86         FDCE (Setup_fdce_C_D)       -0.067    48.801    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[231][1]
  -------------------------------------------------------------------
                         required time                         48.801    
                         arrival time                         -16.806    
  -------------------------------------------------------------------
                         slack                                 31.996    

Slack (MET) :             32.030ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[211][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.714ns  (logic 2.918ns (16.473%)  route 14.796ns (83.527%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 48.470 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         3.006    16.794    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X56Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[211][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.490    48.470    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X56Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[211][2]/C
                         clock pessimism              0.487    48.957    
                         clock uncertainty           -0.103    48.854    
    SLICE_X56Y76         FDCE (Setup_fdce_C_D)       -0.031    48.823    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[211][2]
  -------------------------------------------------------------------
                         required time                         48.823    
                         arrival time                         -16.794    
  -------------------------------------------------------------------
                         slack                                 32.030    

Slack (MET) :             32.056ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[209][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.676ns  (logic 3.189ns (18.041%)  route 14.487ns (81.959%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 48.473 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.378    10.129    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.253 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_61/O
                         net (fo=1, routed)           0.000    10.253    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_61_n_1
    SLICE_X44Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    10.465 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_31/O
                         net (fo=1, routed)           0.711    11.176    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_31_n_1
    SLICE_X38Y81         LUT6 (Prop_lut6_I3_O)        0.299    11.475 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_10/O
                         net (fo=1, routed)           1.209    12.684    UUT/CPU_PHY/contents_ram_reg[255][0]_i_2_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.808 r  UUT/CPU_PHY/contents_ram[255][0]_i_4/O
                         net (fo=1, routed)           0.000    12.808    UUT/CPU_PHY/contents_ram[255][0]_i_4_n_1
    SLICE_X50Y91         MUXF7 (Prop_muxf7_I1_O)      0.214    13.022 r  UUT/CPU_PHY/contents_ram_reg[255][0]_i_2/O
                         net (fo=1, routed)           0.627    13.649    UUT/CPU_PHY/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.297    13.946 r  UUT/CPU_PHY/contents_ram[255][0]_i_1/O
                         net (fo=193, routed)         2.810    16.757    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_0[0]
    SLICE_X54Y79         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[209][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.493    48.473    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X54Y79         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[209][0]/C
                         clock pessimism              0.487    48.960    
                         clock uncertainty           -0.103    48.857    
    SLICE_X54Y79         FDCE (Setup_fdce_C_D)       -0.045    48.812    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[209][0]
  -------------------------------------------------------------------
                         required time                         48.812    
                         arrival time                         -16.757    
  -------------------------------------------------------------------
                         slack                                 32.056    

Slack (MET) :             32.096ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.631ns  (logic 3.189ns (18.087%)  route 14.442ns (81.913%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 48.470 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.378    10.129    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.253 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_61/O
                         net (fo=1, routed)           0.000    10.253    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_61_n_1
    SLICE_X44Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    10.465 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_31/O
                         net (fo=1, routed)           0.711    11.176    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_31_n_1
    SLICE_X38Y81         LUT6 (Prop_lut6_I3_O)        0.299    11.475 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_10/O
                         net (fo=1, routed)           1.209    12.684    UUT/CPU_PHY/contents_ram_reg[255][0]_i_2_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.808 r  UUT/CPU_PHY/contents_ram[255][0]_i_4/O
                         net (fo=1, routed)           0.000    12.808    UUT/CPU_PHY/contents_ram[255][0]_i_4_n_1
    SLICE_X50Y91         MUXF7 (Prop_muxf7_I1_O)      0.214    13.022 r  UUT/CPU_PHY/contents_ram_reg[255][0]_i_2/O
                         net (fo=1, routed)           0.627    13.649    UUT/CPU_PHY/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.297    13.946 r  UUT/CPU_PHY/contents_ram[255][0]_i_1/O
                         net (fo=193, routed)         2.765    16.712    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_0[0]
    SLICE_X54Y77         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.490    48.470    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X54Y77         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][0]/C
                         clock pessimism              0.487    48.957    
                         clock uncertainty           -0.103    48.854    
    SLICE_X54Y77         FDCE (Setup_fdce_C_D)       -0.047    48.807    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][0]
  -------------------------------------------------------------------
                         required time                         48.807    
                         arrival time                         -16.712    
  -------------------------------------------------------------------
                         slack                                 32.096    

Slack (MET) :             32.126ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[222][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.591ns  (logic 2.918ns (16.588%)  route 14.673ns (83.412%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 48.471 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         2.884    16.672    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X57Y77         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[222][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.491    48.471    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X57Y77         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[222][2]/C
                         clock pessimism              0.487    48.958    
                         clock uncertainty           -0.103    48.855    
    SLICE_X57Y77         FDCE (Setup_fdce_C_D)       -0.058    48.797    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[222][2]
  -------------------------------------------------------------------
                         required time                         48.797    
                         arrival time                         -16.672    
  -------------------------------------------------------------------
                         slack                                 32.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.477%)  route 0.197ns (54.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.566    -0.598    UUT/TERNA_PHY/RS232_PHY/Shift/clk_out1
    SLICE_X62Y61         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/Q
                         net (fo=2, routed)           0.197    -0.238    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X1Y24         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.879    -0.794    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y24         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.540    
                         clock uncertainty            0.103    -0.437    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155    -0.282    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.558    -0.606    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X35Y76         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.355    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[7]_0[5]
    SLICE_X34Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.828    -0.845    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X34Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[5]/C
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.103    -0.488    
    SLICE_X34Y77         FDRE (Hold_fdre_C_D)         0.059    -0.429    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[5]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.565    -0.599    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X61Y59         FDSE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.133    -0.326    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X60Y59         LUT4 (Prop_lut4_I1_O)        0.048    -0.278 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X60Y59         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.836    -0.837    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X60Y59         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.103    -0.483    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.131    -0.352    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.678%)  route 0.097ns (34.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.558    -0.606    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X40Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/Q
                         net (fo=24, routed)          0.097    -0.368    UUT/TERNA_PHY/DMA_PHY/Q[2]
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.045    -0.323 r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    UUT/TERNA_PHY/DMA_PHY/estado__1[0]
    SLICE_X41Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.827    -0.846    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X41Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/C
                         clock pessimism              0.253    -0.593    
                         clock uncertainty            0.103    -0.490    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.092    -0.398    UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/DMA_PHY/TX_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.559    -0.605    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X31Y76         FDCE                                         r  UUT/TERNA_PHY/DMA_PHY/TX_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  UUT/TERNA_PHY/DMA_PHY/TX_Data_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.352    UUT/TERNA_PHY/RS232_PHY/D[2]
    SLICE_X30Y77         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.829    -0.844    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X30Y77         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.103    -0.487    
    SLICE_X30Y77         FDCE (Hold_fdce_C_D)         0.059    -0.428    UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.565    -0.599    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X61Y59         FDSE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.133    -0.326    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X60Y59         LUT3 (Prop_lut3_I0_O)        0.045    -0.281 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[2]
    SLICE_X60Y59         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.836    -0.837    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X60Y59         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.103    -0.483    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.120    -0.363    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X30Y77         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.329    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[7]_0[3]
    SLICE_X31Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.829    -0.844    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X31Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[3]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.103    -0.487    
    SLICE_X31Y77         FDRE (Hold_fdre_C_D)         0.072    -0.415    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[3]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X30Y77         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.326    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[7]_0[4]
    SLICE_X31Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.829    -0.844    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X31Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.103    -0.487    
    SLICE_X31Y77         FDRE (Hold_fdre_C_D)         0.075    -0.412    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.152%)  route 0.312ns (68.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.564    -0.600    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X61Y60         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.312    -0.148    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X1Y24         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.876    -0.797    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y24         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.522    
                         clock uncertainty            0.103    -0.419    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.236    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.810%)  route 0.115ns (38.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.558    -0.606    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X41Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/Q
                         net (fo=29, routed)          0.115    -0.350    UUT/TERNA_PHY/DMA_PHY/Q[0]
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.305 r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    UUT/TERNA_PHY/DMA_PHY/estado__1[2]
    SLICE_X40Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.827    -0.846    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X40Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/C
                         clock pessimism              0.253    -0.593    
                         clock uncertainty            0.103    -0.490    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.092    -0.398    UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.896ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.846ns  (logic 2.918ns (16.351%)  route 14.928ns (83.649%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 48.468 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         3.138    16.926    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X56Y75         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.488    48.468    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X56Y75         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][2]/C
                         clock pessimism              0.487    48.955    
                         clock uncertainty           -0.103    48.852    
    SLICE_X56Y75         FDCE (Setup_fdce_C_D)       -0.031    48.821    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][2]
  -------------------------------------------------------------------
                         required time                         48.821    
                         arrival time                         -16.926    
  -------------------------------------------------------------------
                         slack                                 31.896    

Slack (MET) :             31.923ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.828ns  (logic 2.912ns (16.333%)  route 14.916ns (83.667%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.719    10.470    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.594 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_63/O
                         net (fo=1, routed)           0.000    10.594    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_63_n_1
    SLICE_X42Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    10.808 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_25/O
                         net (fo=1, routed)           0.000    10.808    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_25_n_1
    SLICE_X42Y76         MUXF8 (Prop_muxf8_I1_O)      0.088    10.896 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_9/O
                         net (fo=1, routed)           1.211    12.107    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_9_n_1
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.319    12.426 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.786    13.212    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X45Y88         LUT5 (Prop_lut5_I0_O)        0.124    13.336 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_2/O
                         net (fo=1, routed)           0.560    13.896    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[1]
    SLICE_X44Y88         LUT5 (Prop_lut5_I2_O)        0.124    14.020 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         2.889    16.909    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[0]
    SLICE_X58Y79         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.498    48.478    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X58Y79         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][1]/C
                         clock pessimism              0.487    48.965    
                         clock uncertainty           -0.103    48.862    
    SLICE_X58Y79         FDCE (Setup_fdce_C_D)       -0.031    48.831    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][1]
  -------------------------------------------------------------------
                         required time                         48.831    
                         arrival time                         -16.909    
  -------------------------------------------------------------------
                         slack                                 31.923    

Slack (MET) :             31.984ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[210][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.722ns  (logic 2.918ns (16.465%)  route 14.804ns (83.535%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 48.469 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         3.015    16.802    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X55Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[210][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.489    48.469    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X55Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[210][2]/C
                         clock pessimism              0.487    48.956    
                         clock uncertainty           -0.103    48.853    
    SLICE_X55Y76         FDCE (Setup_fdce_C_D)       -0.067    48.786    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[210][2]
  -------------------------------------------------------------------
                         required time                         48.786    
                         arrival time                         -16.802    
  -------------------------------------------------------------------
                         slack                                 31.984    

Slack (MET) :             31.994ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.714ns  (logic 2.918ns (16.473%)  route 14.796ns (83.527%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 48.470 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         3.006    16.794    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X57Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.490    48.470    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X57Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][2]/C
                         clock pessimism              0.487    48.957    
                         clock uncertainty           -0.103    48.854    
    SLICE_X57Y76         FDCE (Setup_fdce_C_D)       -0.067    48.787    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][2]
  -------------------------------------------------------------------
                         required time                         48.787    
                         arrival time                         -16.794    
  -------------------------------------------------------------------
                         slack                                 31.994    

Slack (MET) :             31.995ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.756ns  (logic 2.918ns (16.434%)  route 14.838ns (83.566%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 48.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         3.048    16.836    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X58Y78         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.497    48.477    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X58Y78         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][2]/C
                         clock pessimism              0.487    48.964    
                         clock uncertainty           -0.103    48.861    
    SLICE_X58Y78         FDCE (Setup_fdce_C_D)       -0.031    48.830    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][2]
  -------------------------------------------------------------------
                         required time                         48.830    
                         arrival time                         -16.836    
  -------------------------------------------------------------------
                         slack                                 31.995    

Slack (MET) :             31.996ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[231][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.725ns  (logic 2.912ns (16.428%)  route 14.813ns (83.572%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.719    10.470    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.594 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_63/O
                         net (fo=1, routed)           0.000    10.594    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_63_n_1
    SLICE_X42Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    10.808 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_25/O
                         net (fo=1, routed)           0.000    10.808    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_25_n_1
    SLICE_X42Y76         MUXF8 (Prop_muxf8_I1_O)      0.088    10.896 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_9/O
                         net (fo=1, routed)           1.211    12.107    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_9_n_1
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.319    12.426 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.786    13.212    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X45Y88         LUT5 (Prop_lut5_I0_O)        0.124    13.336 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_2/O
                         net (fo=1, routed)           0.560    13.896    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[1]
    SLICE_X44Y88         LUT5 (Prop_lut5_I2_O)        0.124    14.020 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         2.786    16.806    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[0]
    SLICE_X59Y86         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[231][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.504    48.484    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X59Y86         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[231][1]/C
                         clock pessimism              0.487    48.971    
                         clock uncertainty           -0.103    48.868    
    SLICE_X59Y86         FDCE (Setup_fdce_C_D)       -0.067    48.801    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[231][1]
  -------------------------------------------------------------------
                         required time                         48.801    
                         arrival time                         -16.806    
  -------------------------------------------------------------------
                         slack                                 31.996    

Slack (MET) :             32.030ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[211][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.714ns  (logic 2.918ns (16.473%)  route 14.796ns (83.527%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 48.470 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         3.006    16.794    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X56Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[211][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.490    48.470    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X56Y76         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[211][2]/C
                         clock pessimism              0.487    48.957    
                         clock uncertainty           -0.103    48.854    
    SLICE_X56Y76         FDCE (Setup_fdce_C_D)       -0.031    48.823    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[211][2]
  -------------------------------------------------------------------
                         required time                         48.823    
                         arrival time                         -16.794    
  -------------------------------------------------------------------
                         slack                                 32.030    

Slack (MET) :             32.056ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[209][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.676ns  (logic 3.189ns (18.041%)  route 14.487ns (81.959%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 48.473 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.378    10.129    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.253 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_61/O
                         net (fo=1, routed)           0.000    10.253    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_61_n_1
    SLICE_X44Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    10.465 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_31/O
                         net (fo=1, routed)           0.711    11.176    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_31_n_1
    SLICE_X38Y81         LUT6 (Prop_lut6_I3_O)        0.299    11.475 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_10/O
                         net (fo=1, routed)           1.209    12.684    UUT/CPU_PHY/contents_ram_reg[255][0]_i_2_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.808 r  UUT/CPU_PHY/contents_ram[255][0]_i_4/O
                         net (fo=1, routed)           0.000    12.808    UUT/CPU_PHY/contents_ram[255][0]_i_4_n_1
    SLICE_X50Y91         MUXF7 (Prop_muxf7_I1_O)      0.214    13.022 r  UUT/CPU_PHY/contents_ram_reg[255][0]_i_2/O
                         net (fo=1, routed)           0.627    13.649    UUT/CPU_PHY/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.297    13.946 r  UUT/CPU_PHY/contents_ram[255][0]_i_1/O
                         net (fo=193, routed)         2.810    16.757    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_0[0]
    SLICE_X54Y79         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[209][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.493    48.473    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X54Y79         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[209][0]/C
                         clock pessimism              0.487    48.960    
                         clock uncertainty           -0.103    48.857    
    SLICE_X54Y79         FDCE (Setup_fdce_C_D)       -0.045    48.812    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[209][0]
  -------------------------------------------------------------------
                         required time                         48.812    
                         arrival time                         -16.757    
  -------------------------------------------------------------------
                         slack                                 32.056    

Slack (MET) :             32.096ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.631ns  (logic 3.189ns (18.087%)  route 14.442ns (81.913%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 48.470 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.378    10.129    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.253 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_61/O
                         net (fo=1, routed)           0.000    10.253    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_61_n_1
    SLICE_X44Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    10.465 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_31/O
                         net (fo=1, routed)           0.711    11.176    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_31_n_1
    SLICE_X38Y81         LUT6 (Prop_lut6_I3_O)        0.299    11.475 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_10/O
                         net (fo=1, routed)           1.209    12.684    UUT/CPU_PHY/contents_ram_reg[255][0]_i_2_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.808 r  UUT/CPU_PHY/contents_ram[255][0]_i_4/O
                         net (fo=1, routed)           0.000    12.808    UUT/CPU_PHY/contents_ram[255][0]_i_4_n_1
    SLICE_X50Y91         MUXF7 (Prop_muxf7_I1_O)      0.214    13.022 r  UUT/CPU_PHY/contents_ram_reg[255][0]_i_2/O
                         net (fo=1, routed)           0.627    13.649    UUT/CPU_PHY/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.297    13.946 r  UUT/CPU_PHY/contents_ram[255][0]_i_1/O
                         net (fo=193, routed)         2.765    16.712    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_0[0]
    SLICE_X54Y77         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.490    48.470    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X54Y77         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][0]/C
                         clock pessimism              0.487    48.957    
                         clock uncertainty           -0.103    48.854    
    SLICE_X54Y77         FDCE (Setup_fdce_C_D)       -0.047    48.807    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][0]
  -------------------------------------------------------------------
                         required time                         48.807    
                         arrival time                         -16.712    
  -------------------------------------------------------------------
                         slack                                 32.096    

Slack (MET) :             32.126ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[222][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.591ns  (logic 2.918ns (16.588%)  route 14.673ns (83.412%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 48.471 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         2.884    16.672    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X57Y77         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[222][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.491    48.471    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X57Y77         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[222][2]/C
                         clock pessimism              0.487    48.958    
                         clock uncertainty           -0.103    48.855    
    SLICE_X57Y77         FDCE (Setup_fdce_C_D)       -0.058    48.797    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[222][2]
  -------------------------------------------------------------------
                         required time                         48.797    
                         arrival time                         -16.672    
  -------------------------------------------------------------------
                         slack                                 32.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.477%)  route 0.197ns (54.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.566    -0.598    UUT/TERNA_PHY/RS232_PHY/Shift/clk_out1
    SLICE_X62Y61         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/Q
                         net (fo=2, routed)           0.197    -0.238    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X1Y24         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.879    -0.794    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y24         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.540    
                         clock uncertainty            0.103    -0.437    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155    -0.282    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.558    -0.606    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X35Y76         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.355    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[7]_0[5]
    SLICE_X34Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.828    -0.845    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X34Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[5]/C
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.103    -0.488    
    SLICE_X34Y77         FDRE (Hold_fdre_C_D)         0.059    -0.429    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[5]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.565    -0.599    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X61Y59         FDSE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.133    -0.326    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X60Y59         LUT4 (Prop_lut4_I1_O)        0.048    -0.278 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X60Y59         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.836    -0.837    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X60Y59         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.103    -0.483    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.131    -0.352    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.678%)  route 0.097ns (34.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.558    -0.606    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X40Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/Q
                         net (fo=24, routed)          0.097    -0.368    UUT/TERNA_PHY/DMA_PHY/Q[2]
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.045    -0.323 r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    UUT/TERNA_PHY/DMA_PHY/estado__1[0]
    SLICE_X41Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.827    -0.846    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X41Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/C
                         clock pessimism              0.253    -0.593    
                         clock uncertainty            0.103    -0.490    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.092    -0.398    UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/DMA_PHY/TX_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.559    -0.605    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X31Y76         FDCE                                         r  UUT/TERNA_PHY/DMA_PHY/TX_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  UUT/TERNA_PHY/DMA_PHY/TX_Data_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.352    UUT/TERNA_PHY/RS232_PHY/D[2]
    SLICE_X30Y77         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.829    -0.844    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X30Y77         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.103    -0.487    
    SLICE_X30Y77         FDCE (Hold_fdce_C_D)         0.059    -0.428    UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.565    -0.599    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X61Y59         FDSE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.133    -0.326    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X60Y59         LUT3 (Prop_lut3_I0_O)        0.045    -0.281 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[2]
    SLICE_X60Y59         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.836    -0.837    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X60Y59         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.103    -0.483    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.120    -0.363    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X30Y77         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.329    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[7]_0[3]
    SLICE_X31Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.829    -0.844    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X31Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[3]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.103    -0.487    
    SLICE_X31Y77         FDRE (Hold_fdre_C_D)         0.072    -0.415    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[3]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X30Y77         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.326    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[7]_0[4]
    SLICE_X31Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.829    -0.844    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X31Y77         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.103    -0.487    
    SLICE_X31Y77         FDRE (Hold_fdre_C_D)         0.075    -0.412    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.152%)  route 0.312ns (68.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.564    -0.600    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X61Y60         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.312    -0.148    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X1Y24         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.876    -0.797    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y24         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.522    
                         clock uncertainty            0.103    -0.419    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.236    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.810%)  route 0.115ns (38.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.558    -0.606    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X41Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[0]/Q
                         net (fo=29, routed)          0.115    -0.350    UUT/TERNA_PHY/DMA_PHY/Q[0]
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.305 r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    UUT/TERNA_PHY/DMA_PHY/estado__1[2]
    SLICE_X40Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.827    -0.846    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X40Y72         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]/C
                         clock pessimism              0.253    -0.593    
                         clock uncertainty            0.103    -0.490    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.092    -0.398    UUT/TERNA_PHY/DMA_PHY/FSM_sequential_estado_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.390ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/LineRD_in_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 0.456ns (5.047%)  route 8.579ns (94.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 48.481 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.579     8.110    UUT/TERNA_PHY/RS232_PHY/BTNU_driv
    SLICE_X69Y69         FDPE                                         f  UUT/TERNA_PHY/RS232_PHY/LineRD_in_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.501    48.481    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X69Y69         FDPE                                         r  UUT/TERNA_PHY/RS232_PHY/LineRD_in_reg/C
                         clock pessimism              0.480    48.961    
                         clock uncertainty           -0.103    48.858    
    SLICE_X69Y69         FDPE (Recov_fdpe_C_PRE)     -0.359    48.499    UUT/TERNA_PHY/RS232_PHY/LineRD_in_reg
  -------------------------------------------------------------------
                         required time                         48.499    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                 40.390    

Slack (MET) :             40.520ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 0.456ns (5.147%)  route 8.403ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.403     7.934    UUT/TERNA_PHY/RS232_PHY/Receiver/BTNU_driv
    SLICE_X67Y68         FDCE                                         f  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.502    48.482    UUT/TERNA_PHY/RS232_PHY/Receiver/clk_out1
    SLICE_X67Y68         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[17]/C
                         clock pessimism              0.480    48.962    
                         clock uncertainty           -0.103    48.859    
    SLICE_X67Y68         FDCE (Recov_fdce_C_CLR)     -0.405    48.454    UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[17]
  -------------------------------------------------------------------
                         required time                         48.454    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 40.520    

Slack (MET) :             40.520ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 0.456ns (5.147%)  route 8.403ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.403     7.934    UUT/TERNA_PHY/RS232_PHY/Receiver/BTNU_driv
    SLICE_X67Y68         FDCE                                         f  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.502    48.482    UUT/TERNA_PHY/RS232_PHY/Receiver/clk_out1
    SLICE_X67Y68         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[22]/C
                         clock pessimism              0.480    48.962    
                         clock uncertainty           -0.103    48.859    
    SLICE_X67Y68         FDCE (Recov_fdce_C_CLR)     -0.405    48.454    UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[22]
  -------------------------------------------------------------------
                         required time                         48.454    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 40.520    

Slack (MET) :             40.520ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 0.456ns (5.147%)  route 8.403ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.403     7.934    UUT/TERNA_PHY/RS232_PHY/Receiver/BTNU_driv
    SLICE_X67Y68         FDCE                                         f  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.502    48.482    UUT/TERNA_PHY/RS232_PHY/Receiver/clk_out1
    SLICE_X67Y68         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[28]/C
                         clock pessimism              0.480    48.962    
                         clock uncertainty           -0.103    48.859    
    SLICE_X67Y68         FDCE (Recov_fdce_C_CLR)     -0.405    48.454    UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[28]
  -------------------------------------------------------------------
                         required time                         48.454    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 40.520    

Slack (MET) :             40.520ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 0.456ns (5.147%)  route 8.403ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.403     7.934    UUT/TERNA_PHY/RS232_PHY/Receiver/BTNU_driv
    SLICE_X67Y68         FDCE                                         f  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.502    48.482    UUT/TERNA_PHY/RS232_PHY/Receiver/clk_out1
    SLICE_X67Y68         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[30]/C
                         clock pessimism              0.480    48.962    
                         clock uncertainty           -0.103    48.859    
    SLICE_X67Y68         FDCE (Recov_fdce_C_CLR)     -0.405    48.454    UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[30]
  -------------------------------------------------------------------
                         required time                         48.454    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 40.520    

Slack (MET) :             40.736ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.456ns (5.264%)  route 8.206ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 48.500 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.206     7.737    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/BTNU_driv
    SLICE_X32Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.520    48.500    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][0]/C
                         clock pessimism              0.480    48.980    
                         clock uncertainty           -0.103    48.877    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.405    48.472    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][0]
  -------------------------------------------------------------------
                         required time                         48.472    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 40.736    

Slack (MET) :             40.736ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.456ns (5.264%)  route 8.206ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 48.500 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.206     7.737    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/BTNU_driv
    SLICE_X32Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.520    48.500    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][1]/C
                         clock pessimism              0.480    48.980    
                         clock uncertainty           -0.103    48.877    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.405    48.472    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][1]
  -------------------------------------------------------------------
                         required time                         48.472    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 40.736    

Slack (MET) :             40.736ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.456ns (5.264%)  route 8.206ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 48.500 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.206     7.737    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/BTNU_driv
    SLICE_X32Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.520    48.500    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][4]/C
                         clock pessimism              0.480    48.980    
                         clock uncertainty           -0.103    48.877    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.405    48.472    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][4]
  -------------------------------------------------------------------
                         required time                         48.472    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 40.736    

Slack (MET) :             40.736ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.456ns (5.264%)  route 8.206ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 48.500 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.206     7.737    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/BTNU_driv
    SLICE_X32Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.520    48.500    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][5]/C
                         clock pessimism              0.480    48.980    
                         clock uncertainty           -0.103    48.877    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.405    48.472    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][5]
  -------------------------------------------------------------------
                         required time                         48.472    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 40.736    

Slack (MET) :             40.736ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.456ns (5.264%)  route 8.206ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 48.500 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.206     7.737    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/BTNU_driv
    SLICE_X32Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.520    48.500    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][6]/C
                         clock pessimism              0.480    48.980    
                         clock uncertainty           -0.103    48.877    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.405    48.472    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][6]
  -------------------------------------------------------------------
                         required time                         48.472    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 40.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.431%)  route 0.199ns (58.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.199    -0.263    BTNU_driver/BTNU_driv
    SLICE_X68Y109        FDCE                                         f  BTNU_driver/debouncer_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X68Y109        FDCE                                         r  BTNU_driver/debouncer_reg[9]/C
                         clock pessimism              0.250    -0.590    
    SLICE_X68Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.682    BTNU_driver/debouncer_reg[9]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/edge_detector_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.431%)  route 0.199ns (58.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.199    -0.263    BTNU_driver/BTNU_driv
    SLICE_X68Y109        FDCE                                         f  BTNU_driver/edge_detector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X68Y109        FDCE                                         r  BTNU_driver/edge_detector_reg[0]/C
                         clock pessimism              0.250    -0.590    
    SLICE_X68Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.682    BTNU_driver/edge_detector_reg[0]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/edge_detector_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.431%)  route 0.199ns (58.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.199    -0.263    BTNU_driver/BTNU_driv
    SLICE_X68Y109        FDCE                                         f  BTNU_driver/edge_detector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X68Y109        FDCE                                         r  BTNU_driver/edge_detector_reg[1]/C
                         clock pessimism              0.250    -0.590    
    SLICE_X68Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.682    BTNU_driver/edge_detector_reg[1]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/btn_out_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.968%)  route 0.195ns (58.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.195    -0.267    BTNU_driver/BTNU_driv
    SLICE_X69Y109        FDCE                                         f  BTNU_driver/btn_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
                         clock pessimism              0.237    -0.603    
    SLICE_X69Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.695    BTNU_driver/btn_out_reg
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.968%)  route 0.195ns (58.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.195    -0.267    BTNU_driver/BTNU_driv
    SLICE_X69Y109        FDCE                                         f  BTNU_driver/debouncer_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/debouncer_reg[8]/C
                         clock pessimism              0.237    -0.603    
    SLICE_X69Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.695    BTNU_driver/debouncer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.005%)  route 0.274ns (65.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.274    -0.189    BTNU_driver/BTNU_driv
    SLICE_X68Y108        FDCE                                         f  BTNU_driver/debouncer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X68Y108        FDCE                                         r  BTNU_driver/debouncer_reg[0]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X68Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.679    BTNU_driver/debouncer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[114][5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.141ns (20.086%)  route 0.561ns (79.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.561     0.099    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X62Y95         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[114][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.839    -0.834    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X62Y95         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[114][5]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X62Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.392    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[114][5]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.141ns (18.641%)  route 0.615ns (81.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.615     0.153    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X64Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.840    -0.833    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X64Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][3]/C
                         clock pessimism              0.509    -0.324    
    SLICE_X64Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.141ns (18.641%)  route 0.615ns (81.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.615     0.153    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X64Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.840    -0.833    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X64Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][5]/C
                         clock pessimism              0.509    -0.324    
    SLICE_X64Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][5]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.141ns (18.641%)  route 0.615ns (81.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.615     0.153    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X64Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.840    -0.833    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X64Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][6]/C
                         clock pessimism              0.509    -0.324    
    SLICE_X64Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][6]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.570    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.390ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/LineRD_in_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 0.456ns (5.047%)  route 8.579ns (94.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 48.481 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.579     8.110    UUT/TERNA_PHY/RS232_PHY/BTNU_driv
    SLICE_X69Y69         FDPE                                         f  UUT/TERNA_PHY/RS232_PHY/LineRD_in_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.501    48.481    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X69Y69         FDPE                                         r  UUT/TERNA_PHY/RS232_PHY/LineRD_in_reg/C
                         clock pessimism              0.480    48.961    
                         clock uncertainty           -0.103    48.858    
    SLICE_X69Y69         FDPE (Recov_fdpe_C_PRE)     -0.359    48.499    UUT/TERNA_PHY/RS232_PHY/LineRD_in_reg
  -------------------------------------------------------------------
                         required time                         48.499    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                 40.390    

Slack (MET) :             40.520ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 0.456ns (5.147%)  route 8.403ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.403     7.934    UUT/TERNA_PHY/RS232_PHY/Receiver/BTNU_driv
    SLICE_X67Y68         FDCE                                         f  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.502    48.482    UUT/TERNA_PHY/RS232_PHY/Receiver/clk_out1
    SLICE_X67Y68         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[17]/C
                         clock pessimism              0.480    48.962    
                         clock uncertainty           -0.103    48.859    
    SLICE_X67Y68         FDCE (Recov_fdce_C_CLR)     -0.405    48.454    UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[17]
  -------------------------------------------------------------------
                         required time                         48.454    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 40.520    

Slack (MET) :             40.520ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 0.456ns (5.147%)  route 8.403ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.403     7.934    UUT/TERNA_PHY/RS232_PHY/Receiver/BTNU_driv
    SLICE_X67Y68         FDCE                                         f  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.502    48.482    UUT/TERNA_PHY/RS232_PHY/Receiver/clk_out1
    SLICE_X67Y68         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[22]/C
                         clock pessimism              0.480    48.962    
                         clock uncertainty           -0.103    48.859    
    SLICE_X67Y68         FDCE (Recov_fdce_C_CLR)     -0.405    48.454    UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[22]
  -------------------------------------------------------------------
                         required time                         48.454    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 40.520    

Slack (MET) :             40.520ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 0.456ns (5.147%)  route 8.403ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.403     7.934    UUT/TERNA_PHY/RS232_PHY/Receiver/BTNU_driv
    SLICE_X67Y68         FDCE                                         f  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.502    48.482    UUT/TERNA_PHY/RS232_PHY/Receiver/clk_out1
    SLICE_X67Y68         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[28]/C
                         clock pessimism              0.480    48.962    
                         clock uncertainty           -0.103    48.859    
    SLICE_X67Y68         FDCE (Recov_fdce_C_CLR)     -0.405    48.454    UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[28]
  -------------------------------------------------------------------
                         required time                         48.454    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 40.520    

Slack (MET) :             40.520ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 0.456ns (5.147%)  route 8.403ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.403     7.934    UUT/TERNA_PHY/RS232_PHY/Receiver/BTNU_driv
    SLICE_X67Y68         FDCE                                         f  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.502    48.482    UUT/TERNA_PHY/RS232_PHY/Receiver/clk_out1
    SLICE_X67Y68         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[30]/C
                         clock pessimism              0.480    48.962    
                         clock uncertainty           -0.103    48.859    
    SLICE_X67Y68         FDCE (Recov_fdce_C_CLR)     -0.405    48.454    UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[30]
  -------------------------------------------------------------------
                         required time                         48.454    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 40.520    

Slack (MET) :             40.736ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.456ns (5.264%)  route 8.206ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 48.500 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.206     7.737    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/BTNU_driv
    SLICE_X32Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.520    48.500    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][0]/C
                         clock pessimism              0.480    48.980    
                         clock uncertainty           -0.103    48.877    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.405    48.472    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][0]
  -------------------------------------------------------------------
                         required time                         48.472    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 40.736    

Slack (MET) :             40.736ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.456ns (5.264%)  route 8.206ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 48.500 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.206     7.737    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/BTNU_driv
    SLICE_X32Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.520    48.500    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][1]/C
                         clock pessimism              0.480    48.980    
                         clock uncertainty           -0.103    48.877    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.405    48.472    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][1]
  -------------------------------------------------------------------
                         required time                         48.472    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 40.736    

Slack (MET) :             40.736ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.456ns (5.264%)  route 8.206ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 48.500 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.206     7.737    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/BTNU_driv
    SLICE_X32Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.520    48.500    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][4]/C
                         clock pessimism              0.480    48.980    
                         clock uncertainty           -0.103    48.877    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.405    48.472    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][4]
  -------------------------------------------------------------------
                         required time                         48.472    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 40.736    

Slack (MET) :             40.736ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.456ns (5.264%)  route 8.206ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 48.500 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.206     7.737    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/BTNU_driv
    SLICE_X32Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.520    48.500    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][5]/C
                         clock pessimism              0.480    48.980    
                         clock uncertainty           -0.103    48.877    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.405    48.472    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][5]
  -------------------------------------------------------------------
                         required time                         48.472    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 40.736    

Slack (MET) :             40.736ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.456ns (5.264%)  route 8.206ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 48.500 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.206     7.737    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/BTNU_driv
    SLICE_X32Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.520    48.500    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][6]/C
                         clock pessimism              0.480    48.980    
                         clock uncertainty           -0.103    48.877    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.405    48.472    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][6]
  -------------------------------------------------------------------
                         required time                         48.472    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 40.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.431%)  route 0.199ns (58.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.199    -0.263    BTNU_driver/BTNU_driv
    SLICE_X68Y109        FDCE                                         f  BTNU_driver/debouncer_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X68Y109        FDCE                                         r  BTNU_driver/debouncer_reg[9]/C
                         clock pessimism              0.250    -0.590    
                         clock uncertainty            0.103    -0.487    
    SLICE_X68Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    BTNU_driver/debouncer_reg[9]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/edge_detector_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.431%)  route 0.199ns (58.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.199    -0.263    BTNU_driver/BTNU_driv
    SLICE_X68Y109        FDCE                                         f  BTNU_driver/edge_detector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X68Y109        FDCE                                         r  BTNU_driver/edge_detector_reg[0]/C
                         clock pessimism              0.250    -0.590    
                         clock uncertainty            0.103    -0.487    
    SLICE_X68Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    BTNU_driver/edge_detector_reg[0]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/edge_detector_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.431%)  route 0.199ns (58.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.199    -0.263    BTNU_driver/BTNU_driv
    SLICE_X68Y109        FDCE                                         f  BTNU_driver/edge_detector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X68Y109        FDCE                                         r  BTNU_driver/edge_detector_reg[1]/C
                         clock pessimism              0.250    -0.590    
                         clock uncertainty            0.103    -0.487    
    SLICE_X68Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    BTNU_driver/edge_detector_reg[1]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/btn_out_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.968%)  route 0.195ns (58.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.195    -0.267    BTNU_driver/BTNU_driv
    SLICE_X69Y109        FDCE                                         f  BTNU_driver/btn_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
                         clock pessimism              0.237    -0.603    
                         clock uncertainty            0.103    -0.500    
    SLICE_X69Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    BTNU_driver/btn_out_reg
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.968%)  route 0.195ns (58.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.195    -0.267    BTNU_driver/BTNU_driv
    SLICE_X69Y109        FDCE                                         f  BTNU_driver/debouncer_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/debouncer_reg[8]/C
                         clock pessimism              0.237    -0.603    
                         clock uncertainty            0.103    -0.500    
    SLICE_X69Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    BTNU_driver/debouncer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.005%)  route 0.274ns (65.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.274    -0.189    BTNU_driver/BTNU_driv
    SLICE_X68Y108        FDCE                                         f  BTNU_driver/debouncer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X68Y108        FDCE                                         r  BTNU_driver/debouncer_reg[0]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.103    -0.484    
    SLICE_X68Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.576    BTNU_driver/debouncer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[114][5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.141ns (20.086%)  route 0.561ns (79.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.561     0.099    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X62Y95         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[114][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.839    -0.834    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X62Y95         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[114][5]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.103    -0.222    
    SLICE_X62Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.289    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[114][5]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.141ns (18.641%)  route 0.615ns (81.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.615     0.153    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X64Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.840    -0.833    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X64Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][3]/C
                         clock pessimism              0.509    -0.324    
                         clock uncertainty            0.103    -0.221    
    SLICE_X64Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][3]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.141ns (18.641%)  route 0.615ns (81.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.615     0.153    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X64Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.840    -0.833    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X64Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][5]/C
                         clock pessimism              0.509    -0.324    
                         clock uncertainty            0.103    -0.221    
    SLICE_X64Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][5]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.141ns (18.641%)  route 0.615ns (81.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.615     0.153    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X64Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.840    -0.833    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X64Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][6]/C
                         clock pessimism              0.509    -0.324    
                         clock uncertainty            0.103    -0.221    
    SLICE_X64Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][6]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.467    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       40.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.390ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/LineRD_in_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 0.456ns (5.047%)  route 8.579ns (94.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 48.481 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.579     8.110    UUT/TERNA_PHY/RS232_PHY/BTNU_driv
    SLICE_X69Y69         FDPE                                         f  UUT/TERNA_PHY/RS232_PHY/LineRD_in_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.501    48.481    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X69Y69         FDPE                                         r  UUT/TERNA_PHY/RS232_PHY/LineRD_in_reg/C
                         clock pessimism              0.480    48.961    
                         clock uncertainty           -0.103    48.858    
    SLICE_X69Y69         FDPE (Recov_fdpe_C_PRE)     -0.359    48.499    UUT/TERNA_PHY/RS232_PHY/LineRD_in_reg
  -------------------------------------------------------------------
                         required time                         48.499    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                 40.390    

Slack (MET) :             40.520ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 0.456ns (5.147%)  route 8.403ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.403     7.934    UUT/TERNA_PHY/RS232_PHY/Receiver/BTNU_driv
    SLICE_X67Y68         FDCE                                         f  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.502    48.482    UUT/TERNA_PHY/RS232_PHY/Receiver/clk_out1
    SLICE_X67Y68         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[17]/C
                         clock pessimism              0.480    48.962    
                         clock uncertainty           -0.103    48.859    
    SLICE_X67Y68         FDCE (Recov_fdce_C_CLR)     -0.405    48.454    UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[17]
  -------------------------------------------------------------------
                         required time                         48.454    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 40.520    

Slack (MET) :             40.520ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 0.456ns (5.147%)  route 8.403ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.403     7.934    UUT/TERNA_PHY/RS232_PHY/Receiver/BTNU_driv
    SLICE_X67Y68         FDCE                                         f  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.502    48.482    UUT/TERNA_PHY/RS232_PHY/Receiver/clk_out1
    SLICE_X67Y68         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[22]/C
                         clock pessimism              0.480    48.962    
                         clock uncertainty           -0.103    48.859    
    SLICE_X67Y68         FDCE (Recov_fdce_C_CLR)     -0.405    48.454    UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[22]
  -------------------------------------------------------------------
                         required time                         48.454    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 40.520    

Slack (MET) :             40.520ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 0.456ns (5.147%)  route 8.403ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.403     7.934    UUT/TERNA_PHY/RS232_PHY/Receiver/BTNU_driv
    SLICE_X67Y68         FDCE                                         f  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.502    48.482    UUT/TERNA_PHY/RS232_PHY/Receiver/clk_out1
    SLICE_X67Y68         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[28]/C
                         clock pessimism              0.480    48.962    
                         clock uncertainty           -0.103    48.859    
    SLICE_X67Y68         FDCE (Recov_fdce_C_CLR)     -0.405    48.454    UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[28]
  -------------------------------------------------------------------
                         required time                         48.454    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 40.520    

Slack (MET) :             40.520ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 0.456ns (5.147%)  route 8.403ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.403     7.934    UUT/TERNA_PHY/RS232_PHY/Receiver/BTNU_driv
    SLICE_X67Y68         FDCE                                         f  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.502    48.482    UUT/TERNA_PHY/RS232_PHY/Receiver/clk_out1
    SLICE_X67Y68         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[30]/C
                         clock pessimism              0.480    48.962    
                         clock uncertainty           -0.103    48.859    
    SLICE_X67Y68         FDCE (Recov_fdce_C_CLR)     -0.405    48.454    UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[30]
  -------------------------------------------------------------------
                         required time                         48.454    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 40.520    

Slack (MET) :             40.736ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.456ns (5.264%)  route 8.206ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 48.500 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.206     7.737    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/BTNU_driv
    SLICE_X32Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.520    48.500    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][0]/C
                         clock pessimism              0.480    48.980    
                         clock uncertainty           -0.103    48.877    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.405    48.472    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][0]
  -------------------------------------------------------------------
                         required time                         48.472    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 40.736    

Slack (MET) :             40.736ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.456ns (5.264%)  route 8.206ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 48.500 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.206     7.737    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/BTNU_driv
    SLICE_X32Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.520    48.500    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][1]/C
                         clock pessimism              0.480    48.980    
                         clock uncertainty           -0.103    48.877    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.405    48.472    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][1]
  -------------------------------------------------------------------
                         required time                         48.472    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 40.736    

Slack (MET) :             40.736ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.456ns (5.264%)  route 8.206ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 48.500 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.206     7.737    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/BTNU_driv
    SLICE_X32Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.520    48.500    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][4]/C
                         clock pessimism              0.480    48.980    
                         clock uncertainty           -0.103    48.877    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.405    48.472    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][4]
  -------------------------------------------------------------------
                         required time                         48.472    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 40.736    

Slack (MET) :             40.736ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.456ns (5.264%)  route 8.206ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 48.500 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.206     7.737    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/BTNU_driv
    SLICE_X32Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.520    48.500    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][5]/C
                         clock pessimism              0.480    48.980    
                         clock uncertainty           -0.103    48.877    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.405    48.472    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][5]
  -------------------------------------------------------------------
                         required time                         48.472    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 40.736    

Slack (MET) :             40.736ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.456ns (5.264%)  route 8.206ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 48.500 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.206     7.737    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/BTNU_driv
    SLICE_X32Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.520    48.500    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][6]/C
                         clock pessimism              0.480    48.980    
                         clock uncertainty           -0.103    48.877    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.405    48.472    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][6]
  -------------------------------------------------------------------
                         required time                         48.472    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 40.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.431%)  route 0.199ns (58.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.199    -0.263    BTNU_driver/BTNU_driv
    SLICE_X68Y109        FDCE                                         f  BTNU_driver/debouncer_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X68Y109        FDCE                                         r  BTNU_driver/debouncer_reg[9]/C
                         clock pessimism              0.250    -0.590    
                         clock uncertainty            0.103    -0.487    
    SLICE_X68Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    BTNU_driver/debouncer_reg[9]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/edge_detector_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.431%)  route 0.199ns (58.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.199    -0.263    BTNU_driver/BTNU_driv
    SLICE_X68Y109        FDCE                                         f  BTNU_driver/edge_detector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X68Y109        FDCE                                         r  BTNU_driver/edge_detector_reg[0]/C
                         clock pessimism              0.250    -0.590    
                         clock uncertainty            0.103    -0.487    
    SLICE_X68Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    BTNU_driver/edge_detector_reg[0]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/edge_detector_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.431%)  route 0.199ns (58.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.199    -0.263    BTNU_driver/BTNU_driv
    SLICE_X68Y109        FDCE                                         f  BTNU_driver/edge_detector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X68Y109        FDCE                                         r  BTNU_driver/edge_detector_reg[1]/C
                         clock pessimism              0.250    -0.590    
                         clock uncertainty            0.103    -0.487    
    SLICE_X68Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    BTNU_driver/edge_detector_reg[1]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/btn_out_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.968%)  route 0.195ns (58.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.195    -0.267    BTNU_driver/BTNU_driv
    SLICE_X69Y109        FDCE                                         f  BTNU_driver/btn_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
                         clock pessimism              0.237    -0.603    
                         clock uncertainty            0.103    -0.500    
    SLICE_X69Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    BTNU_driver/btn_out_reg
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.968%)  route 0.195ns (58.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.195    -0.267    BTNU_driver/BTNU_driv
    SLICE_X69Y109        FDCE                                         f  BTNU_driver/debouncer_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/debouncer_reg[8]/C
                         clock pessimism              0.237    -0.603    
                         clock uncertainty            0.103    -0.500    
    SLICE_X69Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    BTNU_driver/debouncer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.005%)  route 0.274ns (65.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.274    -0.189    BTNU_driver/BTNU_driv
    SLICE_X68Y108        FDCE                                         f  BTNU_driver/debouncer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X68Y108        FDCE                                         r  BTNU_driver/debouncer_reg[0]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.103    -0.484    
    SLICE_X68Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.576    BTNU_driver/debouncer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[114][5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.141ns (20.086%)  route 0.561ns (79.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.561     0.099    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X62Y95         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[114][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.839    -0.834    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X62Y95         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[114][5]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.103    -0.222    
    SLICE_X62Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.289    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[114][5]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.141ns (18.641%)  route 0.615ns (81.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.615     0.153    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X64Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.840    -0.833    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X64Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][3]/C
                         clock pessimism              0.509    -0.324    
                         clock uncertainty            0.103    -0.221    
    SLICE_X64Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][3]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.141ns (18.641%)  route 0.615ns (81.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.615     0.153    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X64Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.840    -0.833    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X64Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][5]/C
                         clock pessimism              0.509    -0.324    
                         clock uncertainty            0.103    -0.221    
    SLICE_X64Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][5]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.141ns (18.641%)  route 0.615ns (81.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.615     0.153    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X64Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.840    -0.833    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X64Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][6]/C
                         clock pessimism              0.509    -0.324    
                         clock uncertainty            0.103    -0.221    
    SLICE_X64Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][6]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.467    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       40.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.393ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/LineRD_in_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 0.456ns (5.047%)  route 8.579ns (94.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 48.481 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.579     8.110    UUT/TERNA_PHY/RS232_PHY/BTNU_driv
    SLICE_X69Y69         FDPE                                         f  UUT/TERNA_PHY/RS232_PHY/LineRD_in_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.501    48.481    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X69Y69         FDPE                                         r  UUT/TERNA_PHY/RS232_PHY/LineRD_in_reg/C
                         clock pessimism              0.480    48.961    
                         clock uncertainty           -0.100    48.862    
    SLICE_X69Y69         FDPE (Recov_fdpe_C_PRE)     -0.359    48.503    UUT/TERNA_PHY/RS232_PHY/LineRD_in_reg
  -------------------------------------------------------------------
                         required time                         48.503    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                 40.393    

Slack (MET) :             40.523ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 0.456ns (5.147%)  route 8.403ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.403     7.934    UUT/TERNA_PHY/RS232_PHY/Receiver/BTNU_driv
    SLICE_X67Y68         FDCE                                         f  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.502    48.482    UUT/TERNA_PHY/RS232_PHY/Receiver/clk_out1
    SLICE_X67Y68         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[17]/C
                         clock pessimism              0.480    48.962    
                         clock uncertainty           -0.100    48.863    
    SLICE_X67Y68         FDCE (Recov_fdce_C_CLR)     -0.405    48.458    UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[17]
  -------------------------------------------------------------------
                         required time                         48.458    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 40.523    

Slack (MET) :             40.523ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 0.456ns (5.147%)  route 8.403ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.403     7.934    UUT/TERNA_PHY/RS232_PHY/Receiver/BTNU_driv
    SLICE_X67Y68         FDCE                                         f  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.502    48.482    UUT/TERNA_PHY/RS232_PHY/Receiver/clk_out1
    SLICE_X67Y68         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[22]/C
                         clock pessimism              0.480    48.962    
                         clock uncertainty           -0.100    48.863    
    SLICE_X67Y68         FDCE (Recov_fdce_C_CLR)     -0.405    48.458    UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[22]
  -------------------------------------------------------------------
                         required time                         48.458    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 40.523    

Slack (MET) :             40.523ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 0.456ns (5.147%)  route 8.403ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.403     7.934    UUT/TERNA_PHY/RS232_PHY/Receiver/BTNU_driv
    SLICE_X67Y68         FDCE                                         f  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.502    48.482    UUT/TERNA_PHY/RS232_PHY/Receiver/clk_out1
    SLICE_X67Y68         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[28]/C
                         clock pessimism              0.480    48.962    
                         clock uncertainty           -0.100    48.863    
    SLICE_X67Y68         FDCE (Recov_fdce_C_CLR)     -0.405    48.458    UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[28]
  -------------------------------------------------------------------
                         required time                         48.458    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 40.523    

Slack (MET) :             40.523ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 0.456ns (5.147%)  route 8.403ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.403     7.934    UUT/TERNA_PHY/RS232_PHY/Receiver/BTNU_driv
    SLICE_X67Y68         FDCE                                         f  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.502    48.482    UUT/TERNA_PHY/RS232_PHY/Receiver/clk_out1
    SLICE_X67Y68         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[30]/C
                         clock pessimism              0.480    48.962    
                         clock uncertainty           -0.100    48.863    
    SLICE_X67Y68         FDCE (Recov_fdce_C_CLR)     -0.405    48.458    UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[30]
  -------------------------------------------------------------------
                         required time                         48.458    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 40.523    

Slack (MET) :             40.739ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.456ns (5.264%)  route 8.206ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 48.500 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.206     7.737    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/BTNU_driv
    SLICE_X32Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.520    48.500    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][0]/C
                         clock pessimism              0.480    48.980    
                         clock uncertainty           -0.100    48.881    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.405    48.476    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][0]
  -------------------------------------------------------------------
                         required time                         48.476    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 40.739    

Slack (MET) :             40.739ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.456ns (5.264%)  route 8.206ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 48.500 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.206     7.737    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/BTNU_driv
    SLICE_X32Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.520    48.500    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][1]/C
                         clock pessimism              0.480    48.980    
                         clock uncertainty           -0.100    48.881    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.405    48.476    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][1]
  -------------------------------------------------------------------
                         required time                         48.476    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 40.739    

Slack (MET) :             40.739ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.456ns (5.264%)  route 8.206ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 48.500 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.206     7.737    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/BTNU_driv
    SLICE_X32Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.520    48.500    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][4]/C
                         clock pessimism              0.480    48.980    
                         clock uncertainty           -0.100    48.881    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.405    48.476    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][4]
  -------------------------------------------------------------------
                         required time                         48.476    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 40.739    

Slack (MET) :             40.739ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.456ns (5.264%)  route 8.206ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 48.500 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.206     7.737    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/BTNU_driv
    SLICE_X32Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.520    48.500    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][5]/C
                         clock pessimism              0.480    48.980    
                         clock uncertainty           -0.100    48.881    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.405    48.476    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][5]
  -------------------------------------------------------------------
                         required time                         48.476    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 40.739    

Slack (MET) :             40.739ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.456ns (5.264%)  route 8.206ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 48.500 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.615    -0.925    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        8.206     7.737    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/BTNU_driv
    SLICE_X32Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.520    48.500    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][6]/C
                         clock pessimism              0.480    48.980    
                         clock uncertainty           -0.100    48.881    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.405    48.476    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][6]
  -------------------------------------------------------------------
                         required time                         48.476    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 40.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.431%)  route 0.199ns (58.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.199    -0.263    BTNU_driver/BTNU_driv
    SLICE_X68Y109        FDCE                                         f  BTNU_driver/debouncer_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X68Y109        FDCE                                         r  BTNU_driver/debouncer_reg[9]/C
                         clock pessimism              0.250    -0.590    
    SLICE_X68Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.682    BTNU_driver/debouncer_reg[9]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/edge_detector_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.431%)  route 0.199ns (58.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.199    -0.263    BTNU_driver/BTNU_driv
    SLICE_X68Y109        FDCE                                         f  BTNU_driver/edge_detector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X68Y109        FDCE                                         r  BTNU_driver/edge_detector_reg[0]/C
                         clock pessimism              0.250    -0.590    
    SLICE_X68Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.682    BTNU_driver/edge_detector_reg[0]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/edge_detector_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.431%)  route 0.199ns (58.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.199    -0.263    BTNU_driver/BTNU_driv
    SLICE_X68Y109        FDCE                                         f  BTNU_driver/edge_detector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X68Y109        FDCE                                         r  BTNU_driver/edge_detector_reg[1]/C
                         clock pessimism              0.250    -0.590    
    SLICE_X68Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.682    BTNU_driver/edge_detector_reg[1]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/btn_out_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.968%)  route 0.195ns (58.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.195    -0.267    BTNU_driver/BTNU_driv
    SLICE_X69Y109        FDCE                                         f  BTNU_driver/btn_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
                         clock pessimism              0.237    -0.603    
    SLICE_X69Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.695    BTNU_driver/btn_out_reg
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.968%)  route 0.195ns (58.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.195    -0.267    BTNU_driver/BTNU_driv
    SLICE_X69Y109        FDCE                                         f  BTNU_driver/debouncer_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/debouncer_reg[8]/C
                         clock pessimism              0.237    -0.603    
    SLICE_X69Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.695    BTNU_driver/debouncer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.005%)  route 0.274ns (65.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.274    -0.189    BTNU_driver/BTNU_driv
    SLICE_X68Y108        FDCE                                         f  BTNU_driver/debouncer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.833    -0.840    BTNU_driver/clk_out1
    SLICE_X68Y108        FDCE                                         r  BTNU_driver/debouncer_reg[0]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X68Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.679    BTNU_driver/debouncer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[114][5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.141ns (20.086%)  route 0.561ns (79.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.561     0.099    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X62Y95         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[114][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.839    -0.834    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X62Y95         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[114][5]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X62Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.392    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[114][5]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.141ns (18.641%)  route 0.615ns (81.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.615     0.153    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X64Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.840    -0.833    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X64Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][3]/C
                         clock pessimism              0.509    -0.324    
    SLICE_X64Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.141ns (18.641%)  route 0.615ns (81.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.615     0.153    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X64Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.840    -0.833    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X64Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][5]/C
                         clock pessimism              0.509    -0.324    
    SLICE_X64Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][5]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.141ns (18.641%)  route 0.615ns (81.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.561    -0.603    BTNU_driver/clk_out1
    SLICE_X69Y109        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2361, routed)        0.615     0.153    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X64Y96         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.840    -0.833    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X64Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][6]/C
                         clock pessimism              0.509    -0.324    
    SLICE_X64Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][6]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.570    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.009ns  (logic 1.033ns (20.623%)  route 3.976ns (79.377%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.298     2.059    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_2
    SLICE_X44Y88         LUT5 (Prop_lut5_I4_O)        0.124     2.183 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][3]_i_1/O
                         net (fo=193, routed)         1.586     3.768    UUT/CPU_PHY/databus_reg[7][0]
    SLICE_X38Y88         LUT3 (Prop_lut3_I2_O)        0.148     3.916 r  UUT/CPU_PHY/databus_reg[3]_i_1/O
                         net (fo=1, routed)           1.092     5.009    UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]_i_4[1]
    SLICE_X37Y74         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.739ns  (logic 1.009ns (21.292%)  route 3.730ns (78.708%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.476     2.237    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_2
    SLICE_X44Y88         LUT5 (Prop_lut5_I4_O)        0.124     2.361 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         2.253     4.615    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[6][0]
    SLICE_X36Y79         LUT3 (Prop_lut3_I2_O)        0.124     4.739 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.739    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY_n_26
    SLICE_X36Y79         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.720ns  (logic 1.009ns (21.375%)  route 3.711ns (78.625%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.086     1.847    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_2
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     1.971 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_1/O
                         net (fo=193, routed)         2.057     4.028    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[6][2]
    SLICE_X36Y79         LUT3 (Prop_lut3_I2_O)        0.124     4.152 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[5]_i_1/O
                         net (fo=1, routed)           0.568     4.720    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY_n_24
    SLICE_X36Y79         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.399ns  (logic 1.037ns (23.571%)  route 3.362ns (76.429%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           0.802     1.563    UUT/CPU_PHY/contents_ram_reg[255][4]_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I4_O)        0.124     1.687 r  UUT/CPU_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         1.519     3.206    UUT/CPU_PHY/INS_reg_reg[5]_3[1]
    SLICE_X37Y95         LUT3 (Prop_lut3_I2_O)        0.152     3.358 r  UUT/CPU_PHY/databus_reg[4]_i_1/O
                         net (fo=1, routed)           1.042     4.399    UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]_i_4[2]
    SLICE_X36Y80         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.298ns  (logic 0.807ns (18.776%)  route 3.491ns (81.224%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_reg[4]/G
    SLICE_X36Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  UUT/TERNA_PHY/RAM_PHY/databus_reg[4]/Q
                         net (fo=1, routed)           1.102     1.661    UUT/CPU_PHY/TX_Data_reg[7][4]
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.124     1.785 r  UUT/CPU_PHY/databus_g_reg[4]_i_2/O
                         net (fo=1, routed)           1.085     2.869    UUT/CPU_PHY/databus_g_reg[4]_i_2_n_1
    SLICE_X40Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.993 r  UUT/CPU_PHY/databus_g_reg[4]_i_1/O
                         net (fo=5, routed)           1.305     4.298    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[4]
    SLICE_X36Y92         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.285ns  (logic 0.807ns (18.833%)  route 3.478ns (81.167%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_reg[4]/G
    SLICE_X36Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  UUT/TERNA_PHY/RAM_PHY/databus_reg[4]/Q
                         net (fo=1, routed)           1.102     1.661    UUT/CPU_PHY/TX_Data_reg[7][4]
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.124     1.785 r  UUT/CPU_PHY/databus_g_reg[4]_i_2/O
                         net (fo=1, routed)           1.085     2.869    UUT/CPU_PHY/databus_g_reg[4]_i_2_n_1
    SLICE_X40Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.993 r  UUT/CPU_PHY/databus_g_reg[4]_i_1/O
                         net (fo=5, routed)           1.292     4.285    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[4]
    SLICE_X44Y91         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.264ns  (logic 1.035ns (24.274%)  route 3.229ns (75.726%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.100     1.861    UUT/CPU_PHY/contents_ram_reg[255][4]_1
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.985 r  UUT/CPU_PHY/contents_ram[255][0]_i_1/O
                         net (fo=193, routed)         1.252     3.237    UUT/CPU_PHY/INS_reg_reg[5]_3[0]
    SLICE_X36Y95         LUT3 (Prop_lut3_I2_O)        0.150     3.387 r  UUT/CPU_PHY/databus_reg[0]_i_1/O
                         net (fo=1, routed)           0.876     4.264    UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]_i_4[0]
    SLICE_X36Y85         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.237ns  (logic 0.807ns (19.044%)  route 3.430ns (80.956%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_reg[0]/G
    SLICE_X36Y85         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  UUT/TERNA_PHY/RAM_PHY/databus_reg[0]/Q
                         net (fo=1, routed)           1.552     2.111    UUT/CPU_PHY/TX_Data_reg[7][0]
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.235 r  UUT/CPU_PHY/databus_g_reg[0]_i_2/O
                         net (fo=1, routed)           0.305     2.540    UUT/CPU_PHY/databus_g_reg[0]_i_2_n_1
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.664 r  UUT/CPU_PHY/databus_g_reg[0]_i_1/O
                         net (fo=5, routed)           1.574     4.237    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[0]
    SLICE_X35Y92         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.185ns  (logic 1.009ns (24.108%)  route 3.176ns (75.892%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]/Q
                         net (fo=1, routed)           0.855     1.616    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/Q[5]
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.124     1.740 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_2/O
                         net (fo=193, routed)         2.321     4.061    UUT/CPU_PHY/databus_reg[7][1]
    SLICE_X34Y80         LUT3 (Prop_lut3_I2_O)        0.124     4.185 r  UUT/CPU_PHY/databus_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     4.185    UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]_i_4[3]
    SLICE_X34Y80         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.103ns  (logic 1.037ns (25.272%)  route 3.066ns (74.728%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.082     1.843    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_2
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     1.967 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][6]_i_1/O
                         net (fo=193, routed)         1.360     3.327    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[6][3]
    SLICE_X36Y79         LUT3 (Prop_lut3_I2_O)        0.152     3.479 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[6]_i_1/O
                         net (fo=1, routed)           0.624     4.103    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY_n_23
    SLICE_X36Y79         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.933ns  (logic 0.268ns (28.716%)  route 0.665ns (71.284%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/G
    SLICE_X34Y92         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/Q
                         net (fo=1, routed)           0.223     0.401    UUT/CPU_PHY/contents_ram_reg[16][7]_2[2]
    SLICE_X34Y92         LUT5 (Prop_lut5_I3_O)        0.045     0.446 r  UUT/CPU_PHY/contents_ram[16][7]_i_2/O
                         net (fo=65, routed)          0.442     0.888    UUT/CPU_PHY/INS_reg_reg[5]_2[2]
    SLICE_X34Y80         LUT3 (Prop_lut3_I0_O)        0.045     0.933 r  UUT/CPU_PHY/databus_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.933    UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]_i_4[3]
    SLICE_X34Y80         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___15/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.956ns  (logic 0.203ns (21.230%)  route 0.753ns (78.770%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___15/G
    SLICE_X39Y74         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/i___15/Q
                         net (fo=16, routed)          0.337     0.495    UUT/CPU_PHY/TX_Data_reg[0]
    SLICE_X40Y73         LUT6 (Prop_lut6_I3_O)        0.045     0.540 r  UUT/CPU_PHY/databus_g_reg[1]_i_1/O
                         net (fo=6, routed)           0.416     0.956    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[1]
    SLICE_X44Y88         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___15/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.203ns (20.581%)  route 0.783ns (79.419%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___15/G
    SLICE_X39Y74         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/i___15/Q
                         net (fo=16, routed)          0.326     0.484    UUT/CPU_PHY/TX_Data_reg[0]
    SLICE_X40Y73         LUT6 (Prop_lut6_I3_O)        0.045     0.529 r  UUT/CPU_PHY/databus_g_reg[5]_i_1/O
                         net (fo=5, routed)           0.457     0.986    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[5]
    SLICE_X44Y87         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___15/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.997ns  (logic 0.203ns (20.371%)  route 0.794ns (79.629%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___15/G
    SLICE_X39Y74         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/i___15/Q
                         net (fo=16, routed)          0.400     0.558    UUT/CPU_PHY/TX_Data_reg[0]
    SLICE_X41Y74         LUT6 (Prop_lut6_I3_O)        0.045     0.603 r  UUT/CPU_PHY/databus_g_reg[6]_i_1/O
                         net (fo=5, routed)           0.394     0.997    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[6]
    SLICE_X44Y87         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___15/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.999ns  (logic 0.203ns (20.318%)  route 0.796ns (79.682%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___15/G
    SLICE_X39Y74         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/i___15/Q
                         net (fo=16, routed)          0.319     0.477    UUT/CPU_PHY/TX_Data_reg[0]
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.045     0.522 r  UUT/CPU_PHY/databus_g_reg[0]_i_1/O
                         net (fo=5, routed)           0.477     0.999    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[0]
    SLICE_X41Y92         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___15/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.004ns  (logic 0.203ns (20.216%)  route 0.801ns (79.784%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___15/G
    SLICE_X39Y74         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/i___15/Q
                         net (fo=16, routed)          0.267     0.425    UUT/CPU_PHY/TX_Data_reg[0]
    SLICE_X40Y73         LUT6 (Prop_lut6_I3_O)        0.045     0.470 r  UUT/CPU_PHY/databus_g_reg[4]_i_1/O
                         net (fo=5, routed)           0.534     1.004    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[4]
    SLICE_X44Y91         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___15/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 0.203ns (19.899%)  route 0.817ns (80.101%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___15/G
    SLICE_X39Y74         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/i___15/Q
                         net (fo=16, routed)          0.267     0.425    UUT/CPU_PHY/TX_Data_reg[0]
    SLICE_X40Y73         LUT6 (Prop_lut6_I3_O)        0.045     0.470 r  UUT/CPU_PHY/databus_g_reg[4]_i_1/O
                         net (fo=5, routed)           0.550     1.020    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[4]
    SLICE_X36Y92         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.057ns  (logic 0.268ns (25.348%)  route 0.789ns (74.652%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[5]/G
    SLICE_X34Y92         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[5]/Q
                         net (fo=1, routed)           0.219     0.397    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[3]
    SLICE_X34Y93         LUT5 (Prop_lut5_I3_O)        0.045     0.442 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][5]_i_1/O
                         net (fo=65, routed)          0.394     0.836    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_e[5]
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.045     0.881 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[5]_i_1/O
                         net (fo=1, routed)           0.176     1.057    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY_n_24
    SLICE_X36Y79         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.058ns  (logic 0.245ns (23.162%)  route 0.813ns (76.838%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[2]/G
    SLICE_X35Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[2]/Q
                         net (fo=1, routed)           0.219     0.377    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[1]
    SLICE_X35Y92         LUT5 (Prop_lut5_I3_O)        0.045     0.422 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][2]_i_1/O
                         net (fo=65, routed)          0.474     0.896    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_e[2]
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.042     0.938 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[2]_i_1/O
                         net (fo=1, routed)           0.119     1.058    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY_n_25
    SLICE_X36Y79         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___15/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.067ns  (logic 0.203ns (19.028%)  route 0.864ns (80.972%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___15/G
    SLICE_X39Y74         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/i___15/Q
                         net (fo=16, routed)          0.326     0.484    UUT/CPU_PHY/TX_Data_reg[0]
    SLICE_X40Y73         LUT6 (Prop_lut6_I3_O)        0.045     0.529 r  UUT/CPU_PHY/databus_g_reg[3]_i_1/O
                         net (fo=5, routed)           0.537     1.067    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[3]
    SLICE_X36Y92         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.420ns  (logic 3.378ns (19.392%)  route 14.042ns (80.608%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.401    10.152    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.124    10.276 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_61/O
                         net (fo=1, routed)           0.000    10.276    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_61_n_1
    SLICE_X55Y78         MUXF7 (Prop_muxf7_I1_O)      0.245    10.521 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_26/O
                         net (fo=1, routed)           0.930    11.451    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_26_n_1
    SLICE_X49Y83         LUT6 (Prop_lut6_I3_O)        0.298    11.749 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_9/O
                         net (fo=1, routed)           0.000    11.749    UUT/CPU_PHY/contents_ram[255][4]_i_2_0
    SLICE_X49Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    11.966 r  UUT/CPU_PHY/contents_ram_reg[255][4]_i_4/O
                         net (fo=1, routed)           0.954    12.920    UUT/CPU_PHY/contents_ram_reg[255][4]_i_4_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.299    13.219 r  UUT/CPU_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           0.444    13.663    UUT/CPU_PHY/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[4]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.787 r  UUT/CPU_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         1.519    15.306    UUT/CPU_PHY/INS_reg_reg[5]_3[1]
    SLICE_X37Y95         LUT3 (Prop_lut3_I2_O)        0.152    15.458 r  UUT/CPU_PHY/databus_reg[4]_i_1/O
                         net (fo=1, routed)           1.042    16.500    UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]_i_4[2]
    SLICE_X36Y80         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.317ns  (logic 3.036ns (17.532%)  route 14.281ns (82.468%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.719    10.470    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.594 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_63/O
                         net (fo=1, routed)           0.000    10.594    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_63_n_1
    SLICE_X42Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    10.808 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_25/O
                         net (fo=1, routed)           0.000    10.808    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_25_n_1
    SLICE_X42Y76         MUXF8 (Prop_muxf8_I1_O)      0.088    10.896 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_9/O
                         net (fo=1, routed)           1.211    12.107    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_9_n_1
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.319    12.426 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.786    13.212    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X45Y88         LUT5 (Prop_lut5_I0_O)        0.124    13.336 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_2/O
                         net (fo=1, routed)           0.560    13.896    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[1]
    SLICE_X44Y88         LUT5 (Prop_lut5_I2_O)        0.124    14.020 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         2.253    16.273    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[6][0]
    SLICE_X36Y79         LUT3 (Prop_lut3_I2_O)        0.124    16.397 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    16.397    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY_n_26
    SLICE_X36Y79         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.226ns  (logic 3.068ns (17.810%)  route 14.158ns (82.190%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         1.986    15.774    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[6][1]
    SLICE_X36Y79         LUT3 (Prop_lut3_I2_O)        0.150    15.924 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[2]_i_1/O
                         net (fo=1, routed)           0.382    16.306    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY_n_25
    SLICE_X36Y79         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.144ns  (logic 3.339ns (19.476%)  route 13.805ns (80.524%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.378    10.129    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.253 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_61/O
                         net (fo=1, routed)           0.000    10.253    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_61_n_1
    SLICE_X44Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    10.465 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_31/O
                         net (fo=1, routed)           0.711    11.176    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_31_n_1
    SLICE_X38Y81         LUT6 (Prop_lut6_I3_O)        0.299    11.475 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_10/O
                         net (fo=1, routed)           1.209    12.684    UUT/CPU_PHY/contents_ram_reg[255][0]_i_2_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.808 r  UUT/CPU_PHY/contents_ram[255][0]_i_4/O
                         net (fo=1, routed)           0.000    12.808    UUT/CPU_PHY/contents_ram[255][0]_i_4_n_1
    SLICE_X50Y91         MUXF7 (Prop_muxf7_I1_O)      0.214    13.022 r  UUT/CPU_PHY/contents_ram_reg[255][0]_i_2/O
                         net (fo=1, routed)           0.627    13.649    UUT/CPU_PHY/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.297    13.946 r  UUT/CPU_PHY/contents_ram[255][0]_i_1/O
                         net (fo=193, routed)         1.252    15.198    UUT/CPU_PHY/INS_reg_reg[5]_3[0]
    SLICE_X36Y95         LUT3 (Prop_lut3_I2_O)        0.150    15.348 r  UUT/CPU_PHY/databus_reg[0]_i_1/O
                         net (fo=1, routed)           0.876    16.225    UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]_i_4[0]
    SLICE_X36Y85         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.000ns  (logic 3.036ns (17.859%)  route 13.964ns (82.141%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.384    10.135    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.259 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_71/O
                         net (fo=1, routed)           0.000    10.259    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_71_n_1
    SLICE_X54Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    10.473 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][5]_i_33/O
                         net (fo=1, routed)           0.000    10.473    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][5]_i_33_n_1
    SLICE_X54Y76         MUXF8 (Prop_muxf8_I1_O)      0.088    10.561 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][5]_i_13/O
                         net (fo=1, routed)           1.029    11.590    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][5]_i_13_n_1
    SLICE_X54Y84         LUT6 (Prop_lut6_I1_O)        0.319    11.909 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_5/O
                         net (fo=1, routed)           1.016    12.925    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_5_n_1
    SLICE_X44Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.049 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_2/O
                         net (fo=1, routed)           0.158    13.207    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[5]
    SLICE_X44Y87         LUT5 (Prop_lut5_I2_O)        0.124    13.331 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_1/O
                         net (fo=193, routed)         2.057    15.388    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[6][2]
    SLICE_X36Y79         LUT3 (Prop_lut3_I2_O)        0.124    15.512 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[5]_i_1/O
                         net (fo=1, routed)           0.568    16.080    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY_n_24
    SLICE_X36Y79         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.983ns  (logic 3.337ns (19.649%)  route 13.646ns (80.351%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.681     5.618    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X41Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.742 r  UUT/CPU_PHY/contents_ram[253][7]_i_3/O
                         net (fo=476, routed)         3.998     9.740    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_1
    SLICE_X54Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.864 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][3]_i_62/O
                         net (fo=1, routed)           0.000     9.864    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][3]_i_62_n_1
    SLICE_X54Y79         MUXF7 (Prop_muxf7_I0_O)      0.209    10.073 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][3]_i_28/O
                         net (fo=1, routed)           1.007    11.080    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][3]_i_28_n_1
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.297    11.377 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][3]_i_11/O
                         net (fo=1, routed)           0.000    11.377    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][3]_i_11_n_1
    SLICE_X51Y84         MUXF7 (Prop_muxf7_I1_O)      0.217    11.594 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][3]_i_4/O
                         net (fo=1, routed)           0.737    12.331    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][3]_i_4_n_1
    SLICE_X50Y87         LUT5 (Prop_lut5_I2_O)        0.299    12.630 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][3]_i_2/O
                         net (fo=1, routed)           0.483    13.113    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[3]
    SLICE_X44Y88         LUT5 (Prop_lut5_I2_O)        0.124    13.237 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][3]_i_1/O
                         net (fo=193, routed)         1.586    14.823    UUT/CPU_PHY/databus_reg[7][0]
    SLICE_X38Y88         LUT3 (Prop_lut3_I2_O)        0.148    14.971 r  UUT/CPU_PHY/databus_reg[3]_i_1/O
                         net (fo=1, routed)           1.092    16.063    UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]_i_4[1]
    SLICE_X37Y74         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.183ns  (logic 3.448ns (21.306%)  route 12.735ns (78.694%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.073     9.824    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I2_O)        0.124     9.948 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_71/O
                         net (fo=1, routed)           0.000     9.948    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_71_n_1
    SLICE_X51Y78         MUXF7 (Prop_muxf7_I1_O)      0.245    10.193 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_52/O
                         net (fo=1, routed)           0.000    10.193    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_52_n_1
    SLICE_X51Y78         MUXF8 (Prop_muxf8_I0_O)      0.104    10.297 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_27/O
                         net (fo=1, routed)           1.135    11.432    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_27_n_1
    SLICE_X46Y91         LUT6 (Prop_lut6_I1_O)        0.316    11.748 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_17/O
                         net (fo=1, routed)           0.000    11.748    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_17_n_1
    SLICE_X46Y91         MUXF7 (Prop_muxf7_I0_O)      0.209    11.957 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_14/O
                         net (fo=1, routed)           0.000    11.957    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_14_n_1
    SLICE_X46Y91         MUXF8 (Prop_muxf8_I1_O)      0.088    12.045 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_9/O
                         net (fo=1, routed)           0.455    12.500    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[7]
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.319    12.819 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_2/O
                         net (fo=193, routed)         2.321    15.140    UUT/CPU_PHY/databus_reg[7][1]
    SLICE_X34Y80         LUT3 (Prop_lut3_I2_O)        0.124    15.264 r  UUT/CPU_PHY/databus_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    15.264    UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]_i_4[3]
    SLICE_X34Y80         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.173ns  (logic 3.108ns (19.217%)  route 13.065ns (80.783%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.681     5.618    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X41Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.742 r  UUT/CPU_PHY/contents_ram[253][7]_i_3/O
                         net (fo=476, routed)         4.530    10.272    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_1
    SLICE_X53Y77         LUT6 (Prop_lut6_I4_O)        0.124    10.396 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][6]_i_69/O
                         net (fo=1, routed)           0.000    10.396    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][6]_i_69_n_1
    SLICE_X53Y77         MUXF7 (Prop_muxf7_I1_O)      0.245    10.641 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][6]_i_28/O
                         net (fo=1, routed)           0.000    10.641    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][6]_i_28_n_1
    SLICE_X53Y77         MUXF8 (Prop_muxf8_I0_O)      0.104    10.745 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][6]_i_11/O
                         net (fo=1, routed)           0.696    11.442    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][6]_i_11_n_1
    SLICE_X53Y83         LUT6 (Prop_lut6_I1_O)        0.316    11.758 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][6]_i_4/O
                         net (fo=1, routed)           0.801    12.559    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][6]_i_4_n_1
    SLICE_X46Y87         LUT5 (Prop_lut5_I2_O)        0.124    12.683 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][6]_i_2/O
                         net (fo=1, routed)           0.310    12.993    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[6]
    SLICE_X44Y87         LUT5 (Prop_lut5_I2_O)        0.124    13.117 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][6]_i_1/O
                         net (fo=193, routed)         1.360    14.477    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[6][3]
    SLICE_X36Y79         LUT3 (Prop_lut3_I2_O)        0.152    14.629 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[6]_i_1/O
                         net (fo=1, routed)           0.624    15.253    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY_n_23
    SLICE_X36Y79         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[49][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.968ns  (logic 4.495ns (45.093%)  route 5.473ns (54.907%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.624    -0.916    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X36Y105        FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[49][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.460 f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[49][7]/Q
                         net (fo=8, routed)           1.135     0.675    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/sel0[3]
    SLICE_X36Y105        LUT5 (Prop_lut5_I0_O)        0.152     0.827 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CF_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.441     1.268    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CF_OBUF_inst_i_2_n_1
    SLICE_X36Y105        LUT6 (Prop_lut6_I5_O)        0.326     1.594 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.897     5.491    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.052 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     9.052    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.777ns  (logic 4.468ns (45.695%)  route 5.309ns (54.305%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.624    -0.916    clk
    SLICE_X32Y107        FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.460 f  contador_reg[16]/Q
                         net (fo=18, routed)          1.338     0.877    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/AN_OBUF[0]
    SLICE_X36Y106        LUT5 (Prop_lut5_I4_O)        0.152     1.029 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.302     1.331    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CE_OBUF_inst_i_2_n_1
    SLICE_X35Y105        LUT6 (Prop_lut6_I5_O)        0.326     1.657 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.670     5.327    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.861 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     8.861    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/TERNA_PHY/DMA_PHY/OE_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/i___15/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.387ns  (logic 0.467ns (33.672%)  route 0.920ns (66.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.500    -1.520    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X43Y73         FDCE                                         r  UUT/TERNA_PHY/DMA_PHY/OE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.367    -1.153 r  UUT/TERNA_PHY/DMA_PHY/OE_reg/Q
                         net (fo=2, routed)           0.568    -0.585    UUT/CPU_PHY/OE
    SLICE_X38Y74         LUT6 (Prop_lut6_I5_O)        0.100    -0.485 r  UUT/CPU_PHY/i___15_i_1/O
                         net (fo=19, routed)          0.352    -0.133    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]
    SLICE_X39Y74         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/i___15/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 databus_g_reg[7]_i_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.848ns  (logic 0.209ns (24.659%)  route 0.639ns (75.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.556    -0.608    clk
    SLICE_X42Y73         FDCE                                         r  databus_g_reg[7]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  databus_g_reg[7]_i_3/Q
                         net (fo=9, routed)           0.182    -0.263    UUT/CPU_PHY/TX_Data_reg[7]_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.045    -0.218 r  UUT/CPU_PHY/databus_g_reg[5]_i_1/O
                         net (fo=5, routed)           0.457     0.239    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[5]
    SLICE_X44Y87         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 databus_g_reg[7]_i_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.854ns  (logic 0.209ns (24.469%)  route 0.645ns (75.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.556    -0.608    clk
    SLICE_X42Y73         FDCE                                         r  databus_g_reg[7]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  databus_g_reg[7]_i_3/Q
                         net (fo=9, routed)           0.168    -0.277    UUT/CPU_PHY/TX_Data_reg[7]_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.045    -0.232 r  UUT/CPU_PHY/databus_g_reg[0]_i_1/O
                         net (fo=5, routed)           0.477     0.246    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[0]
    SLICE_X41Y92         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.856ns  (logic 0.186ns (21.740%)  route 0.670ns (78.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.559    -0.605    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X45Y70         FDSE                                         r  UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[1]/Q
                         net (fo=1, routed)           0.253    -0.211    UUT/CPU_PHY/TX_Data_reg[1]
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.045    -0.166 r  UUT/CPU_PHY/databus_g_reg[1]_i_1/O
                         net (fo=6, routed)           0.416     0.250    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[1]
    SLICE_X44Y88         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 databus_g_reg[7]_i_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.923ns  (logic 0.209ns (22.635%)  route 0.714ns (77.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.556    -0.608    clk
    SLICE_X42Y73         FDCE                                         r  databus_g_reg[7]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  databus_g_reg[7]_i_3/Q
                         net (fo=9, routed)           0.181    -0.264    UUT/CPU_PHY/TX_Data_reg[7]_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  UUT/CPU_PHY/databus_g_reg[4]_i_1/O
                         net (fo=5, routed)           0.534     0.315    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[4]
    SLICE_X44Y91         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 databus_g_reg[7]_i_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.931ns  (logic 0.209ns (22.440%)  route 0.722ns (77.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.556    -0.608    clk
    SLICE_X42Y73         FDCE                                         r  databus_g_reg[7]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  databus_g_reg[7]_i_3/Q
                         net (fo=9, routed)           0.328    -0.116    UUT/CPU_PHY/TX_Data_reg[7]_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.045    -0.071 r  UUT/CPU_PHY/databus_g_reg[6]_i_1/O
                         net (fo=5, routed)           0.394     0.323    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[6]
    SLICE_X44Y87         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 databus_g_reg[7]_i_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.939ns  (logic 0.209ns (22.249%)  route 0.730ns (77.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.556    -0.608    clk
    SLICE_X42Y73         FDCE                                         r  databus_g_reg[7]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  databus_g_reg[7]_i_3/Q
                         net (fo=9, routed)           0.181    -0.264    UUT/CPU_PHY/TX_Data_reg[7]_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  UUT/CPU_PHY/databus_g_reg[4]_i_1/O
                         net (fo=5, routed)           0.550     0.331    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[4]
    SLICE_X36Y92         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.944ns  (logic 0.186ns (19.710%)  route 0.758ns (80.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.559    -0.605    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X45Y70         FDSE                                         r  UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[3]/Q
                         net (fo=1, routed)           0.220    -0.244    UUT/CPU_PHY/TX_Data_reg[3]
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.045    -0.199 r  UUT/CPU_PHY/databus_g_reg[3]_i_1/O
                         net (fo=5, routed)           0.537     0.338    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[3]
    SLICE_X36Y92         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.974ns  (logic 0.186ns (19.099%)  route 0.788ns (80.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.559    -0.605    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X44Y70         FDSE                                         r  UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[7]/Q
                         net (fo=1, routed)           0.237    -0.227    UUT/CPU_PHY/TX_Data_reg[7]_1
    SLICE_X40Y74         LUT6 (Prop_lut6_I0_O)        0.045    -0.182 r  UUT/CPU_PHY/databus_g_reg[7]_i_1/O
                         net (fo=5, routed)           0.550     0.369    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[7]
    SLICE_X34Y92         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 databus_g_reg[7]_i_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.209ns (21.010%)  route 0.786ns (78.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.556    -0.608    clk
    SLICE_X42Y73         FDCE                                         r  databus_g_reg[7]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  databus_g_reg[7]_i_3/Q
                         net (fo=9, routed)           0.182    -0.263    UUT/CPU_PHY/TX_Data_reg[7]_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.045    -0.218 r  UUT/CPU_PHY/databus_g_reg[5]_i_1/O
                         net (fo=5, routed)           0.604     0.386    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[5]
    SLICE_X34Y92         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.420ns  (logic 3.378ns (19.392%)  route 14.042ns (80.608%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.401    10.152    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.124    10.276 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_61/O
                         net (fo=1, routed)           0.000    10.276    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_61_n_1
    SLICE_X55Y78         MUXF7 (Prop_muxf7_I1_O)      0.245    10.521 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_26/O
                         net (fo=1, routed)           0.930    11.451    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_26_n_1
    SLICE_X49Y83         LUT6 (Prop_lut6_I3_O)        0.298    11.749 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_9/O
                         net (fo=1, routed)           0.000    11.749    UUT/CPU_PHY/contents_ram[255][4]_i_2_0
    SLICE_X49Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    11.966 r  UUT/CPU_PHY/contents_ram_reg[255][4]_i_4/O
                         net (fo=1, routed)           0.954    12.920    UUT/CPU_PHY/contents_ram_reg[255][4]_i_4_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.299    13.219 r  UUT/CPU_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           0.444    13.663    UUT/CPU_PHY/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[4]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.787 r  UUT/CPU_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         1.519    15.306    UUT/CPU_PHY/INS_reg_reg[5]_3[1]
    SLICE_X37Y95         LUT3 (Prop_lut3_I2_O)        0.152    15.458 r  UUT/CPU_PHY/databus_reg[4]_i_1/O
                         net (fo=1, routed)           1.042    16.500    UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]_i_4[2]
    SLICE_X36Y80         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.317ns  (logic 3.036ns (17.532%)  route 14.281ns (82.468%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.719    10.470    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.594 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_63/O
                         net (fo=1, routed)           0.000    10.594    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_63_n_1
    SLICE_X42Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    10.808 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_25/O
                         net (fo=1, routed)           0.000    10.808    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_25_n_1
    SLICE_X42Y76         MUXF8 (Prop_muxf8_I1_O)      0.088    10.896 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_9/O
                         net (fo=1, routed)           1.211    12.107    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_9_n_1
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.319    12.426 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.786    13.212    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X45Y88         LUT5 (Prop_lut5_I0_O)        0.124    13.336 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_2/O
                         net (fo=1, routed)           0.560    13.896    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[1]
    SLICE_X44Y88         LUT5 (Prop_lut5_I2_O)        0.124    14.020 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         2.253    16.273    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[6][0]
    SLICE_X36Y79         LUT3 (Prop_lut3_I2_O)        0.124    16.397 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    16.397    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY_n_26
    SLICE_X36Y79         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.226ns  (logic 3.068ns (17.810%)  route 14.158ns (82.190%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.550    10.301    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.425 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61/O
                         net (fo=1, routed)           0.000    10.425    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_61_n_1
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    10.642 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25/O
                         net (fo=1, routed)           0.000    10.642    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_25_n_1
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    10.736 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9/O
                         net (fo=1, routed)           1.223    11.959    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_9_n_1
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    12.275 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3/O
                         net (fo=1, routed)           0.985    13.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_3_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.384 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.280    13.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[2]
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.788 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         1.986    15.774    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[6][1]
    SLICE_X36Y79         LUT3 (Prop_lut3_I2_O)        0.150    15.924 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[2]_i_1/O
                         net (fo=1, routed)           0.382    16.306    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY_n_25
    SLICE_X36Y79         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.144ns  (logic 3.339ns (19.476%)  route 13.805ns (80.524%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.378    10.129    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.253 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_61/O
                         net (fo=1, routed)           0.000    10.253    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_61_n_1
    SLICE_X44Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    10.465 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_31/O
                         net (fo=1, routed)           0.711    11.176    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_31_n_1
    SLICE_X38Y81         LUT6 (Prop_lut6_I3_O)        0.299    11.475 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_10/O
                         net (fo=1, routed)           1.209    12.684    UUT/CPU_PHY/contents_ram_reg[255][0]_i_2_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.808 r  UUT/CPU_PHY/contents_ram[255][0]_i_4/O
                         net (fo=1, routed)           0.000    12.808    UUT/CPU_PHY/contents_ram[255][0]_i_4_n_1
    SLICE_X50Y91         MUXF7 (Prop_muxf7_I1_O)      0.214    13.022 r  UUT/CPU_PHY/contents_ram_reg[255][0]_i_2/O
                         net (fo=1, routed)           0.627    13.649    UUT/CPU_PHY/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.297    13.946 r  UUT/CPU_PHY/contents_ram[255][0]_i_1/O
                         net (fo=193, routed)         1.252    15.198    UUT/CPU_PHY/INS_reg_reg[5]_3[0]
    SLICE_X36Y95         LUT3 (Prop_lut3_I2_O)        0.150    15.348 r  UUT/CPU_PHY/databus_reg[0]_i_1/O
                         net (fo=1, routed)           0.876    16.225    UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]_i_4[0]
    SLICE_X36Y85         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.000ns  (logic 3.036ns (17.859%)  route 13.964ns (82.141%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.384    10.135    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.259 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_71/O
                         net (fo=1, routed)           0.000    10.259    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_71_n_1
    SLICE_X54Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    10.473 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][5]_i_33/O
                         net (fo=1, routed)           0.000    10.473    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][5]_i_33_n_1
    SLICE_X54Y76         MUXF8 (Prop_muxf8_I1_O)      0.088    10.561 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][5]_i_13/O
                         net (fo=1, routed)           1.029    11.590    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][5]_i_13_n_1
    SLICE_X54Y84         LUT6 (Prop_lut6_I1_O)        0.319    11.909 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_5/O
                         net (fo=1, routed)           1.016    12.925    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_5_n_1
    SLICE_X44Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.049 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_2/O
                         net (fo=1, routed)           0.158    13.207    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[5]
    SLICE_X44Y87         LUT5 (Prop_lut5_I2_O)        0.124    13.331 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_1/O
                         net (fo=193, routed)         2.057    15.388    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[6][2]
    SLICE_X36Y79         LUT3 (Prop_lut3_I2_O)        0.124    15.512 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[5]_i_1/O
                         net (fo=1, routed)           0.568    16.080    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY_n_24
    SLICE_X36Y79         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.983ns  (logic 3.337ns (19.649%)  route 13.646ns (80.351%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.681     5.618    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X41Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.742 r  UUT/CPU_PHY/contents_ram[253][7]_i_3/O
                         net (fo=476, routed)         3.998     9.740    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_1
    SLICE_X54Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.864 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][3]_i_62/O
                         net (fo=1, routed)           0.000     9.864    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][3]_i_62_n_1
    SLICE_X54Y79         MUXF7 (Prop_muxf7_I0_O)      0.209    10.073 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][3]_i_28/O
                         net (fo=1, routed)           1.007    11.080    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][3]_i_28_n_1
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.297    11.377 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][3]_i_11/O
                         net (fo=1, routed)           0.000    11.377    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][3]_i_11_n_1
    SLICE_X51Y84         MUXF7 (Prop_muxf7_I1_O)      0.217    11.594 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][3]_i_4/O
                         net (fo=1, routed)           0.737    12.331    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][3]_i_4_n_1
    SLICE_X50Y87         LUT5 (Prop_lut5_I2_O)        0.299    12.630 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][3]_i_2/O
                         net (fo=1, routed)           0.483    13.113    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[3]
    SLICE_X44Y88         LUT5 (Prop_lut5_I2_O)        0.124    13.237 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][3]_i_1/O
                         net (fo=193, routed)         1.586    14.823    UUT/CPU_PHY/databus_reg[7][0]
    SLICE_X38Y88         LUT3 (Prop_lut3_I2_O)        0.148    14.971 r  UUT/CPU_PHY/databus_reg[3]_i_1/O
                         net (fo=1, routed)           1.092    16.063    UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]_i_4[1]
    SLICE_X37Y74         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.183ns  (logic 3.448ns (21.306%)  route 12.735ns (78.694%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.690     5.627    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=505, routed)         4.073     9.824    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I2_O)        0.124     9.948 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_71/O
                         net (fo=1, routed)           0.000     9.948    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_71_n_1
    SLICE_X51Y78         MUXF7 (Prop_muxf7_I1_O)      0.245    10.193 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_52/O
                         net (fo=1, routed)           0.000    10.193    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_52_n_1
    SLICE_X51Y78         MUXF8 (Prop_muxf8_I0_O)      0.104    10.297 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_27/O
                         net (fo=1, routed)           1.135    11.432    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_27_n_1
    SLICE_X46Y91         LUT6 (Prop_lut6_I1_O)        0.316    11.748 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_17/O
                         net (fo=1, routed)           0.000    11.748    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_17_n_1
    SLICE_X46Y91         MUXF7 (Prop_muxf7_I0_O)      0.209    11.957 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_14/O
                         net (fo=1, routed)           0.000    11.957    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_14_n_1
    SLICE_X46Y91         MUXF8 (Prop_muxf8_I1_O)      0.088    12.045 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_9/O
                         net (fo=1, routed)           0.455    12.500    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[7]
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.319    12.819 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_2/O
                         net (fo=193, routed)         2.321    15.140    UUT/CPU_PHY/databus_reg[7][1]
    SLICE_X34Y80         LUT3 (Prop_lut3_I2_O)        0.124    15.264 r  UUT/CPU_PHY/databus_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    15.264    UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]_i_4[3]
    SLICE_X34Y80         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.173ns  (logic 3.108ns (19.217%)  route 13.065ns (80.783%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.620    -0.920    UUT/CPU_PHY/clk_out1
    SLICE_X36Y74         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  UUT/CPU_PHY/TMP_reg_reg[1]/Q
                         net (fo=6, routed)           1.220     0.756    UUT/CPU_PHY/TMP_reg[1]
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.880 r  UUT/CPU_PHY/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.880    UUT/CPU_PHY/i__carry_i_3__0_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.430 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.430    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.669 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.994     2.662    UUT/CPU_PHY/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.302     2.964 f  UUT/CPU_PHY/contents_ram[16][7]_i_17/O
                         net (fo=1, routed)           0.848     3.813    UUT/CPU_PHY/contents_ram[16][7]_i_17_n_1
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.937 f  UUT/CPU_PHY/contents_ram[16][7]_i_8/O
                         net (fo=44, routed)          1.681     5.618    UUT/CPU_PHY/TMP_reg_reg[7]_0
    SLICE_X41Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.742 r  UUT/CPU_PHY/contents_ram[253][7]_i_3/O
                         net (fo=476, routed)         4.530    10.272    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_20_1
    SLICE_X53Y77         LUT6 (Prop_lut6_I4_O)        0.124    10.396 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][6]_i_69/O
                         net (fo=1, routed)           0.000    10.396    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][6]_i_69_n_1
    SLICE_X53Y77         MUXF7 (Prop_muxf7_I1_O)      0.245    10.641 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][6]_i_28/O
                         net (fo=1, routed)           0.000    10.641    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][6]_i_28_n_1
    SLICE_X53Y77         MUXF8 (Prop_muxf8_I0_O)      0.104    10.745 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][6]_i_11/O
                         net (fo=1, routed)           0.696    11.442    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][6]_i_11_n_1
    SLICE_X53Y83         LUT6 (Prop_lut6_I1_O)        0.316    11.758 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][6]_i_4/O
                         net (fo=1, routed)           0.801    12.559    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][6]_i_4_n_1
    SLICE_X46Y87         LUT5 (Prop_lut5_I2_O)        0.124    12.683 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][6]_i_2/O
                         net (fo=1, routed)           0.310    12.993    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_4[6]
    SLICE_X44Y87         LUT5 (Prop_lut5_I2_O)        0.124    13.117 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][6]_i_1/O
                         net (fo=193, routed)         1.360    14.477    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[6][3]
    SLICE_X36Y79         LUT3 (Prop_lut3_I2_O)        0.152    14.629 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_reg[6]_i_1/O
                         net (fo=1, routed)           0.624    15.253    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY_n_23
    SLICE_X36Y79         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[49][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.968ns  (logic 4.495ns (45.093%)  route 5.473ns (54.907%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.624    -0.916    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X36Y105        FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[49][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.460 f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[49][7]/Q
                         net (fo=8, routed)           1.135     0.675    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/sel0[3]
    SLICE_X36Y105        LUT5 (Prop_lut5_I0_O)        0.152     0.827 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CF_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.441     1.268    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CF_OBUF_inst_i_2_n_1
    SLICE_X36Y105        LUT6 (Prop_lut6_I5_O)        0.326     1.594 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.897     5.491    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.052 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     9.052    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.777ns  (logic 4.468ns (45.695%)  route 5.309ns (54.305%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.624    -0.916    clk
    SLICE_X32Y107        FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.460 f  contador_reg[16]/Q
                         net (fo=18, routed)          1.338     0.877    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/AN_OBUF[0]
    SLICE_X36Y106        LUT5 (Prop_lut5_I4_O)        0.152     1.029 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.302     1.331    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CE_OBUF_inst_i_2_n_1
    SLICE_X35Y105        LUT6 (Prop_lut6_I5_O)        0.326     1.657 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.670     5.327    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.861 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     8.861    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/TERNA_PHY/DMA_PHY/OE_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/i___15/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.387ns  (logic 0.467ns (33.672%)  route 0.920ns (66.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.500    -1.520    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X43Y73         FDCE                                         r  UUT/TERNA_PHY/DMA_PHY/OE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.367    -1.153 r  UUT/TERNA_PHY/DMA_PHY/OE_reg/Q
                         net (fo=2, routed)           0.568    -0.585    UUT/CPU_PHY/OE
    SLICE_X38Y74         LUT6 (Prop_lut6_I5_O)        0.100    -0.485 r  UUT/CPU_PHY/i___15_i_1/O
                         net (fo=19, routed)          0.352    -0.133    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]
    SLICE_X39Y74         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/i___15/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 databus_g_reg[7]_i_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.848ns  (logic 0.209ns (24.659%)  route 0.639ns (75.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.556    -0.608    clk
    SLICE_X42Y73         FDCE                                         r  databus_g_reg[7]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  databus_g_reg[7]_i_3/Q
                         net (fo=9, routed)           0.182    -0.263    UUT/CPU_PHY/TX_Data_reg[7]_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.045    -0.218 r  UUT/CPU_PHY/databus_g_reg[5]_i_1/O
                         net (fo=5, routed)           0.457     0.239    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[5]
    SLICE_X44Y87         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 databus_g_reg[7]_i_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.854ns  (logic 0.209ns (24.469%)  route 0.645ns (75.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.556    -0.608    clk
    SLICE_X42Y73         FDCE                                         r  databus_g_reg[7]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  databus_g_reg[7]_i_3/Q
                         net (fo=9, routed)           0.168    -0.277    UUT/CPU_PHY/TX_Data_reg[7]_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.045    -0.232 r  UUT/CPU_PHY/databus_g_reg[0]_i_1/O
                         net (fo=5, routed)           0.477     0.246    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[0]
    SLICE_X41Y92         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.856ns  (logic 0.186ns (21.740%)  route 0.670ns (78.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.559    -0.605    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X45Y70         FDSE                                         r  UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[1]/Q
                         net (fo=1, routed)           0.253    -0.211    UUT/CPU_PHY/TX_Data_reg[1]
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.045    -0.166 r  UUT/CPU_PHY/databus_g_reg[1]_i_1/O
                         net (fo=6, routed)           0.416     0.250    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[1]
    SLICE_X44Y88         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 databus_g_reg[7]_i_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.923ns  (logic 0.209ns (22.635%)  route 0.714ns (77.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.556    -0.608    clk
    SLICE_X42Y73         FDCE                                         r  databus_g_reg[7]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  databus_g_reg[7]_i_3/Q
                         net (fo=9, routed)           0.181    -0.264    UUT/CPU_PHY/TX_Data_reg[7]_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  UUT/CPU_PHY/databus_g_reg[4]_i_1/O
                         net (fo=5, routed)           0.534     0.315    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[4]
    SLICE_X44Y91         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 databus_g_reg[7]_i_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.931ns  (logic 0.209ns (22.440%)  route 0.722ns (77.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.556    -0.608    clk
    SLICE_X42Y73         FDCE                                         r  databus_g_reg[7]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  databus_g_reg[7]_i_3/Q
                         net (fo=9, routed)           0.328    -0.116    UUT/CPU_PHY/TX_Data_reg[7]_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.045    -0.071 r  UUT/CPU_PHY/databus_g_reg[6]_i_1/O
                         net (fo=5, routed)           0.394     0.323    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[6]
    SLICE_X44Y87         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 databus_g_reg[7]_i_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.939ns  (logic 0.209ns (22.249%)  route 0.730ns (77.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.556    -0.608    clk
    SLICE_X42Y73         FDCE                                         r  databus_g_reg[7]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  databus_g_reg[7]_i_3/Q
                         net (fo=9, routed)           0.181    -0.264    UUT/CPU_PHY/TX_Data_reg[7]_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  UUT/CPU_PHY/databus_g_reg[4]_i_1/O
                         net (fo=5, routed)           0.550     0.331    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[4]
    SLICE_X36Y92         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.944ns  (logic 0.186ns (19.710%)  route 0.758ns (80.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.559    -0.605    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X45Y70         FDSE                                         r  UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[3]/Q
                         net (fo=1, routed)           0.220    -0.244    UUT/CPU_PHY/TX_Data_reg[3]
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.045    -0.199 r  UUT/CPU_PHY/databus_g_reg[3]_i_1/O
                         net (fo=5, routed)           0.537     0.338    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[3]
    SLICE_X36Y92         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.974ns  (logic 0.186ns (19.099%)  route 0.788ns (80.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.559    -0.605    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X44Y70         FDSE                                         r  UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[7]/Q
                         net (fo=1, routed)           0.237    -0.227    UUT/CPU_PHY/TX_Data_reg[7]_1
    SLICE_X40Y74         LUT6 (Prop_lut6_I0_O)        0.045    -0.182 r  UUT/CPU_PHY/databus_g_reg[7]_i_1/O
                         net (fo=5, routed)           0.550     0.369    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[7]
    SLICE_X34Y92         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 databus_g_reg[7]_i_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.209ns (21.010%)  route 0.786ns (78.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.556    -0.608    clk
    SLICE_X42Y73         FDCE                                         r  databus_g_reg[7]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  databus_g_reg[7]_i_3/Q
                         net (fo=9, routed)           0.182    -0.263    UUT/CPU_PHY/TX_Data_reg[7]_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.045    -0.218 r  UUT/CPU_PHY/databus_g_reg[5]_i_1/O
                         net (fo=5, routed)           0.604     0.386    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[255][7]_2[5]
    SLICE_X34Y92         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          2098 Endpoints
Min Delay          2098 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            UUT/TERNA_PHY/RS232_PHY/LineRD_in_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.405ns  (logic 1.490ns (27.559%)  route 3.916ns (72.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  UART_TXD_IN_IBUF_inst/O
                         net (fo=1, routed)           3.916     5.405    UUT/TERNA_PHY/RS232_PHY/UART_TXD_IN_IBUF
    SLICE_X69Y69         FDPE                                         r  UUT/TERNA_PHY/RS232_PHY/LineRD_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.501    -1.519    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X69Y69         FDPE                                         r  UUT/TERNA_PHY/RS232_PHY/LineRD_in_reg/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[226][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.312ns  (logic 0.885ns (16.660%)  route 4.427ns (83.340%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]/Q
                         net (fo=1, routed)           0.855     1.616    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/Q[5]
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.124     1.740 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_2/O
                         net (fo=193, routed)         3.572     5.312    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[5]
    SLICE_X53Y82         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[226][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.496    -1.524    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X53Y82         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[226][7]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.251ns  (logic 0.885ns (16.855%)  route 4.366ns (83.145%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.476     2.237    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_2
    SLICE_X44Y88         LUT5 (Prop_lut5_I4_O)        0.124     2.361 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         2.889     5.251    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[0]
    SLICE_X58Y79         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.498    -1.522    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X58Y79         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[231][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.148ns  (logic 0.885ns (17.192%)  route 4.263ns (82.808%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.476     2.237    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_2
    SLICE_X44Y88         LUT5 (Prop_lut5_I4_O)        0.124     2.361 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         2.786     5.148    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[0]
    SLICE_X59Y86         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[231][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.504    -1.516    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X59Y86         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[231][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.114ns  (logic 0.885ns (17.305%)  route 4.229ns (82.695%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.298     2.059    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_2
    SLICE_X44Y88         LUT5 (Prop_lut5_I4_O)        0.124     2.183 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][3]_i_1/O
                         net (fo=193, routed)         2.931     5.114    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[2]
    SLICE_X64Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.512    -1.508    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X64Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][3]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[216][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.022ns  (logic 0.885ns (17.622%)  route 4.137ns (82.378%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]/Q
                         net (fo=1, routed)           0.855     1.616    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/Q[5]
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.124     1.740 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_2/O
                         net (fo=193, routed)         3.282     5.022    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[5]
    SLICE_X54Y80         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[216][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.493    -1.527    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X54Y80         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[216][7]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[125][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.010ns  (logic 0.885ns (17.664%)  route 4.125ns (82.336%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.082     1.843    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_2
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     1.967 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][6]_i_1/O
                         net (fo=193, routed)         3.044     5.010    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[4]
    SLICE_X62Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[125][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.511    -1.509    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X62Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[125][6]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[83][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.003ns  (logic 0.885ns (17.690%)  route 4.118ns (82.310%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.086     1.847    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_2
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     1.971 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_1/O
                         net (fo=193, routed)         3.031     5.003    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[3]
    SLICE_X60Y98         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[83][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.510    -1.510    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X60Y98         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[83][5]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[238][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.993ns  (logic 0.885ns (17.727%)  route 4.108ns (82.273%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.476     2.237    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_2
    SLICE_X44Y88         LUT5 (Prop_lut5_I4_O)        0.124     2.361 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         2.631     4.993    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[0]
    SLICE_X61Y85         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[238][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.504    -1.516    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X61Y85         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[238][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[106][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.979ns  (logic 0.885ns (17.776%)  route 4.094ns (82.224%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.086     1.847    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_2
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     1.971 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_1/O
                         net (fo=193, routed)         3.007     4.979    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[3]
    SLICE_X54Y99         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[106][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.505    -1.515    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X54Y99         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[106][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[11][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.203ns (34.677%)  route 0.382ns (65.323%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/G
    SLICE_X36Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/Q
                         net (fo=1, routed)           0.208     0.366    UUT/CPU_PHY/contents_ram_reg[16][7]_2[1]
    SLICE_X36Y94         LUT5 (Prop_lut5_I3_O)        0.045     0.411 r  UUT/CPU_PHY/contents_ram[16][3]_i_1/O
                         net (fo=65, routed)          0.174     0.585    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][7]_1[1]
    SLICE_X34Y94         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[11][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.841    -0.832    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X34Y94         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[11][3]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[15][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.203ns (32.595%)  route 0.420ns (67.405%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[6]/G
    SLICE_X35Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[6]/Q
                         net (fo=1, routed)           0.195     0.353    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[4]
    SLICE_X35Y92         LUT5 (Prop_lut5_I3_O)        0.045     0.398 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][6]_i_1/O
                         net (fo=65, routed)          0.224     0.623    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_e[6]
    SLICE_X30Y94         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.842    -0.831    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X30Y94         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[15][6]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[10][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.203ns (31.761%)  route 0.436ns (68.239%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[6]/G
    SLICE_X35Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[6]/Q
                         net (fo=1, routed)           0.195     0.353    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[4]
    SLICE_X35Y92         LUT5 (Prop_lut5_I3_O)        0.045     0.398 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][6]_i_1/O
                         net (fo=65, routed)          0.241     0.639    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_e[6]
    SLICE_X34Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.841    -0.832    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X34Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[10][6]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[158][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.265ns (41.183%)  route 0.378ns (58.817%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/Q
                         net (fo=1, routed)           0.158     0.378    UUT/CPU_PHY/contents_ram_reg[255][4]_0[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.045     0.423 r  UUT/CPU_PHY/contents_ram[255][0]_i_1/O
                         net (fo=193, routed)         0.220     0.643    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_0[0]
    SLICE_X38Y91         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[158][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.839    -0.834    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X38Y91         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[158][0]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[76][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.265ns (41.180%)  route 0.379ns (58.820%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/Q
                         net (fo=1, routed)           0.158     0.378    UUT/CPU_PHY/contents_ram_reg[255][4]_0[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.045     0.423 r  UUT/CPU_PHY/contents_ram[255][0]_i_1/O
                         net (fo=193, routed)         0.220     0.644    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_0[0]
    SLICE_X38Y93         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[76][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.840    -0.833    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X38Y93         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[76][0]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[15][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.223ns (33.931%)  route 0.434ns (66.069%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[5]/G
    SLICE_X34Y92         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[5]/Q
                         net (fo=1, routed)           0.219     0.397    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[3]
    SLICE_X34Y93         LUT5 (Prop_lut5_I3_O)        0.045     0.442 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][5]_i_1/O
                         net (fo=65, routed)          0.215     0.657    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_e[5]
    SLICE_X32Y95         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[15][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.842    -0.831    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y95         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[15][5]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.203ns (30.851%)  route 0.455ns (69.149%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/G
    SLICE_X35Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/Q
                         net (fo=1, routed)           0.231     0.389    UUT/CPU_PHY/contents_ram_reg[16][7]_2[0]
    SLICE_X35Y95         LUT5 (Prop_lut5_I3_O)        0.045     0.434 r  UUT/CPU_PHY/contents_ram[16][0]_i_1/O
                         net (fo=73, routed)          0.224     0.658    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][7]_1[0]
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.842    -0.831    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][0]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[44][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.203ns (30.648%)  route 0.459ns (69.352%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/G
    SLICE_X35Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/Q
                         net (fo=1, routed)           0.231     0.389    UUT/CPU_PHY/contents_ram_reg[16][7]_2[0]
    SLICE_X35Y95         LUT5 (Prop_lut5_I3_O)        0.045     0.434 r  UUT/CPU_PHY/contents_ram[16][0]_i_1/O
                         net (fo=73, routed)          0.229     0.662    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][7]_1[0]
    SLICE_X41Y99         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[44][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.841    -0.832    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X41Y99         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[44][0]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.203ns (30.608%)  route 0.460ns (69.392%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/G
    SLICE_X36Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/Q
                         net (fo=1, routed)           0.208     0.366    UUT/CPU_PHY/contents_ram_reg[16][7]_2[1]
    SLICE_X36Y94         LUT5 (Prop_lut5_I3_O)        0.045     0.411 r  UUT/CPU_PHY/contents_ram[16][3]_i_1/O
                         net (fo=65, routed)          0.252     0.663    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][7]_1[1]
    SLICE_X36Y95         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.841    -0.832    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X36Y95         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][3]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[146][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.265ns (39.945%)  route 0.398ns (60.055%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           0.201     0.421    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_2
    SLICE_X44Y91         LUT5 (Prop_lut5_I4_O)        0.045     0.466 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         0.197     0.663    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X42Y90         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[146][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.837    -0.836    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X42Y90         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[146][2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay          2098 Endpoints
Min Delay          2098 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            UUT/TERNA_PHY/RS232_PHY/LineRD_in_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.405ns  (logic 1.490ns (27.559%)  route 3.916ns (72.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  UART_TXD_IN_IBUF_inst/O
                         net (fo=1, routed)           3.916     5.405    UUT/TERNA_PHY/RS232_PHY/UART_TXD_IN_IBUF
    SLICE_X69Y69         FDPE                                         r  UUT/TERNA_PHY/RS232_PHY/LineRD_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.501    -1.519    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X69Y69         FDPE                                         r  UUT/TERNA_PHY/RS232_PHY/LineRD_in_reg/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[226][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.312ns  (logic 0.885ns (16.660%)  route 4.427ns (83.340%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]/Q
                         net (fo=1, routed)           0.855     1.616    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/Q[5]
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.124     1.740 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_2/O
                         net (fo=193, routed)         3.572     5.312    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[5]
    SLICE_X53Y82         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[226][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.496    -1.524    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X53Y82         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[226][7]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.251ns  (logic 0.885ns (16.855%)  route 4.366ns (83.145%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.476     2.237    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_2
    SLICE_X44Y88         LUT5 (Prop_lut5_I4_O)        0.124     2.361 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         2.889     5.251    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[0]
    SLICE_X58Y79         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.498    -1.522    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X58Y79         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[218][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[231][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.148ns  (logic 0.885ns (17.192%)  route 4.263ns (82.808%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.476     2.237    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_2
    SLICE_X44Y88         LUT5 (Prop_lut5_I4_O)        0.124     2.361 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         2.786     5.148    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[0]
    SLICE_X59Y86         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[231][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.504    -1.516    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X59Y86         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[231][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.114ns  (logic 0.885ns (17.305%)  route 4.229ns (82.695%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.298     2.059    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_2
    SLICE_X44Y88         LUT5 (Prop_lut5_I4_O)        0.124     2.183 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][3]_i_1/O
                         net (fo=193, routed)         2.931     5.114    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[2]
    SLICE_X64Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.512    -1.508    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X64Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[126][3]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[216][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.022ns  (logic 0.885ns (17.622%)  route 4.137ns (82.378%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]/Q
                         net (fo=1, routed)           0.855     1.616    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/Q[5]
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.124     1.740 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_2/O
                         net (fo=193, routed)         3.282     5.022    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[5]
    SLICE_X54Y80         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[216][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.493    -1.527    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X54Y80         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[216][7]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[125][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.010ns  (logic 0.885ns (17.664%)  route 4.125ns (82.336%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.082     1.843    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_2
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     1.967 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][6]_i_1/O
                         net (fo=193, routed)         3.044     5.010    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[4]
    SLICE_X62Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[125][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.511    -1.509    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X62Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[125][6]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[83][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.003ns  (logic 0.885ns (17.690%)  route 4.118ns (82.310%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.086     1.847    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_2
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     1.971 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_1/O
                         net (fo=193, routed)         3.031     5.003    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[3]
    SLICE_X60Y98         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[83][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.510    -1.510    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X60Y98         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[83][5]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[238][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.993ns  (logic 0.885ns (17.727%)  route 4.108ns (82.273%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.476     2.237    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_2
    SLICE_X44Y88         LUT5 (Prop_lut5_I4_O)        0.124     2.361 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         2.631     4.993    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[0]
    SLICE_X61Y85         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[238][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.504    -1.516    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X61Y85         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[238][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[106][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.979ns  (logic 0.885ns (17.776%)  route 4.094ns (82.224%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.086     1.847    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_2
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     1.971 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_1/O
                         net (fo=193, routed)         3.007     4.979    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[3]
    SLICE_X54Y99         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[106][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        1.505    -1.515    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X54Y99         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[106][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[11][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.203ns (34.677%)  route 0.382ns (65.323%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/G
    SLICE_X36Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/Q
                         net (fo=1, routed)           0.208     0.366    UUT/CPU_PHY/contents_ram_reg[16][7]_2[1]
    SLICE_X36Y94         LUT5 (Prop_lut5_I3_O)        0.045     0.411 r  UUT/CPU_PHY/contents_ram[16][3]_i_1/O
                         net (fo=65, routed)          0.174     0.585    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][7]_1[1]
    SLICE_X34Y94         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[11][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.841    -0.832    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X34Y94         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[11][3]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[15][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.203ns (32.595%)  route 0.420ns (67.405%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[6]/G
    SLICE_X35Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[6]/Q
                         net (fo=1, routed)           0.195     0.353    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[4]
    SLICE_X35Y92         LUT5 (Prop_lut5_I3_O)        0.045     0.398 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][6]_i_1/O
                         net (fo=65, routed)          0.224     0.623    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_e[6]
    SLICE_X30Y94         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.842    -0.831    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X30Y94         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[15][6]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[10][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.203ns (31.761%)  route 0.436ns (68.239%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[6]/G
    SLICE_X35Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[6]/Q
                         net (fo=1, routed)           0.195     0.353    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[4]
    SLICE_X35Y92         LUT5 (Prop_lut5_I3_O)        0.045     0.398 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][6]_i_1/O
                         net (fo=65, routed)          0.241     0.639    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_e[6]
    SLICE_X34Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.841    -0.832    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X34Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[10][6]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[158][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.265ns (41.183%)  route 0.378ns (58.817%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/Q
                         net (fo=1, routed)           0.158     0.378    UUT/CPU_PHY/contents_ram_reg[255][4]_0[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.045     0.423 r  UUT/CPU_PHY/contents_ram[255][0]_i_1/O
                         net (fo=193, routed)         0.220     0.643    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_0[0]
    SLICE_X38Y91         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[158][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.839    -0.834    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X38Y91         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[158][0]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[76][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.265ns (41.180%)  route 0.379ns (58.820%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/Q
                         net (fo=1, routed)           0.158     0.378    UUT/CPU_PHY/contents_ram_reg[255][4]_0[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.045     0.423 r  UUT/CPU_PHY/contents_ram[255][0]_i_1/O
                         net (fo=193, routed)         0.220     0.644    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_0[0]
    SLICE_X38Y93         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[76][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.840    -0.833    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X38Y93         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[76][0]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[15][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.223ns (33.931%)  route 0.434ns (66.069%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[5]/G
    SLICE_X34Y92         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[5]/Q
                         net (fo=1, routed)           0.219     0.397    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[3]
    SLICE_X34Y93         LUT5 (Prop_lut5_I3_O)        0.045     0.442 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][5]_i_1/O
                         net (fo=65, routed)          0.215     0.657    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/databus_e[5]
    SLICE_X32Y95         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[15][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.842    -0.831    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y95         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[15][5]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.203ns (30.851%)  route 0.455ns (69.149%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/G
    SLICE_X35Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/Q
                         net (fo=1, routed)           0.231     0.389    UUT/CPU_PHY/contents_ram_reg[16][7]_2[0]
    SLICE_X35Y95         LUT5 (Prop_lut5_I3_O)        0.045     0.434 r  UUT/CPU_PHY/contents_ram[16][0]_i_1/O
                         net (fo=73, routed)          0.224     0.658    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][7]_1[0]
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.842    -0.831    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y96         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][0]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[44][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.203ns (30.648%)  route 0.459ns (69.352%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/G
    SLICE_X35Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/Q
                         net (fo=1, routed)           0.231     0.389    UUT/CPU_PHY/contents_ram_reg[16][7]_2[0]
    SLICE_X35Y95         LUT5 (Prop_lut5_I3_O)        0.045     0.434 r  UUT/CPU_PHY/contents_ram[16][0]_i_1/O
                         net (fo=73, routed)          0.229     0.662    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][7]_1[0]
    SLICE_X41Y99         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[44][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.841    -0.832    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X41Y99         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[44][0]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.203ns (30.608%)  route 0.460ns (69.392%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/G
    SLICE_X36Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/Q
                         net (fo=1, routed)           0.208     0.366    UUT/CPU_PHY/contents_ram_reg[16][7]_2[1]
    SLICE_X36Y94         LUT5 (Prop_lut5_I3_O)        0.045     0.411 r  UUT/CPU_PHY/contents_ram[16][3]_i_1/O
                         net (fo=65, routed)          0.252     0.663    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][7]_1[1]
    SLICE_X36Y95         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.841    -0.832    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X36Y95         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[12][3]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[146][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.265ns (39.945%)  route 0.398ns (60.055%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           0.201     0.421    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_2
    SLICE_X44Y91         LUT5 (Prop_lut5_I4_O)        0.045     0.466 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         0.197     0.663    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/D[1]
    SLICE_X42Y90         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[146][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2399, routed)        0.837    -0.836    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X42Y90         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[146][2]/C





