<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › frv › include › asm › gpio-regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>gpio-regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* gpio-regs.h: on-chip general purpose I/O registers</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2003 Red Hat, Inc. All Rights Reserved.</span>
<span class="cm"> * Written by David Howells (dhowells@redhat.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version</span>
<span class="cm"> * 2 of the License, or (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ASM_GPIO_REGS</span>
<span class="cp">#define _ASM_GPIO_REGS</span>

<span class="cp">#define __reg(ADDR) (*(volatile unsigned long *)(ADDR))</span>

<span class="cp">#define __get_PDR()	({ __reg(0xfeff0400); })</span>
<span class="cp">#define __set_PDR(V)	do { __reg(0xfeff0400) = (V); mb(); } while(0)</span>

<span class="cp">#define __get_GPDR()	({ __reg(0xfeff0408); })</span>
<span class="cp">#define __set_GPDR(V)	do { __reg(0xfeff0408) = (V); mb(); } while(0)</span>

<span class="cp">#define __get_SIR()	({ __reg(0xfeff0410); })</span>
<span class="cp">#define __set_SIR(V)	do { __reg(0xfeff0410) = (V); mb(); } while(0)</span>

<span class="cp">#define __get_SOR()	({ __reg(0xfeff0418); })</span>
<span class="cp">#define __set_SOR(V)	do { __reg(0xfeff0418) = (V); mb(); } while(0)</span>

<span class="cp">#define __set_PDSR(V)	do { __reg(0xfeff0420) = (V); mb(); } while(0)</span>

<span class="cp">#define __set_PDCR(V)	do { __reg(0xfeff0428) = (V); mb(); } while(0)</span>

<span class="cp">#define __get_RSTR()	({ __reg(0xfeff0500); })</span>
<span class="cp">#define __set_RSTR(V)	do { __reg(0xfeff0500) = (V); mb(); } while(0)</span>



<span class="cm">/* PDR definitions */</span>
<span class="cp">#define PDR_GPIO_DATA(X)	(1 &lt;&lt; (X))</span>

<span class="cm">/* GPDR definitions */</span>
<span class="cp">#define GPDR_INPUT		0</span>
<span class="cp">#define GPDR_OUTPUT		1</span>
<span class="cp">#define GPDR_DREQ0_BIT		0x00001000</span>
<span class="cp">#define GPDR_DREQ1_BIT		0x00008000</span>
<span class="cp">#define GPDR_DREQ2_BIT		0x00040000</span>
<span class="cp">#define GPDR_DREQ3_BIT		0x00080000</span>
<span class="cp">#define GPDR_DREQ4_BIT		0x00004000</span>
<span class="cp">#define GPDR_DREQ5_BIT		0x00020000</span>
<span class="cp">#define GPDR_DREQ6_BIT		0x00100000</span>
<span class="cp">#define GPDR_DREQ7_BIT		0x00200000</span>
<span class="cp">#define GPDR_DACK0_BIT		0x00002000</span>
<span class="cp">#define GPDR_DACK1_BIT		0x00010000</span>
<span class="cp">#define GPDR_DACK2_BIT		0x00100000</span>
<span class="cp">#define GPDR_DACK3_BIT		0x00200000</span>
<span class="cp">#define GPDR_DONE0_BIT		0x00004000</span>
<span class="cp">#define GPDR_DONE1_BIT		0x00020000</span>
<span class="cp">#define GPDR_GPIO_DIR(X,D)	((D) &lt;&lt; (X))</span>

<span class="cm">/* SIR definitions */</span>
<span class="cp">#define SIR_GPIO_INPUT		0</span>
<span class="cp">#define SIR_DREQ7_INPUT		0x00200000</span>
<span class="cp">#define SIR_DREQ6_INPUT		0x00100000</span>
<span class="cp">#define SIR_DREQ3_INPUT		0x00080000</span>
<span class="cp">#define SIR_DREQ2_INPUT		0x00040000</span>
<span class="cp">#define SIR_DREQ5_INPUT		0x00020000</span>
<span class="cp">#define SIR_DREQ1_INPUT		0x00008000</span>
<span class="cp">#define SIR_DREQ4_INPUT		0x00004000</span>
<span class="cp">#define SIR_DREQ0_INPUT		0x00001000</span>
<span class="cp">#define SIR_RXD1_INPUT		0x00000400</span>
<span class="cp">#define SIR_CTS0_INPUT		0x00000100</span>
<span class="cp">#define SIR_RXD0_INPUT		0x00000040</span>
<span class="cp">#define SIR_GATE1_INPUT		0x00000020</span>
<span class="cp">#define SIR_GATE0_INPUT		0x00000010</span>
<span class="cp">#define SIR_IRQ3_INPUT		0x00000008</span>
<span class="cp">#define SIR_IRQ2_INPUT		0x00000004</span>
<span class="cp">#define SIR_IRQ1_INPUT		0x00000002</span>
<span class="cp">#define SIR_IRQ0_INPUT		0x00000001</span>
<span class="cp">#define SIR_DREQ_BITS		(SIR_DREQ0_INPUT | SIR_DREQ1_INPUT | \</span>
<span class="cp">				 SIR_DREQ2_INPUT | SIR_DREQ3_INPUT | \</span>
<span class="cp">				 SIR_DREQ4_INPUT | SIR_DREQ5_INPUT | \</span>
<span class="cp">				 SIR_DREQ6_INPUT | SIR_DREQ7_INPUT)</span>

<span class="cm">/* SOR definitions */</span>
<span class="cp">#define SOR_GPIO_OUTPUT		0</span>
<span class="cp">#define SOR_DACK3_OUTPUT	0x00200000</span>
<span class="cp">#define SOR_DACK2_OUTPUT	0x00100000</span>
<span class="cp">#define SOR_DONE1_OUTPUT	0x00020000</span>
<span class="cp">#define SOR_DACK1_OUTPUT	0x00010000</span>
<span class="cp">#define SOR_DONE0_OUTPUT	0x00004000</span>
<span class="cp">#define SOR_DACK0_OUTPUT	0x00002000</span>
<span class="cp">#define SOR_TXD1_OUTPUT		0x00000800</span>
<span class="cp">#define SOR_RTS0_OUTPUT		0x00000200</span>
<span class="cp">#define SOR_TXD0_OUTPUT		0x00000080</span>
<span class="cp">#define SOR_TOUT1_OUTPUT	0x00000020</span>
<span class="cp">#define SOR_TOUT0_OUTPUT	0x00000010</span>
<span class="cp">#define SOR_DONE_BITS		(SOR_DONE0_OUTPUT | SOR_DONE1_OUTPUT)</span>
<span class="cp">#define SOR_DACK_BITS		(SOR_DACK0_OUTPUT | SOR_DACK1_OUTPUT | \</span>
<span class="cp">				 SOR_DACK2_OUTPUT | SOR_DACK3_OUTPUT)</span>

<span class="cm">/* PDSR definitions */</span>
<span class="cp">#define PDSR_UNCHANGED		0</span>
<span class="cp">#define PDSR_SET_BIT(X)		(1 &lt;&lt; (X))</span>

<span class="cm">/* PDCR definitions */</span>
<span class="cp">#define PDCR_UNCHANGED		0</span>
<span class="cp">#define PDCR_CLEAR_BIT(X)	(1 &lt;&lt; (X))</span>

<span class="cm">/* RSTR definitions */</span>
<span class="cm">/* Read Only */</span>
<span class="cp">#define RSTR_POWERON		0x00000400</span>
<span class="cp">#define RSTR_SOFTRESET_STATUS	0x00000100</span>
<span class="cm">/* Write Only */</span>
<span class="cp">#define RSTR_SOFTRESET		0x00000001</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_GPIO_REGS */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
