#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c6e1bf4a90 .scope module, "BUF" "BUF" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7fea90a14018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c6e1c2d6f0 .functor BUFZ 1, o0x7fea90a14018, C4<0>, C4<0>, C4<0>;
v0x55c6e1bf9f80_0 .net "A", 0 0, o0x7fea90a14018;  0 drivers
v0x55c6e1bfa2c0_0 .net "Y", 0 0, L_0x55c6e1c2d6f0;  1 drivers
S_0x55c6e1bf15c0 .scope module, "DFF" "DFF" 2 25;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
o0x7fea90a140d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c6e1bfa600_0 .net "C", 0 0, o0x7fea90a140d8;  0 drivers
o0x7fea90a14108 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c6e1bfa940_0 .net "D", 0 0, o0x7fea90a14108;  0 drivers
v0x55c6e1bfac80_0 .var "Q", 0 0;
E_0x55c6e1be7210 .event posedge, v0x55c6e1bfa600_0;
S_0x55c6e1bf0c70 .scope module, "DFFSR" "DFFSR" 2 32;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0x7fea90a141f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c6e1bfae90_0 .net "C", 0 0, o0x7fea90a141f8;  0 drivers
o0x7fea90a14228 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c6e1bfb1d0_0 .net "D", 0 0, o0x7fea90a14228;  0 drivers
v0x55c6e1c15600_0 .var "Q", 0 0;
o0x7fea90a14288 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c6e1c156a0_0 .net "R", 0 0, o0x7fea90a14288;  0 drivers
o0x7fea90a142b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c6e1c15760_0 .net "S", 0 0, o0x7fea90a142b8;  0 drivers
E_0x55c6e1be3cf0 .event posedge, v0x55c6e1c156a0_0, v0x55c6e1c15760_0, v0x55c6e1bfae90_0;
S_0x55c6e1bef7b0 .scope module, "testbench" "testbench" 3 6;
 .timescale 0 0;
v0x55c6e1c2ced0_0 .net "almost_fullFIFO", 3 0, v0x55c6e1c2c620_0;  1 drivers
v0x55c6e1c2cfb0_0 .net "clk", 0 0, v0x55c6e1c2c750_0;  1 drivers
v0x55c6e1c2d070_0 .net "emptyFIFO", 0 0, v0x55c6e1c2c860_0;  1 drivers
v0x55c6e1c2d1a0_0 .net "muxout", 11 0, v0x55c6e1c2c900_0;  1 drivers
v0x55c6e1c2d240_0 .net "pop", 0 0, v0x55c6e1c15f40_0;  1 drivers
v0x55c6e1c2d2e0_0 .net "popSynth", 0 0, L_0x55c6e1c2e6e0;  1 drivers
v0x55c6e1c2d380_0 .net "push", 3 0, v0x55c6e1c16050_0;  1 drivers
v0x55c6e1c2d420_0 .net "pushSynth", 3 0, L_0x55c6e1c2f250;  1 drivers
v0x55c6e1c2d530_0 .net "reset", 0 0, v0x55c6e1c2ccc0_0;  1 drivers
S_0x55c6e1c15910 .scope module, "arbitroCond" "arbitro2" 3 12, 4 1 0, S_0x55c6e1bef7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 12 "muxout"
    .port_info 3 /INPUT 1 "emptyFIFO"
    .port_info 4 /INPUT 4 "almost_fullFIFO"
    .port_info 5 /OUTPUT 1 "pop"
    .port_info 6 /OUTPUT 4 "push"
v0x55c6e1c15c00_0 .net "almost_fullFIFO", 3 0, v0x55c6e1c2c620_0;  alias, 1 drivers
v0x55c6e1c15d00_0 .net "clk", 0 0, v0x55c6e1c2c750_0;  alias, 1 drivers
v0x55c6e1c15dc0_0 .net "emptyFIFO", 0 0, v0x55c6e1c2c860_0;  alias, 1 drivers
v0x55c6e1c15e60_0 .net "muxout", 11 0, v0x55c6e1c2c900_0;  alias, 1 drivers
v0x55c6e1c15f40_0 .var "pop", 0 0;
v0x55c6e1c16050_0 .var "push", 3 0;
v0x55c6e1c16130_0 .net "reset", 0 0, v0x55c6e1c2ccc0_0;  alias, 1 drivers
E_0x55c6e1bfb460 .event edge, v0x55c6e1c16130_0, v0x55c6e1c15c00_0, v0x55c6e1c15dc0_0, v0x55c6e1c15e60_0;
S_0x55c6e1c162d0 .scope module, "arbitroSynth" "arbitro2Synth" 3 23, 5 5 0, S_0x55c6e1bef7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 12 "muxout"
    .port_info 3 /INPUT 1 "emptyFIFO"
    .port_info 4 /INPUT 4 "almost_fullFIFO"
    .port_info 5 /OUTPUT 1 "pop"
    .port_info 6 /OUTPUT 4 "push"
v0x55c6e1c2b480_0 .net "_00_", 0 0, L_0x55c6e1c2d780;  1 drivers
v0x55c6e1c2b520_0 .net "_01_", 0 0, L_0x55c6e1c2d9d0;  1 drivers
v0x55c6e1c2b630_0 .net "_02_", 0 0, L_0x55c6e1c2db00;  1 drivers
v0x55c6e1c2b720_0 .net "_03_", 0 0, L_0x55c6e1c2dc40;  1 drivers
v0x55c6e1c2b810_0 .net "_04_", 0 0, L_0x55c6e1c2e010;  1 drivers
v0x55c6e1c2b950_0 .net "_05_", 0 0, L_0x55c6e1c2e110;  1 drivers
v0x55c6e1c2ba40_0 .net "_06_", 0 0, L_0x55c6e1c2e4a0;  1 drivers
v0x55c6e1c2bb30_0 .net "_07_", 0 0, L_0x55c6e1c2e890;  1 drivers
v0x55c6e1c2bbd0_0 .net "_08_", 0 0, L_0x55c6e1c2ebc0;  1 drivers
v0x55c6e1c2bc70_0 .net "almost_fullFIFO", 3 0, v0x55c6e1c2c620_0;  alias, 1 drivers
v0x55c6e1c2bd30_0 .net "clk", 0 0, v0x55c6e1c2c750_0;  alias, 1 drivers
v0x55c6e1c2bdd0_0 .net "emptyFIFO", 0 0, v0x55c6e1c2c860_0;  alias, 1 drivers
v0x55c6e1c2be70_0 .net "muxout", 11 0, v0x55c6e1c2c900_0;  alias, 1 drivers
v0x55c6e1c2bf50_0 .net "pop", 0 0, L_0x55c6e1c2e6e0;  alias, 1 drivers
v0x55c6e1c2bff0_0 .net "push", 3 0, L_0x55c6e1c2f250;  alias, 1 drivers
v0x55c6e1c2c0d0_0 .net "reset", 0 0, v0x55c6e1c2ccc0_0;  alias, 1 drivers
L_0x55c6e1c2d880 .part v0x55c6e1c2c900_0, 11, 1;
L_0x55c6e1c2da60 .part v0x55c6e1c2c900_0, 10, 1;
L_0x55c6e1c2dcb0 .part v0x55c6e1c2c620_0, 0, 1;
L_0x55c6e1c2dde0 .part v0x55c6e1c2c620_0, 3, 1;
L_0x55c6e1c2e180 .part v0x55c6e1c2c620_0, 1, 1;
L_0x55c6e1c2e270 .part v0x55c6e1c2c620_0, 2, 1;
L_0x55c6e1c2eab0 .part v0x55c6e1c2c900_0, 11, 1;
L_0x55c6e1c2ec30 .part v0x55c6e1c2c900_0, 10, 1;
L_0x55c6e1c2eec0 .part v0x55c6e1c2c900_0, 11, 1;
L_0x55c6e1c2f250 .concat8 [ 1 1 1 1], L_0x55c6e1c2ea40, L_0x55c6e1c2ee00, L_0x55c6e1c2f020, L_0x55c6e1c2f170;
S_0x55c6e1c267f0 .scope module, "_09_" "NOT" 5 29, 2 7 0, S_0x55c6e1c162d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55c6e1c2d780 .functor NOT 1, L_0x55c6e1c2d880, C4<0>, C4<0>, C4<0>;
v0x55c6e1c26a20_0 .net "A", 0 0, L_0x55c6e1c2d880;  1 drivers
v0x55c6e1c26b00_0 .net "Y", 0 0, L_0x55c6e1c2d780;  alias, 1 drivers
S_0x55c6e1c26c20 .scope module, "_10_" "NOT" 5 33, 2 7 0, S_0x55c6e1c162d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55c6e1c2d9d0 .functor NOT 1, L_0x55c6e1c2da60, C4<0>, C4<0>, C4<0>;
v0x55c6e1c26e30_0 .net "A", 0 0, L_0x55c6e1c2da60;  1 drivers
v0x55c6e1c26f10_0 .net "Y", 0 0, L_0x55c6e1c2d9d0;  alias, 1 drivers
S_0x55c6e1c27030 .scope module, "_11_" "NOT" 5 37, 2 7 0, S_0x55c6e1c162d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55c6e1c2db00 .functor NOT 1, v0x55c6e1c2c860_0, C4<0>, C4<0>, C4<0>;
v0x55c6e1c27240_0 .net "A", 0 0, v0x55c6e1c2c860_0;  alias, 1 drivers
v0x55c6e1c272e0_0 .net "Y", 0 0, L_0x55c6e1c2db00;  alias, 1 drivers
S_0x55c6e1c273e0 .scope module, "_12_" "NOR" 5 41, 2 19 0, S_0x55c6e1c162d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55c6e1c2dbb0 .functor OR 1, L_0x55c6e1c2dcb0, L_0x55c6e1c2dde0, C4<0>, C4<0>;
L_0x55c6e1c2dc40 .functor NOT 1, L_0x55c6e1c2dbb0, C4<0>, C4<0>, C4<0>;
v0x55c6e1c27600_0 .net "A", 0 0, L_0x55c6e1c2dcb0;  1 drivers
v0x55c6e1c276e0_0 .net "B", 0 0, L_0x55c6e1c2dde0;  1 drivers
v0x55c6e1c277a0_0 .net "Y", 0 0, L_0x55c6e1c2dc40;  alias, 1 drivers
v0x55c6e1c27870_0 .net *"_s0", 0 0, L_0x55c6e1c2dbb0;  1 drivers
S_0x55c6e1c279d0 .scope module, "_13_" "NAND" 5 46, 2 13 0, S_0x55c6e1c162d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55c6e1c2de80 .functor AND 1, L_0x55c6e1c2db00, L_0x55c6e1c2dc40, C4<1>, C4<1>;
L_0x55c6e1c2e010 .functor NOT 1, L_0x55c6e1c2de80, C4<0>, C4<0>, C4<0>;
v0x55c6e1c27c40_0 .net "A", 0 0, L_0x55c6e1c2db00;  alias, 1 drivers
v0x55c6e1c27d00_0 .net "B", 0 0, L_0x55c6e1c2dc40;  alias, 1 drivers
v0x55c6e1c27dd0_0 .net "Y", 0 0, L_0x55c6e1c2e010;  alias, 1 drivers
v0x55c6e1c27ea0_0 .net *"_s0", 0 0, L_0x55c6e1c2de80;  1 drivers
S_0x55c6e1c27fc0 .scope module, "_14_" "NOR" 5 51, 2 19 0, S_0x55c6e1c162d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55c6e1c2e080 .functor OR 1, L_0x55c6e1c2e180, L_0x55c6e1c2e270, C4<0>, C4<0>;
L_0x55c6e1c2e110 .functor NOT 1, L_0x55c6e1c2e080, C4<0>, C4<0>, C4<0>;
v0x55c6e1c281e0_0 .net "A", 0 0, L_0x55c6e1c2e180;  1 drivers
v0x55c6e1c282c0_0 .net "B", 0 0, L_0x55c6e1c2e270;  1 drivers
v0x55c6e1c28380_0 .net "Y", 0 0, L_0x55c6e1c2e110;  alias, 1 drivers
v0x55c6e1c28450_0 .net *"_s0", 0 0, L_0x55c6e1c2e080;  1 drivers
S_0x55c6e1c285b0 .scope module, "_15_" "NAND" 5 56, 2 13 0, S_0x55c6e1c162d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55c6e1c2e3a0 .functor AND 1, v0x55c6e1c2ccc0_0, L_0x55c6e1c2e110, C4<1>, C4<1>;
L_0x55c6e1c2e4a0 .functor NOT 1, L_0x55c6e1c2e3a0, C4<0>, C4<0>, C4<0>;
v0x55c6e1c287d0_0 .net "A", 0 0, v0x55c6e1c2ccc0_0;  alias, 1 drivers
v0x55c6e1c288c0_0 .net "B", 0 0, L_0x55c6e1c2e110;  alias, 1 drivers
v0x55c6e1c28990_0 .net "Y", 0 0, L_0x55c6e1c2e4a0;  alias, 1 drivers
v0x55c6e1c28a60_0 .net *"_s0", 0 0, L_0x55c6e1c2e3a0;  1 drivers
S_0x55c6e1c28b80 .scope module, "_16_" "NOR" 5 61, 2 19 0, S_0x55c6e1c162d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55c6e1c2e530 .functor OR 1, L_0x55c6e1c2e010, L_0x55c6e1c2e4a0, C4<0>, C4<0>;
L_0x55c6e1c2e6e0 .functor NOT 1, L_0x55c6e1c2e530, C4<0>, C4<0>, C4<0>;
v0x55c6e1c28da0_0 .net "A", 0 0, L_0x55c6e1c2e010;  alias, 1 drivers
v0x55c6e1c28e90_0 .net "B", 0 0, L_0x55c6e1c2e4a0;  alias, 1 drivers
v0x55c6e1c28f60_0 .net "Y", 0 0, L_0x55c6e1c2e6e0;  alias, 1 drivers
v0x55c6e1c29030_0 .net *"_s0", 0 0, L_0x55c6e1c2e530;  1 drivers
S_0x55c6e1c29150 .scope module, "_17_" "NAND" 5 66, 2 13 0, S_0x55c6e1c162d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55c6e1c2e770 .functor AND 1, L_0x55c6e1c2d9d0, L_0x55c6e1c2e6e0, C4<1>, C4<1>;
L_0x55c6e1c2e890 .functor NOT 1, L_0x55c6e1c2e770, C4<0>, C4<0>, C4<0>;
v0x55c6e1c29320_0 .net "A", 0 0, L_0x55c6e1c2d9d0;  alias, 1 drivers
v0x55c6e1c29410_0 .net "B", 0 0, L_0x55c6e1c2e6e0;  alias, 1 drivers
v0x55c6e1c294e0_0 .net "Y", 0 0, L_0x55c6e1c2e890;  alias, 1 drivers
v0x55c6e1c295b0_0 .net *"_s0", 0 0, L_0x55c6e1c2e770;  1 drivers
S_0x55c6e1c296d0 .scope module, "_18_" "NOR" 5 71, 2 19 0, S_0x55c6e1c162d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55c6e1c2e9b0 .functor OR 1, L_0x55c6e1c2eab0, L_0x55c6e1c2e890, C4<0>, C4<0>;
L_0x55c6e1c2ea40 .functor NOT 1, L_0x55c6e1c2e9b0, C4<0>, C4<0>, C4<0>;
v0x55c6e1c298f0_0 .net "A", 0 0, L_0x55c6e1c2eab0;  1 drivers
v0x55c6e1c299d0_0 .net "B", 0 0, L_0x55c6e1c2e890;  alias, 1 drivers
v0x55c6e1c29ac0_0 .net "Y", 0 0, L_0x55c6e1c2ea40;  1 drivers
v0x55c6e1c29b90_0 .net *"_s0", 0 0, L_0x55c6e1c2e9b0;  1 drivers
S_0x55c6e1c29cb0 .scope module, "_19_" "NAND" 5 76, 2 13 0, S_0x55c6e1c162d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55c6e1c2eb50 .functor AND 1, L_0x55c6e1c2ec30, L_0x55c6e1c2e6e0, C4<1>, C4<1>;
L_0x55c6e1c2ebc0 .functor NOT 1, L_0x55c6e1c2eb50, C4<0>, C4<0>, C4<0>;
v0x55c6e1c29ed0_0 .net "A", 0 0, L_0x55c6e1c2ec30;  1 drivers
v0x55c6e1c29fb0_0 .net "B", 0 0, L_0x55c6e1c2e6e0;  alias, 1 drivers
v0x55c6e1c2a0c0_0 .net "Y", 0 0, L_0x55c6e1c2ebc0;  alias, 1 drivers
v0x55c6e1c2a160_0 .net *"_s0", 0 0, L_0x55c6e1c2eb50;  1 drivers
S_0x55c6e1c2a2a0 .scope module, "_20_" "NOR" 5 81, 2 19 0, S_0x55c6e1c162d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55c6e1c2ed70 .functor OR 1, L_0x55c6e1c2eec0, L_0x55c6e1c2ebc0, C4<0>, C4<0>;
L_0x55c6e1c2ee00 .functor NOT 1, L_0x55c6e1c2ed70, C4<0>, C4<0>, C4<0>;
v0x55c6e1c2a4c0_0 .net "A", 0 0, L_0x55c6e1c2eec0;  1 drivers
v0x55c6e1c2a5a0_0 .net "B", 0 0, L_0x55c6e1c2ebc0;  alias, 1 drivers
v0x55c6e1c2a690_0 .net "Y", 0 0, L_0x55c6e1c2ee00;  1 drivers
v0x55c6e1c2a760_0 .net *"_s0", 0 0, L_0x55c6e1c2ed70;  1 drivers
S_0x55c6e1c2a880 .scope module, "_21_" "NOR" 5 86, 2 19 0, S_0x55c6e1c162d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55c6e1c2efb0 .functor OR 1, L_0x55c6e1c2d780, L_0x55c6e1c2e890, C4<0>, C4<0>;
L_0x55c6e1c2f020 .functor NOT 1, L_0x55c6e1c2efb0, C4<0>, C4<0>, C4<0>;
v0x55c6e1c2aaa0_0 .net "A", 0 0, L_0x55c6e1c2d780;  alias, 1 drivers
v0x55c6e1c2ab90_0 .net "B", 0 0, L_0x55c6e1c2e890;  alias, 1 drivers
v0x55c6e1c2ac80_0 .net "Y", 0 0, L_0x55c6e1c2f020;  1 drivers
v0x55c6e1c2ad20_0 .net *"_s0", 0 0, L_0x55c6e1c2efb0;  1 drivers
S_0x55c6e1c2ae60 .scope module, "_22_" "NOR" 5 91, 2 19 0, S_0x55c6e1c162d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55c6e1c2f100 .functor OR 1, L_0x55c6e1c2d780, L_0x55c6e1c2ebc0, C4<0>, C4<0>;
L_0x55c6e1c2f170 .functor NOT 1, L_0x55c6e1c2f100, C4<0>, C4<0>, C4<0>;
v0x55c6e1c2b080_0 .net "A", 0 0, L_0x55c6e1c2d780;  alias, 1 drivers
v0x55c6e1c2b190_0 .net "B", 0 0, L_0x55c6e1c2ebc0;  alias, 1 drivers
v0x55c6e1c2b2a0_0 .net "Y", 0 0, L_0x55c6e1c2f170;  1 drivers
v0x55c6e1c2b340_0 .net *"_s0", 0 0, L_0x55c6e1c2f100;  1 drivers
S_0x55c6e1c2c300 .scope module, "probador" "probador" 3 34, 6 1 0, S_0x55c6e1bef7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "reset"
    .port_info 1 /OUTPUT 1 "clk"
    .port_info 2 /OUTPUT 12 "muxout"
    .port_info 3 /OUTPUT 1 "emptyFIFO"
    .port_info 4 /OUTPUT 4 "almost_fullFIFO"
    .port_info 5 /INPUT 1 "pop"
    .port_info 6 /INPUT 1 "popSynth"
    .port_info 7 /INPUT 4 "push"
    .port_info 8 /INPUT 4 "pushSynth"
v0x55c6e1c2c620_0 .var "almost_fullFIFO", 3 0;
v0x55c6e1c2c750_0 .var "clk", 0 0;
v0x55c6e1c2c860_0 .var "emptyFIFO", 0 0;
v0x55c6e1c2c900_0 .var "muxout", 11 0;
v0x55c6e1c2c9f0_0 .net "pop", 0 0, v0x55c6e1c15f40_0;  alias, 1 drivers
v0x55c6e1c2cae0_0 .net "popSynth", 0 0, L_0x55c6e1c2e6e0;  alias, 1 drivers
v0x55c6e1c2cb80_0 .net "push", 3 0, v0x55c6e1c16050_0;  alias, 1 drivers
v0x55c6e1c2cc20_0 .net "pushSynth", 3 0, L_0x55c6e1c2f250;  alias, 1 drivers
v0x55c6e1c2ccc0_0 .var "reset", 0 0;
E_0x55c6e1c26700 .event posedge, v0x55c6e1c15d00_0;
    .scope S_0x55c6e1bf15c0;
T_0 ;
    %wait E_0x55c6e1be7210;
    %load/vec4 v0x55c6e1bfa940_0;
    %assign/vec4 v0x55c6e1bfac80_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c6e1bf0c70;
T_1 ;
    %wait E_0x55c6e1be3cf0;
    %load/vec4 v0x55c6e1c15760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c6e1c15600_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55c6e1c156a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c6e1c15600_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55c6e1bfb1d0_0;
    %assign/vec4 v0x55c6e1c15600_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c6e1c15910;
T_2 ;
    %wait E_0x55c6e1bfb460;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6e1c15f40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c6e1c16050_0, 0, 4;
    %load/vec4 v0x55c6e1c16130_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6e1c15f40_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55c6e1c15c00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55c6e1c15dc0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6e1c15f40_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6e1c15f40_0, 0, 1;
    %load/vec4 v0x55c6e1c15e60_0;
    %parti/s 2, 10, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c6e1c16050_0, 4, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c6e1c16050_0, 4, 1;
T_2.5 ;
    %load/vec4 v0x55c6e1c15e60_0;
    %parti/s 2, 10, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c6e1c16050_0, 4, 1;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c6e1c16050_0, 4, 1;
T_2.7 ;
    %load/vec4 v0x55c6e1c15e60_0;
    %parti/s 2, 10, 5;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c6e1c16050_0, 4, 1;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c6e1c16050_0, 4, 1;
T_2.9 ;
    %load/vec4 v0x55c6e1c15e60_0;
    %parti/s 2, 10, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c6e1c16050_0, 4, 1;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c6e1c16050_0, 4, 1;
T_2.11 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c6e1c2c300;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c6e1c2c750_0, 0;
    %end;
    .thread T_3;
    .scope S_0x55c6e1c2c300;
T_4 ;
    %delay 1, 0;
    %load/vec4 v0x55c6e1c2c750_0;
    %inv;
    %assign/vec4 v0x55c6e1c2c750_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c6e1c2c300;
T_5 ;
    %vpi_call 6 13 "$dumpfile", "verificacion.vcd" {0 0 0};
    %vpi_call 6 14 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c6e1c2ccc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c6e1c2c860_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c6e1c2c620_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55c6e1c2c900_0, 0;
    %wait E_0x55c6e1c26700;
    %wait E_0x55c6e1c26700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c6e1c2ccc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c6e1c2c860_0, 0;
    %wait E_0x55c6e1c26700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c6e1c2c860_0, 0;
    %wait E_0x55c6e1c26700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c6e1c2c860_0, 0;
    %wait E_0x55c6e1c26700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c6e1c2c860_0, 0;
    %wait E_0x55c6e1c26700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c6e1c2c860_0, 0;
    %wait E_0x55c6e1c26700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c6e1c2c860_0, 0;
    %wait E_0x55c6e1c26700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c6e1c2c860_0, 0;
    %wait E_0x55c6e1c26700;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c6e1c2c860_0, 0;
    %pushi/vec4 18, 0, 12;
    %assign/vec4 v0x55c6e1c2c900_0, 0;
    %wait E_0x55c6e1c26700;
    %pushi/vec4 1110, 0, 12;
    %assign/vec4 v0x55c6e1c2c900_0, 0;
    %wait E_0x55c6e1c26700;
    %pushi/vec4 2257, 0, 12;
    %assign/vec4 v0x55c6e1c2c900_0, 0;
    %wait E_0x55c6e1c26700;
    %pushi/vec4 3289, 0, 12;
    %assign/vec4 v0x55c6e1c2c900_0, 0;
    %wait E_0x55c6e1c26700;
    %pushi/vec4 18, 0, 12;
    %assign/vec4 v0x55c6e1c2c900_0, 0;
    %wait E_0x55c6e1c26700;
    %pushi/vec4 1110, 0, 12;
    %assign/vec4 v0x55c6e1c2c900_0, 0;
    %wait E_0x55c6e1c26700;
    %pushi/vec4 2257, 0, 12;
    %assign/vec4 v0x55c6e1c2c900_0, 0;
    %wait E_0x55c6e1c26700;
    %pushi/vec4 3289, 0, 12;
    %assign/vec4 v0x55c6e1c2c900_0, 0;
    %wait E_0x55c6e1c26700;
    %wait E_0x55c6e1c26700;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55c6e1c2c620_0, 0;
    %wait E_0x55c6e1c26700;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55c6e1c2c620_0, 0;
    %wait E_0x55c6e1c26700;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55c6e1c2c620_0, 0;
    %delay 10, 0;
    %vpi_call 6 81 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./cmos_cells.v";
    "testbench.v";
    "./arbitro2.v";
    "./arbitro2Synth.v";
    "./probador.v";
