#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Feb 16 00:32:45 2024
# Process ID: 10000
# Current directory: C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.runs/synth_1
# Command line: vivado.exe -log la32r_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source la32r_top.tcl
# Log file: C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.runs/synth_1/la32r_top.vds
# Journal file: C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.runs/synth_1\vivado.jou
# Running On: Kawai1Angel, OS: Windows, CPU Frequency: 2495 MHz, CPU Physical cores: 32, Host memory: 16844 MB
#-----------------------------------------------------------
source la32r_top.tcl -notrace
Command: synth_design -top la32r_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29828
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 883.793 ; gain = 414.477
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'la32r_top' [C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_top.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_IF_stage' [C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_IF_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_IF_stage' (0#1) [C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_IF_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_ID_stage' [C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'decoder_6' [C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'decoder_6' (0#1) [C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:35]
INFO: [Synth 8-6157] synthesizing module 'decoder_4' [C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'decoder_4' (0#1) [C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:22]
INFO: [Synth 8-6157] synthesizing module 'decoder_7' [C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7' (0#1) [C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:48]
INFO: [Synth 8-6157] synthesizing module 'la32r_regfile' [C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_regfile.sv:24]
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'la32r_regfile' (0#1) [C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_regfile.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_ID_stage' (0#1) [C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_EX_stage' [C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_EX_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_alu' [C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_alu.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'la32r_alu' (0#1) [C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_alu.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'la32r_EX_stage' (0#1) [C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_EX_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_MEM_stage' [C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_MEM_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_MEM_stage' (0#1) [C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_MEM_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_WB_stage' [C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_WB_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_WB_stage' (0#1) [C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_WB_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_top' (0#1) [C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_top.sv:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 978.406 ; gain = 509.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 978.406 ; gain = 509.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 978.406 ; gain = 509.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 978.406 ; gain = 509.090
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_en driven by constant 1
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wen[3] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wen[2] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wen[1] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wen[0] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[31] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[30] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[29] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[28] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[27] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[26] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[25] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[24] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[23] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[22] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[21] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[20] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[19] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[18] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[17] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[16] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[15] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[14] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[13] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[12] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[11] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[10] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[9] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[8] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[7] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[6] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[5] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[4] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[3] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[2] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[1] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port inst_sram_wdata[0] driven by constant 0
WARNING: [Synth 8-3917] design la32r_top has port data_sram_en driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1186.125 ; gain = 716.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                                    | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------------------------+-----------+----------------------+--------------+
|la32r_top   | la32r_ID_stage_inst/la32r_regfile_inst/rf_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+-----------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1186.125 ; gain = 716.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-----------------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                                    | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------------------------+-----------+----------------------+--------------+
|la32r_top   | la32r_ID_stage_inst/la32r_regfile_inst/rf_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+-----------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1186.125 ; gain = 716.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1186.125 ; gain = 716.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1186.125 ; gain = 716.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1186.125 ; gain = 716.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1186.125 ; gain = 716.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1186.125 ; gain = 716.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1186.125 ; gain = 716.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    19|
|3     |LUT1     |     2|
|4     |LUT2     |   101|
|5     |LUT3     |    32|
|6     |LUT4     |    32|
|7     |LUT5     |    17|
|8     |LUT6     |    57|
|9     |RAM32M   |    10|
|10    |RAM32X1D |     4|
|11    |FDRE     |     4|
|12    |FDSE     |    28|
|13    |IBUF     |    66|
|14    |OBUF     |   211|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------+---------------+------+
|      |Instance               |Module         |Cells |
+------+-----------------------+---------------+------+
|1     |top                    |               |   584|
|2     |  la32r_EX_stage_inst  |la32r_EX_stage |    77|
|3     |    la32r_alu_inst     |la32r_alu      |    77|
|4     |  la32r_ID_stage_inst  |la32r_ID_stage |   178|
|5     |    la32r_regfile_inst |la32r_regfile  |   174|
|6     |  la32r_IF_stage_inst  |la32r_IF_stage |    50|
+------+-----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1186.125 ; gain = 716.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1186.125 ; gain = 716.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1186.125 ; gain = 716.809
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1197.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1293.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: b129f526
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1293.270 ; gain = 848.828
INFO: [Common 17-1381] The checkpoint 'C:/Users/15049/Desktop/CPU_learning/la32r_cpu/la32r_cpu.runs/synth_1/la32r_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file la32r_top_utilization_synth.rpt -pb la32r_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 16 00:33:01 2024...
