// Seed: 2378506997
module module_0;
endmodule
module module_1 #(
    parameter id_3 = 32'd64
) (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = -1;
  wire _id_3;
  ;
  wire [1  >  id_3 : 1] id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input logic [7:0] id_3;
  output wire id_2;
  input logic [7:0] id_1;
  assign id_4 = id_4;
  assign id_4 = id_3[-1'b0];
  module_0 modCall_1 ();
endmodule
