// Seed: 3608088380
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output tri id_2,
    input supply0 id_3,
    output wand id_4,
    input tri0 id_5
    , id_9,
    output uwire id_6,
    output tri1 id_7
);
  assign id_4 = (1);
endmodule
module module_1 (
    inout  uwire id_0,
    output tri   id_1,
    input  wor   id_2,
    input  tri0  id_3,
    output tri   id_4
    , id_8,
    output tri0  id_5,
    input  wand  id_6
);
  id_9 :
  assert property (@(posedge -1) id_6)
  else $signed(51);
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_0,
      id_5,
      id_3,
      id_5,
      id_1
  );
  assign modCall_1.id_4 = 0;
  assign id_9 = 1'b0;
  assign id_1 = ~id_6;
endmodule
