// Seed: 1019648008
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1
);
  reg id_3, id_4, id_5;
  tri0 id_6;
  always_ff @(posedge 1'b0 - 1) begin : LABEL_0
    #1 assume (id_6) id_5 <= 1 - 1;
    id_3 = id_4;
    id_4 <= 1;
  end
  wire id_7;
  assign id_3 = 1'b0;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7
  );
  tri1 id_8;
  integer id_9, id_10;
endmodule
