mkdir -p obj/syn
rm -rf obj/syn/syn_timing.rpt
cd obj/syn ; vivado -mode batch -source ../../src/syn/syn.tcl

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Jun  9 16:11:19 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source ../../src/syn/syn.tcl
# create_project project_1 -part xc7a100tcsg324-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1468.695 ; gain = 0.027 ; free physical = 19669 ; free virtual = 34991
# add_files -scan_for_includes {
# ../../src/rtl/zap_ones_counter.sv \
# ../../src/rtl/zap_predecode_uop_sequencer.sv \
# ../../src/rtl/zap_wb_merger.sv \
# ../../src/rtl/zap_shifter_shift.sv \
# ../../src/rtl/zap_cache_fsm.sv \
# ../../src/rtl/zap_alu_main.sv \
# ../../src/rtl/zap_sync_fifo.sv \
# ../../src/rtl/zap_register_file.sv \
# ../../src/rtl/zap_core.sv \
# ../../src/rtl/zap_dual_rank_synchronizer.sv \
# ../../src/rtl/zap_mode16_decoder_main.sv \
# ../../src/rtl/zap_shifter_multiply.sv \
# ../../src/rtl/zap_decode.sv \
# ../../src/rtl/zap_decode_main.sv \
# ../../src/rtl/zap_ram_simple.sv \
# ../../src/rtl/zap_tlb.sv \
# ../../src/rtl/zap_tlb_fsm.sv \
# ../../src/rtl/zap_mem_inv_block.sv \
# ../../src/rtl/zap_predecode_coproc.sv \
# ../../src/rtl/zap_writeback.sv \
# ../../src/rtl/zap_fetch_main.sv \
# ../../src/rtl/zap_postalu_main.sv \
# ../../src/rtl/zap_decompile.sv \
# ../../src/rtl/zap_fifo.sv \
# ../../src/rtl/zap_predecode_main.sv \
# ../../src/rtl/zap_tlb_check.sv \
# ../../src/rtl/zap_shifter_main.sv \
# ../../src/rtl/zap_top.sv \
# ../../src/rtl/zap_cache.sv \
# ../../src/rtl/zap_cp15_cb.sv \
# ../../src/rtl/zap_memory_main.sv \
# ../../src/rtl/zap_ram_simple_nopipe.sv \
# ../../src/rtl/zap_mode16_decoder.sv \
# ../../src/rtl/zap_issue_main.sv \
# ../../src/rtl/zap_cache_tag_ram.sv \
# ../../src/rtl/zap_dcache_fsm.sv \
# ../../src/rtl/zap_dcache.sv \
# ../../src/rtl/zap_btb.sv \
# ../../src/rtl/zap_ram_simple_ben.sv\
# ../../src/ips/uart16550/rtl/verilog/uart.v\
# ../../src/ips/timer/timer.v\
# ../../src/ips/vic/vic.v\
# ../../src/ips/uart_tx_dumper/uart_tx_dumper.v\
# ../../src/ips/ethmac/rtl/verilog/eth_clockgen.v \
# ../../src/ips/ethmac/rtl/verilog/eth_cop.v \
# ../../src/ips/ethmac/rtl/verilog/eth_crc.v \
# ../../src/ips/ethmac/rtl/verilog/eth_fifo.v \
# ../../src/ips/ethmac/rtl/verilog/eth_maccontrol.v \
# ../../src/ips/ethmac/rtl/verilog/ethmac_defines.v \
# ../../src/ips/ethmac/rtl/verilog/eth_macstatus.v \
# ../../src/ips/ethmac/rtl/verilog/eth_miim.v \
# ../../src/ips/ethmac/rtl/verilog/eth_outputcontrol.v \
# ../../src/ips/ethmac/rtl/verilog/eth_random.v \
# ../../src/ips/ethmac/rtl/verilog/eth_receivecontrol.v \
# ../../src/ips/ethmac/rtl/verilog/eth_registers.v \
# ../../src/ips/ethmac/rtl/verilog/eth_register.v \
# ../../src/ips/ethmac/rtl/verilog/eth_rxaddrcheck.v \
# ../../src/ips/ethmac/rtl/verilog/eth_rxcounters.v \
# ../../src/ips/ethmac/rtl/verilog/eth_rxethmac.v \
# ../../src/ips/ethmac/rtl/verilog/eth_rxstatem.v \
# ../../src/ips/ethmac/rtl/verilog/eth_shiftreg.v \
# ../../src/ips/ethmac/rtl/verilog/eth_spram_256x32.v \
# ../../src/ips/ethmac/rtl/verilog/eth_transmitcontrol.v \
# ../../src/ips/ethmac/rtl/verilog/eth_txcounters.v \
# ../../src/ips/ethmac/rtl/verilog/eth_txethmac.v \
# ../../src/ips/ethmac/rtl/verilog/eth_txstatem.v \
# ../../src/ips/ethmac/rtl/verilog/eth_wishbone.v \
# ../../src/ips/ethmac/rtl/verilog/xilinx_dist_ram_16x32.v \
# ../../src/ips/ethmac/rtl/verilog/eth_top.v \
# ../../src/testbench/zap_soc.v\
# }
INFO: [filemgmt 56-200] Setting project included file '/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/ethmac_defines.v' to type 'Verilog Header'.
# update_compile_order \
# -fileset sources_1
# add_files -fileset constrs_1 -norecurse ../../src/syn/syn.xdc
# synth_design \
# -top zap_soc \
# -part xc7a100tcsg324-1 \
# -gated_clock_conversion auto \
# -directive PerformanceOptimized \
# -retiming \
# -keep_equivalent_registers \
# -resource_sharing off \
# -no_lc \
# -shreg_min_size 5 \
# -mode out_of_context
WARNING: [Common 17-576] 'retiming' is deprecated. Please use -global_retiming option
Command: synth_design -top zap_soc -part xc7a100tcsg324-1 -gated_clock_conversion auto -directive PerformanceOptimized -retiming -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 165575
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2003.973 ; gain = 429.738 ; free physical = 18779 ; free virtual = 34106
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_alu_main' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_btb' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_cache' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_cache_fsm' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_cache_tag_ram' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_core' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_cp15_cb' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_dcache' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_dcache_fsm' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_decode' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_decode_main' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_issue_main' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_memory_main' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_predecode_coproc' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_predecode_main' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_shifter_main' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_shifter_multiply' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_shifter_shift' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_tlb' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_tlb_check' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_tlb_fsm' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_top' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_wb_merger' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
WARNING: [Synth 8-11065] parameter 'TERMINAL_EXCEPTION' becomes localparam in 'zap_writeback' with formal parameter declaration list [/home/vedulas/solar_femtoTX/src/rtl/zap_localparams.svh:63]
INFO: [Synth 8-11241] undeclared symbol 'rf_overrun', assumed default net type 'wire' [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:1359]
INFO: [Synth 8-11241] undeclared symbol 'rf_push_pulse', assumed default net type 'wire' [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:1359]
INFO: [Synth 8-6157] synthesizing module 'zap_soc' [/home/vedulas/solar_femtoTX/src/testbench/zap_soc.v:14]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:2667]
INFO: [Synth 8-6157] synthesizing module 'uart_wb' [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:3352]
INFO: [Synth 8-6155] done synthesizing module 'uart_wb' (0#1) [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:3352]
INFO: [Synth 8-6157] synthesizing module 'uart_regs' [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:1190]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:3018]
INFO: [Synth 8-6157] synthesizing module 'uart_tfifo' [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:2431]
INFO: [Synth 8-6157] synthesizing module 'raminfr' [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:333]
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'raminfr' (0#1) [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:333]
INFO: [Synth 8-6155] done synthesizing module 'uart_tfifo' (0#1) [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:2431]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (0#1) [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:3018]
INFO: [Synth 8-6157] synthesizing module 'uart_sync_flops' [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:2239]
	Parameter width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'uart_sync_flops' (0#1) [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:2239]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:678]
INFO: [Synth 8-6157] synthesizing module 'uart_rfifo' [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:1998]
	Parameter fifo_width bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rfifo' (0#1) [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:1998]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (0#1) [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:678]
INFO: [Synth 8-6155] done synthesizing module 'uart_regs' (0#1) [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:1190]
INFO: [Synth 8-6157] synthesizing module 'uart_debug_if' [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:446]
INFO: [Synth 8-6155] done synthesizing module 'uart_debug_if' (0#1) [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:446]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (0#1) [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:2667]
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/vedulas/solar_femtoTX/src/ips/timer/timer.v:4]
WARNING: [Synth 8-11581] system task call 'finish' not supported [/home/vedulas/solar_femtoTX/src/ips/timer/timer.v:145]
WARNING: [Synth 8-11581] system task call 'finish' not supported [/home/vedulas/solar_femtoTX/src/ips/timer/timer.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vedulas/solar_femtoTX/src/ips/timer/timer.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vedulas/solar_femtoTX/src/ips/timer/timer.v:195]
INFO: [Synth 8-6155] done synthesizing module 'timer' (0#1) [/home/vedulas/solar_femtoTX/src/ips/timer/timer.v:4]
INFO: [Synth 8-6157] synthesizing module 'zap_top' [/home/vedulas/solar_femtoTX/src/rtl/zap_top.sv:26]
	Parameter CP15_L4_DEFAULT bound to: 1'b1 
	Parameter ONLY_CORE bound to: 0 - type: integer 
	Parameter BE_32_ENABLE bound to: 0 - type: integer 
	Parameter BP_ENTRIES bound to: 1024 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter DATA_SECTION_TLB_ENTRIES bound to: 4 - type: integer 
	Parameter DATA_LPAGE_TLB_ENTRIES bound to: 8 - type: integer 
	Parameter DATA_SPAGE_TLB_ENTRIES bound to: 16 - type: integer 
	Parameter DATA_FPAGE_TLB_ENTRIES bound to: 32 - type: integer 
	Parameter DATA_CACHE_SIZE bound to: 1024 - type: integer 
	Parameter CODE_SECTION_TLB_ENTRIES bound to: 4 - type: integer 
	Parameter CODE_LPAGE_TLB_ENTRIES bound to: 8 - type: integer 
	Parameter CODE_SPAGE_TLB_ENTRIES bound to: 16 - type: integer 
	Parameter CODE_FPAGE_TLB_ENTRIES bound to: 32 - type: integer 
	Parameter CODE_CACHE_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'zap_wb_merger' [/home/vedulas/solar_femtoTX/src/rtl/zap_wb_merger.sv:25]
	Parameter ONLY_CORE bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_wb_merger.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'zap_wb_merger' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_wb_merger.sv:25]
INFO: [Synth 8-6157] synthesizing module 'zap_dcache' [/home/vedulas/solar_femtoTX/src/rtl/zap_dcache.sv:24]
	Parameter CACHE_SIZE bound to: 1024 - type: integer 
	Parameter SPAGE_TLB_ENTRIES bound to: 16 - type: integer 
	Parameter LPAGE_TLB_ENTRIES bound to: 8 - type: integer 
	Parameter SECTION_TLB_ENTRIES bound to: 4 - type: integer 
	Parameter FPAGE_TLB_ENTRIES bound to: 32 - type: integer 
	Parameter CACHE_LINE bound to: 64 - type: integer 
	Parameter BE_32_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'zap_dcache_fsm' [/home/vedulas/solar_femtoTX/src/rtl/zap_dcache_fsm.sv:26]
	Parameter CACHE_SIZE bound to: 1024 - type: integer 
	Parameter CACHE_LINE bound to: 64 - type: integer 
	Parameter BE_32_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'zap_dcache_fsm' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_dcache_fsm.sv:26]
INFO: [Synth 8-6157] synthesizing module 'zap_cache_tag_ram' [/home/vedulas/solar_femtoTX/src/rtl/zap_cache_tag_ram.sv:29]
	Parameter CACHE_SIZE bound to: 1024 - type: integer 
	Parameter CACHE_LINE bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'zap_ram_simple_ben' [/home/vedulas/solar_femtoTX/src/rtl/zap_ram_simple_ben.sv:35]
	Parameter WIDTH bound to: 32'b00000000000000000000001000000000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'zap_ram_simple_ben' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_ram_simple_ben.sv:35]
INFO: [Synth 8-6157] synthesizing module 'zap_ram_simple' [/home/vedulas/solar_femtoTX/src/rtl/zap_ram_simple.sv:27]
	Parameter WIDTH bound to: 32'b00000000000000000000000000110000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'zap_ram_simple' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_ram_simple.sv:27]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/vedulas/solar_femtoTX/src/rtl/zap_cache_tag_ram.sv:505]
INFO: [Synth 8-6155] done synthesizing module 'zap_cache_tag_ram' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_cache_tag_ram.sv:29]
INFO: [Synth 8-6157] synthesizing module 'zap_tlb' [/home/vedulas/solar_femtoTX/src/rtl/zap_tlb.sv:24]
	Parameter LPAGE_TLB_ENTRIES bound to: 8 - type: integer 
	Parameter SPAGE_TLB_ENTRIES bound to: 16 - type: integer 
	Parameter SECTION_TLB_ENTRIES bound to: 4 - type: integer 
	Parameter FPAGE_TLB_ENTRIES bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'zap_mem_inv_block' [/home/vedulas/solar_femtoTX/src/rtl/zap_mem_inv_block.sv:25]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000101010 
INFO: [Synth 8-6157] synthesizing module 'zap_ram_simple__parameterized0' [/home/vedulas/solar_femtoTX/src/rtl/zap_ram_simple.sv:27]
	Parameter WIDTH bound to: 32'b00000000000000000000000000101010 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'zap_ram_simple__parameterized0' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_ram_simple.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'zap_mem_inv_block' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_mem_inv_block.sv:25]
INFO: [Synth 8-6157] synthesizing module 'zap_mem_inv_block__parameterized0' [/home/vedulas/solar_femtoTX/src/rtl/zap_mem_inv_block.sv:25]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000101101 
INFO: [Synth 8-6157] synthesizing module 'zap_ram_simple__parameterized1' [/home/vedulas/solar_femtoTX/src/rtl/zap_ram_simple.sv:27]
	Parameter WIDTH bound to: 32'b00000000000000000000000000101101 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'zap_ram_simple__parameterized1' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_ram_simple.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'zap_mem_inv_block__parameterized0' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_mem_inv_block.sv:25]
INFO: [Synth 8-6157] synthesizing module 'zap_mem_inv_block__parameterized1' [/home/vedulas/solar_femtoTX/src/rtl/zap_mem_inv_block.sv:25]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000110100 
INFO: [Synth 8-6157] synthesizing module 'zap_ram_simple__parameterized2' [/home/vedulas/solar_femtoTX/src/rtl/zap_ram_simple.sv:27]
	Parameter WIDTH bound to: 32'b00000000000000000000000000110100 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'zap_ram_simple__parameterized2' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_ram_simple.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'zap_mem_inv_block__parameterized1' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_mem_inv_block.sv:25]
INFO: [Synth 8-6157] synthesizing module 'zap_mem_inv_block__parameterized2' [/home/vedulas/solar_femtoTX/src/rtl/zap_mem_inv_block.sv:25]
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000110001 
INFO: [Synth 8-6157] synthesizing module 'zap_ram_simple__parameterized3' [/home/vedulas/solar_femtoTX/src/rtl/zap_ram_simple.sv:27]
	Parameter WIDTH bound to: 32'b00000000000000000000000000110001 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'zap_ram_simple__parameterized3' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_ram_simple.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'zap_mem_inv_block__parameterized2' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_mem_inv_block.sv:25]
INFO: [Synth 8-6157] synthesizing module 'zap_tlb_check' [/home/vedulas/solar_femtoTX/src/rtl/zap_tlb_check.sv:24]
	Parameter LPAGE_TLB_ENTRIES bound to: 8 - type: integer 
	Parameter SPAGE_TLB_ENTRIES bound to: 16 - type: integer 
	Parameter SECTION_TLB_ENTRIES bound to: 4 - type: integer 
	Parameter FPAGE_TLB_ENTRIES bound to: 32 - type: integer 
	Parameter CPSR_MODE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'zap_tlb_check' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_tlb_check.sv:24]
INFO: [Synth 8-6157] synthesizing module 'zap_tlb_fsm' [/home/vedulas/solar_femtoTX/src/rtl/zap_tlb_fsm.sv:24]
	Parameter LPAGE_TLB_ENTRIES bound to: 8 - type: integer 
	Parameter SPAGE_TLB_ENTRIES bound to: 16 - type: integer 
	Parameter SECTION_TLB_ENTRIES bound to: 4 - type: integer 
	Parameter FPAGE_TLB_ENTRIES bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'zap_tlb_fsm' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_tlb_fsm.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'zap_tlb' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_tlb.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'zap_dcache' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_dcache.sv:24]
INFO: [Synth 8-6157] synthesizing module 'zap_cache' [/home/vedulas/solar_femtoTX/src/rtl/zap_cache.sv:23]
	Parameter CACHE_SIZE bound to: 1024 - type: integer 
	Parameter SPAGE_TLB_ENTRIES bound to: 16 - type: integer 
	Parameter LPAGE_TLB_ENTRIES bound to: 8 - type: integer 
	Parameter SECTION_TLB_ENTRIES bound to: 4 - type: integer 
	Parameter FPAGE_TLB_ENTRIES bound to: 32 - type: integer 
	Parameter CACHE_LINE bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'zap_cache_fsm' [/home/vedulas/solar_femtoTX/src/rtl/zap_cache_fsm.sv:26]
	Parameter CACHE_SIZE bound to: 1024 - type: integer 
	Parameter CACHE_LINE bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'zap_cache_fsm' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_cache_fsm.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'zap_cache' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_cache.sv:23]
INFO: [Synth 8-6157] synthesizing module 'zap_dual_rank_synchronizer' [/home/vedulas/solar_femtoTX/src/rtl/zap_dual_rank_synchronizer.sv:23]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'zap_dual_rank_synchronizer' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_dual_rank_synchronizer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'zap_core' [/home/vedulas/solar_femtoTX/src/rtl/zap_core.sv:23]
	Parameter CP15_L4_DEFAULT bound to: 1'b1 
	Parameter DATA_CACHE_SIZE bound to: 1024 - type: integer 
	Parameter CODE_CACHE_SIZE bound to: 1024 - type: integer 
	Parameter DATA_CACHE_LINE bound to: 64 - type: integer 
	Parameter CODE_CACHE_LINE bound to: 64 - type: integer 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter CPSR_INIT bound to: 32'b00000000000000000000000011010011 
	Parameter BE_32_ENABLE bound to: 0 - type: integer 
	Parameter BP_ENTRIES bound to: 1024 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter RAS_DEPTH bound to: 4 - type: integer 
	Parameter CPSR_MODE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'zap_fetch_main' [/home/vedulas/solar_femtoTX/src/rtl/zap_fetch_main.sv:25]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/vedulas/solar_femtoTX/src/rtl/zap_fetch_main.sv:174]
INFO: [Synth 8-6157] synthesizing module 'zap_decompile' [/home/vedulas/solar_femtoTX/src/rtl/zap_decompile.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'zap_decompile' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_decompile.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'zap_fetch_main' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_fetch_main.sv:25]
INFO: [Synth 8-6157] synthesizing module 'zap_fifo' [/home/vedulas/solar_femtoTX/src/rtl/zap_fifo.sv:23]
	Parameter WDT bound to: 32'b00000000000000000000000001100100 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'zap_sync_fifo' [/home/vedulas/solar_femtoTX/src/rtl/zap_sync_fifo.sv:22]
	Parameter WIDTH bound to: 32'b00000000000000000000000001100100 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'zap_sync_fifo' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_sync_fifo.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'zap_fifo' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_fifo.sv:23]
INFO: [Synth 8-6157] synthesizing module 'zap_mode16_decoder_main' [/home/vedulas/solar_femtoTX/src/rtl/zap_mode16_decoder_main.sv:26]
INFO: [Synth 8-6157] synthesizing module 'zap_mode16_decoder' [/home/vedulas/solar_femtoTX/src/rtl/zap_mode16_decoder.sv:24]
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_mode16_decoder.sv:114]
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_mode16_decoder.sv:205]
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_mode16_decoder.sv:271]
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_mode16_decoder.sv:311]
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_mode16_decoder.sv:450]
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_mode16_decoder.sv:461]
INFO: [Synth 8-6155] done synthesizing module 'zap_mode16_decoder' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_mode16_decoder.sv:24]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/vedulas/solar_femtoTX/src/rtl/zap_mode16_decoder_main.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'zap_mode16_decoder_main' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_mode16_decoder_main.sv:26]
INFO: [Synth 8-6157] synthesizing module 'zap_predecode_main' [/home/vedulas/solar_femtoTX/src/rtl/zap_predecode_main.sv:23]
	Parameter PHY_REGS bound to: 32'b00000000000000000000000000101000 
	Parameter RAS_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'zap_predecode_coproc' [/home/vedulas/solar_femtoTX/src/rtl/zap_predecode_coproc.sv:25]
	Parameter PHY_REGS bound to: 32'b00000000000000000000000000101000 
INFO: [Synth 8-6155] done synthesizing module 'zap_predecode_coproc' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_predecode_coproc.sv:25]
INFO: [Synth 8-6157] synthesizing module 'zap_predecode_uop_sequencer' [/home/vedulas/solar_femtoTX/src/rtl/zap_predecode_uop_sequencer.sv:33]
INFO: [Synth 8-6157] synthesizing module 'zap_ones_counter' [/home/vedulas/solar_femtoTX/src/rtl/zap_ones_counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'zap_ones_counter' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_ones_counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'zap_predecode_uop_sequencer' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_predecode_uop_sequencer.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'zap_predecode_main' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_predecode_main.sv:23]
INFO: [Synth 8-6157] synthesizing module 'zap_decode_main' [/home/vedulas/solar_femtoTX/src/rtl/zap_decode_main.sv:23]
	Parameter ARCH_REGS bound to: 32'b00000000000000000000000000100000 
	Parameter ALU_OPS bound to: 32'b00000000000000000000000001000000 
	Parameter SHIFT_OPS bound to: 32'b00000000000000000000000000001000 
	Parameter PHY_REGS bound to: 32'b00000000000000000000000000101000 
	Parameter CPSR_MODE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'zap_decode' [/home/vedulas/solar_femtoTX/src/rtl/zap_decode.sv:32]
	Parameter ARCH_REGS bound to: 32'b00000000000000000000000000100000 
	Parameter ALU_OPS bound to: 32'b00000000000000000000000001000000 
	Parameter SHIFT_OPS bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_decode.sv:277]
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_decode.sv:310]
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_decode.sv:343]
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_decode.sv:376]
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_decode.sv:692]
INFO: [Synth 8-6155] done synthesizing module 'zap_decode' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_decode.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'zap_decode_main' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_decode_main.sv:23]
INFO: [Synth 8-6157] synthesizing module 'zap_issue_main' [/home/vedulas/solar_femtoTX/src/rtl/zap_issue_main.sv:28]
	Parameter PHY_REGS bound to: 32'b00000000000000000000000000101000 
	Parameter ALU_OPS bound to: 32'b00000000000000000000000001000000 
	Parameter SHIFT_OPS bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'zap_issue_main' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_issue_main.sv:28]
INFO: [Synth 8-6157] synthesizing module 'zap_shifter_main' [/home/vedulas/solar_femtoTX/src/rtl/zap_shifter_main.sv:27]
	Parameter PHY_REGS bound to: 32'b00000000000000000000000000101000 
	Parameter ALU_OPS bound to: 32'b00000000000000000000000001000000 
	Parameter SHIFT_OPS bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'zap_shifter_multiply' [/home/vedulas/solar_femtoTX/src/rtl/zap_shifter_multiply.sv:23]
	Parameter PHY_REGS bound to: 32'b00000000000000000000000000101000 
	Parameter ALU_OPS bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'zap_shifter_multiply' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_shifter_multiply.sv:23]
INFO: [Synth 8-6157] synthesizing module 'zap_shifter_shift' [/home/vedulas/solar_femtoTX/src/rtl/zap_shifter_shift.sv:22]
	Parameter SHIFT_OPS bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_shifter_shift.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'zap_shifter_shift' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_shifter_shift.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'zap_shifter_main' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_shifter_main.sv:27]
INFO: [Synth 8-6157] synthesizing module 'zap_alu_main' [/home/vedulas/solar_femtoTX/src/rtl/zap_alu_main.sv:25]
	Parameter PHY_REGS bound to: 32'b00000000000000000000000000101000 
	Parameter ALU_OPS bound to: 32'b00000000000000000000000001000000 
	Parameter CPSR_INIT bound to: 32'b00000000000000000000000011010011 
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_alu_main.sv:1237]
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_alu_main.sv:1247]
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_functions.svh:61]
INFO: [Synth 8-6155] done synthesizing module 'zap_alu_main' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_alu_main.sv:25]
INFO: [Synth 8-6157] synthesizing module 'zap_postalu_main' [/home/vedulas/solar_femtoTX/src/rtl/zap_postalu_main.sv:23]
	Parameter PHY_REGS bound to: 32'b00000000000000000000000000101000 
	Parameter FLAG_WDT bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'zap_postalu_main' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_postalu_main.sv:23]
INFO: [Synth 8-6157] synthesizing module 'zap_memory_main' [/home/vedulas/solar_femtoTX/src/rtl/zap_memory_main.sv:25]
	Parameter PHY_REGS bound to: 32'b00000000000000000000000000101000 
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_memory_main.sv:197]
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_memory_main.sv:286]
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_memory_main.sv:298]
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_memory_main.sv:309]
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_memory_main.sv:324]
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_memory_main.sv:340]
INFO: [Synth 8-6155] done synthesizing module 'zap_memory_main' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_memory_main.sv:25]
INFO: [Synth 8-6157] synthesizing module 'zap_writeback' [/home/vedulas/solar_femtoTX/src/rtl/zap_writeback.sv:20]
	Parameter BP_ENTRIES bound to: 1024 - type: integer 
	Parameter FLAG_WDT bound to: 32'b00000000000000000000000000100000 
	Parameter PHY_REGS bound to: 32'b00000000000000000000000000101000 
	Parameter CPSR_INIT bound to: 32'b00000000000000000000000011010011 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'zap_register_file' [/home/vedulas/solar_femtoTX/src/rtl/zap_register_file.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'zap_register_file' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_register_file.sv:24]
INFO: [Synth 8-6157] synthesizing module 'zap_btb' [/home/vedulas/solar_femtoTX/src/rtl/zap_btb.sv:22]
	Parameter BP_ENTRIES bound to: 1024 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_btb.sv:231]
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_btb.sv:241]
INFO: [Synth 8-6157] synthesizing module 'zap_ram_simple_nopipe' [/home/vedulas/solar_femtoTX/src/rtl/zap_ram_simple_nopipe.sv:26]
	Parameter WIDTH bound to: 32'b00000000000000000000000000110111 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'zap_ram_simple_nopipe' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_ram_simple_nopipe.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'zap_btb' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_btb.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'zap_writeback' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_writeback.sv:20]
INFO: [Synth 8-6157] synthesizing module 'zap_cp15_cb' [/home/vedulas/solar_femtoTX/src/rtl/zap_cp15_cb.sv:26]
	Parameter CP15_L4_DEFAULT bound to: 1'b1 
	Parameter BE_32_ENABLE bound to: 0 - type: integer 
	Parameter PHY_REGS bound to: 32'b00000000000000000000000000101000 
	Parameter CODE_CACHE_LINE bound to: 64 - type: integer 
	Parameter DATA_CACHE_LINE bound to: 64 - type: integer 
	Parameter CODE_CACHE_SIZE bound to: 1024 - type: integer 
	Parameter DATA_CACHE_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/rtl/zap_functions.svh:61]
INFO: [Synth 8-6155] done synthesizing module 'zap_cp15_cb' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_cp15_cb.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'zap_core' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_core.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'zap_top' (0#1) [/home/vedulas/solar_femtoTX/src/rtl/zap_top.sv:26]
INFO: [Synth 8-6157] synthesizing module 'eth_top' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_top.v:245]
INFO: [Synth 8-251]           ********************************************* [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_top.v:397]
INFO: [Synth 8-251]           ============================================= [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_top.v:398]
INFO: [Synth 8-251]           eth_top.v will be removed shortly. [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_top.v:399]
INFO: [Synth 8-251]           Please use ethmac.v as top level file instead [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_top.v:400]
INFO: [Synth 8-251]           ============================================= [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_top.v:401]
INFO: [Synth 8-251]           ********************************************* [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_top.v:402]
INFO: [Synth 8-6157] synthesizing module 'eth_miim' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_miim.v:86]
INFO: [Synth 8-6157] synthesizing module 'eth_clockgen' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_clockgen.v:71]
INFO: [Synth 8-6155] done synthesizing module 'eth_clockgen' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_clockgen.v:71]
INFO: [Synth 8-6157] synthesizing module 'eth_shiftreg' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_shiftreg.v:78]
INFO: [Synth 8-6155] done synthesizing module 'eth_shiftreg' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_shiftreg.v:78]
INFO: [Synth 8-6157] synthesizing module 'eth_outputcontrol' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_outputcontrol.v:71]
INFO: [Synth 8-6155] done synthesizing module 'eth_outputcontrol' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_outputcontrol.v:71]
INFO: [Synth 8-6155] done synthesizing module 'eth_miim' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_miim.v:86]
INFO: [Synth 8-6157] synthesizing module 'eth_registers' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_registers.v:169]
INFO: [Synth 8-6157] synthesizing module 'eth_register' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'eth_register' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
INFO: [Synth 8-6157] synthesizing module 'eth_register__parameterized0' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 8'b10100000 
INFO: [Synth 8-6155] done synthesizing module 'eth_register__parameterized0' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
INFO: [Synth 8-6157] synthesizing module 'eth_register__parameterized1' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter RESET_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'eth_register__parameterized1' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
INFO: [Synth 8-6157] synthesizing module 'eth_register__parameterized2' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 7'b0000000 
INFO: [Synth 8-6155] done synthesizing module 'eth_register__parameterized2' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
INFO: [Synth 8-6157] synthesizing module 'eth_register__parameterized3' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 7'b0010010 
INFO: [Synth 8-6155] done synthesizing module 'eth_register__parameterized3' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
INFO: [Synth 8-6157] synthesizing module 'eth_register__parameterized4' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 7'b0001100 
INFO: [Synth 8-6155] done synthesizing module 'eth_register__parameterized4' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
INFO: [Synth 8-6157] synthesizing module 'eth_register__parameterized5' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 8'b00000110 
INFO: [Synth 8-6155] done synthesizing module 'eth_register__parameterized5' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
INFO: [Synth 8-6157] synthesizing module 'eth_register__parameterized6' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 8'b01000000 
INFO: [Synth 8-6155] done synthesizing module 'eth_register__parameterized6' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
INFO: [Synth 8-6157] synthesizing module 'eth_register__parameterized7' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 6'b111111 
INFO: [Synth 8-6155] done synthesizing module 'eth_register__parameterized7' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
INFO: [Synth 8-6157] synthesizing module 'eth_register__parameterized8' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'eth_register__parameterized8' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
INFO: [Synth 8-6157] synthesizing module 'eth_register__parameterized9' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter RESET_VALUE bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'eth_register__parameterized9' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
INFO: [Synth 8-6157] synthesizing module 'eth_register__parameterized10' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 8'b01100100 
INFO: [Synth 8-6155] done synthesizing module 'eth_register__parameterized10' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
INFO: [Synth 8-6157] synthesizing module 'eth_register__parameterized11' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eth_register__parameterized11' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
INFO: [Synth 8-6157] synthesizing module 'eth_register__parameterized12' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'eth_register__parameterized12' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
INFO: [Synth 8-6157] synthesizing module 'eth_register__parameterized13' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter RESET_VALUE bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'eth_register__parameterized13' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_register.v:77]
WARNING: [Synth 8-567] referenced signal 'dbg_dat' should be on the sensitivity list [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_registers.v:847]
INFO: [Synth 8-6155] done synthesizing module 'eth_registers' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_registers.v:169]
INFO: [Synth 8-6157] synthesizing module 'eth_maccontrol' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_maccontrol.v:88]
INFO: [Synth 8-6157] synthesizing module 'eth_receivecontrol' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_receivecontrol.v:80]
INFO: [Synth 8-6155] done synthesizing module 'eth_receivecontrol' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_receivecontrol.v:80]
INFO: [Synth 8-6157] synthesizing module 'eth_transmitcontrol' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_transmitcontrol.v:85]
INFO: [Synth 8-6155] done synthesizing module 'eth_transmitcontrol' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_transmitcontrol.v:85]
INFO: [Synth 8-6155] done synthesizing module 'eth_maccontrol' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_maccontrol.v:88]
INFO: [Synth 8-6157] synthesizing module 'eth_txethmac' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_txethmac.v:97]
INFO: [Synth 8-6157] synthesizing module 'eth_txcounters' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_txcounters.v:88]
INFO: [Synth 8-6155] done synthesizing module 'eth_txcounters' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_txcounters.v:88]
INFO: [Synth 8-6157] synthesizing module 'eth_txstatem' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_txstatem.v:90]
INFO: [Synth 8-6155] done synthesizing module 'eth_txstatem' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_txstatem.v:90]
INFO: [Synth 8-6157] synthesizing module 'eth_crc' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_crc.v:79]
INFO: [Synth 8-6155] done synthesizing module 'eth_crc' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_crc.v:79]
INFO: [Synth 8-6157] synthesizing module 'eth_random' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_random.v:82]
INFO: [Synth 8-6155] done synthesizing module 'eth_random' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_random.v:82]
INFO: [Synth 8-6155] done synthesizing module 'eth_txethmac' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_txethmac.v:97]
INFO: [Synth 8-6157] synthesizing module 'eth_rxethmac' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_rxethmac.v:116]
INFO: [Synth 8-6157] synthesizing module 'eth_rxstatem' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_rxstatem.v:88]
INFO: [Synth 8-6155] done synthesizing module 'eth_rxstatem' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_rxstatem.v:88]
INFO: [Synth 8-6157] synthesizing module 'eth_rxcounters' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_rxcounters.v:85]
INFO: [Synth 8-6155] done synthesizing module 'eth_rxcounters' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_rxcounters.v:85]
INFO: [Synth 8-6157] synthesizing module 'eth_rxaddrcheck' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_rxaddrcheck.v:75]
INFO: [Synth 8-6155] done synthesizing module 'eth_rxaddrcheck' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_rxaddrcheck.v:75]
INFO: [Synth 8-6155] done synthesizing module 'eth_rxethmac' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_rxethmac.v:116]
INFO: [Synth 8-6157] synthesizing module 'eth_wishbone' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_wishbone.v:254]
	Parameter TX_FIFO_DATA_WIDTH bound to: 32 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter TX_FIFO_CNT_WIDTH bound to: 5 - type: integer 
	Parameter RX_FIFO_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter RX_FIFO_CNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_spram_256x32' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_spram_256x32.v:77]
INFO: [Synth 8-6155] done synthesizing module 'eth_spram_256x32' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_spram_256x32.v:77]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_wishbone.v:756]
INFO: [Synth 8-6157] synthesizing module 'eth_fifo' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_fifo.v:62]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter CNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eth_fifo' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_fifo.v:62]
INFO: [Synth 8-226] default block is never used [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_wishbone.v:1699]
INFO: [Synth 8-6155] done synthesizing module 'eth_wishbone' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_wishbone.v:254]
WARNING: [Synth 8-7071] port 'm_wb_cti_o' of module 'eth_wishbone' is unconnected for instance 'wishbone' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_top.v:1035]
WARNING: [Synth 8-7071] port 'm_wb_bte_o' of module 'eth_wishbone' is unconnected for instance 'wishbone' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_top.v:1035]
WARNING: [Synth 8-7023] instance 'wishbone' of module 'eth_wishbone' has 64 connections declared, but only 62 given [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_top.v:1035]
INFO: [Synth 8-6157] synthesizing module 'eth_macstatus' [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_macstatus.v:115]
INFO: [Synth 8-6155] done synthesizing module 'eth_macstatus' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_macstatus.v:115]
INFO: [Synth 8-6155] done synthesizing module 'eth_top' (0#1) [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_top.v:245]
WARNING: [Synth 8-689] width (32) of port connection 'wb_adr_i' does not match port width (10) of module 'eth_top' [/home/vedulas/solar_femtoTX/src/testbench/zap_soc.v:250]
WARNING: [Synth 8-689] width (1) of port connection 'mtxd_pad_o' does not match port width (4) of module 'eth_top' [/home/vedulas/solar_femtoTX/src/testbench/zap_soc.v:275]
WARNING: [Synth 8-689] width (1) of port connection 'mrxd_pad_i' does not match port width (4) of module 'eth_top' [/home/vedulas/solar_femtoTX/src/testbench/zap_soc.v:281]
INFO: [Synth 8-6157] synthesizing module 'vic' [/home/vedulas/solar_femtoTX/src/ips/vic/vic.v:10]
	Parameter SOURCES bound to: 32'b00000000000000000000000000100000 
WARNING: [Synth 8-11581] system task call 'finish' not supported [/home/vedulas/solar_femtoTX/src/ips/vic/vic.v:124]
WARNING: [Synth 8-11581] system task call 'finish' not supported [/home/vedulas/solar_femtoTX/src/ips/vic/vic.v:141]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vedulas/solar_femtoTX/src/ips/vic/vic.v:84]
INFO: [Synth 8-6155] done synthesizing module 'vic' (0#1) [/home/vedulas/solar_femtoTX/src/ips/vic/vic.v:10]
INFO: [Synth 8-6155] done synthesizing module 'zap_soc' (0#1) [/home/vedulas/solar_femtoTX/src/testbench/zap_soc.v:14]
WARNING: [Synth 8-6014] Unused sequential element rbit_in_reg was removed.  [/home/vedulas/solar_femtoTX/src/ips/uart16550/rtl/verilog/uart.v:760]
WARNING: [Synth 8-6014] Unused sequential element dummy_reg was removed.  [/home/vedulas/solar_femtoTX/src/rtl/zap_tlb_check.sv:75]
WARNING: [Synth 8-6014] Unused sequential element ResetTxCIrq_sync1_reg was removed.  [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_registers.v:999]
WARNING: [Synth 8-3848] Net wb_dbg_dat0 in module/entity eth_top does not have driver. [/home/vedulas/solar_femtoTX/src/ips/ethmac/rtl/verilog/eth_top.v:357]
WARNING: [Synth 8-3848] Net mtx_clk_pad_i in module/entity zap_soc does not have driver. [/home/vedulas/solar_femtoTX/src/testbench/zap_soc.v:46]
WARNING: [Synth 8-3848] Net mrx_clk_pad_i in module/entity zap_soc does not have driver. [/home/vedulas/solar_femtoTX/src/testbench/zap_soc.v:49]
WARNING: [Synth 8-3848] Net mrxd_pad_i in module/entity zap_soc does not have driver. [/home/vedulas/solar_femtoTX/src/testbench/zap_soc.v:49]
WARNING: [Synth 8-3848] Net mrxdv_pad_i in module/entity zap_soc does not have driver. [/home/vedulas/solar_femtoTX/src/testbench/zap_soc.v:49]
WARNING: [Synth 8-3848] Net mrxerr_pad_i in module/entity zap_soc does not have driver. [/home/vedulas/solar_femtoTX/src/testbench/zap_soc.v:49]
WARNING: [Synth 8-3848] Net mcoll_pad_i in module/entity zap_soc does not have driver. [/home/vedulas/solar_femtoTX/src/testbench/zap_soc.v:49]
WARNING: [Synth 8-3848] Net mcrs_pad_i in module/entity zap_soc does not have driver. [/home/vedulas/solar_femtoTX/src/testbench/zap_soc.v:49]
WARNING: [Synth 8-3848] Net md_pad_i in module/entity zap_soc does not have driver. [/home/vedulas/solar_femtoTX/src/testbench/zap_soc.v:52]
WARNING: [Synth 8-7129] Port RxByteCntGreat2 in module eth_macstatus is either unconnected or has no load
WARNING: [Synth 8-7129] Port TxUsedData in module eth_macstatus is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_TxBDNum[7] in module eth_wishbone is either unconnected or has no load
WARNING: [Synth 8-7129] Port ByteCntEq0 in module eth_rxstatem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ByteCntGreat2 in module eth_rxstatem is either unconnected or has no load
WARNING: [Synth 8-7129] Port NibCnt[15] in module eth_random is either unconnected or has no load
WARNING: [Synth 8-7129] Port NibCnt[14] in module eth_random is either unconnected or has no load
WARNING: [Synth 8-7129] Port NibCnt[13] in module eth_random is either unconnected or has no load
WARNING: [Synth 8-7129] Port NibCnt[12] in module eth_random is either unconnected or has no load
WARNING: [Synth 8-7129] Port NibCnt[11] in module eth_random is either unconnected or has no load
WARNING: [Synth 8-7129] Port NibCnt[10] in module eth_random is either unconnected or has no load
WARNING: [Synth 8-7129] Port NibCnt[9] in module eth_random is either unconnected or has no load
WARNING: [Synth 8-7129] Port NibCnt[8] in module eth_random is either unconnected or has no load
WARNING: [Synth 8-7129] Port NibCnt[7] in module eth_random is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[27] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[26] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[25] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[24] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[23] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[22] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[21] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[20] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[19] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[18] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[17] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[16] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[15] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[14] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[13] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[12] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[11] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[10] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[9] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[8] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[7] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[6] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpsr[5] in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_icache_clean_done in module zap_cp15_cb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_fb_branch_src_address[offset] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr[tag][20] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr[tag][19] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr[tag][18] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr[tag][17] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr[tag][16] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr[tag][15] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr[tag][14] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr[tag][13] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr[tag][12] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr[tag][11] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr[tag][10] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr[tag][9] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr[tag][8] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr[tag][7] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr[tag][6] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr[tag][5] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr[tag][4] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr[tag][3] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr[tag][2] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr[tag][1] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr[tag][0] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr[offset] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr_del[index][9] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr_del[index][8] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr_del[index][7] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr_del[index][6] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr_del[index][5] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr_del[index][4] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr_del[index][3] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr_del[index][2] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr_del[index][1] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr_del[index][0] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rd_addr_del[offset] in module zap_btb is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_decompile_valid in module zap_writeback is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uop_last in module zap_writeback is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[63] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[62] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[61] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[60] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[59] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[58] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[57] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[56] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[55] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[54] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[53] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[52] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[51] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[50] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[49] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[48] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[47] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[46] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[45] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[44] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[43] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[42] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[41] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dc_reg_idx[40] in module zap_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_baddr[13] in module zap_tlb_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_baddr[12] in module zap_tlb_fsm is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2294.480 ; gain = 720.246 ; free physical = 18583 ; free virtual = 33916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2309.324 ; gain = 735.090 ; free physical = 18583 ; free virtual = 33916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2309.324 ; gain = 735.090 ; free physical = 18583 ; free virtual = 33916
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2309.324 ; gain = 0.000 ; free physical = 18599 ; free virtual = 33931
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vedulas/solar_femtoTX/src/syn/syn.xdc]
WARNING: [Vivado 12-584] No ports matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:21]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports i_clk]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:21]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:24]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'i_wb_dat[*]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:24]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {i_wb_dat[*]}]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:24]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:25]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'i_reset'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:25]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports i_reset]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:25]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:26]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'i_wb_ack'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:26]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports i_wb_ack]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:26]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:27]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'i_wb_err'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:27]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports i_wb_err]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:27]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'i_fiq'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:30]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports i_fiq]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:30]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'i_irq'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:31]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports i_irq]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:31]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:34]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'o_wb_adr[*]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:34]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {o_wb_adr[*]}]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:34]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:35]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'o_wb_cti[*]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:35]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {o_wb_cti[*]}]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:35]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:36]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'o_wb_dat[*]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:36]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {o_wb_dat[*]}]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:36]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:37]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'o_wb_sel[*]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:37]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {o_wb_sel[*]}]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:37]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:38]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'o_wb_cyc'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:38]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports o_wb_cyc]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:38]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:39]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'o_wb_stb'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:39]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports o_wb_stb]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:39]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:40]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'o_wb_we'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:40]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports o_wb_we]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:40]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:41]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'o_wb_adr[*]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:41]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {o_wb_adr[*]}]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:41]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:42]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'o_wb_cti[*]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:42]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {o_wb_cti[*]}]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:42]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:43]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'o_wb_dat[*]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:43]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {o_wb_dat[*]}]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:43]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:44]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'o_wb_sel[*]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:44]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {o_wb_sel[*]}]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:44]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:45]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'o_wb_cyc'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:45]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports o_wb_cyc]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:45]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:46]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'o_wb_we'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:46]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports o_wb_we]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:46]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:47]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'o_wb_stb'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:47]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports o_wb_stb]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:47]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/vedulas/solar_femtoTX/src/syn/syn.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2567.043 ; gain = 0.000 ; free physical = 18470 ; free virtual = 33802
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Synth 8-802] inferred FSM for state register 'wbstate_reg' in module 'uart_wb'
INFO: [Synth 8-802] inferred FSM for state register 'tstate_reg' in module 'uart_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'uart_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'wbstate_reg' in module 'timer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'timer'
INFO: [Synth 8-802] inferred FSM for state register 'state_ff_reg' in module 'zap_cache_tag_ram'
INFO: [Synth 8-802] inferred FSM for state register 'state_ff_reg' in module 'zap_cache_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_ff_reg' in module 'zap_shifter_multiply'
INFO: [Synth 8-802] inferred FSM for state register 'wbstate_reg' in module 'vic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wbstate_reg' using encoding 'one-hot' in module 'uart_wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
              s_pop_byte |                              001 |                              101
            s_send_start |                              010 |                              001
             s_send_byte |                              011 |                              010
           s_send_parity |                              100 |                              011
             s_send_stop |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tstate_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sr_idle |                             0000 |                             0000
            sr_rec_start |                             0001 |                             0001
          sr_rec_prepare |                             0010 |                             0110
              sr_rec_bit |                             0011 |                             0010
              sr_end_bit |                             0100 |                             0111
           sr_rec_parity |                             0101 |                             0011
         sr_ca_lc_parity |                             0110 |                             1000
         sr_check_parity |                             0111 |                             0101
                sr_wait1 |                             1000 |                             1001
             sr_rec_stop |                             1001 |                             0100
                 sr_push |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WBIDLE |                            00001 | 00000000000000000000000000000000
                 WBWRITE |                            00010 | 00000000000000000000000000000010
                  WBREAD |                            00100 | 00000000000000000000000000000001
                   WBACK |                            01000 | 00000000000000000000000000000011
                  WBDONE |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wbstate_reg' using encoding 'one-hot' in module 'timer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 | 00000000000000000000000000000000
                COUNTING |                              010 | 00000000000000000000000000000001
                    DONE |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'timer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                          0000001 |                          0000001
 CACHE_CLEAN_GET_ADDRESS |                          0000010 |                          0000010
CACHE_CLEAN_WRITE_PRE_PRE_WAIT |                          0000100 |                          0000100
CACHE_CLEAN_WRITE_PRE_WAIT |                          0001000 |                          0001000
   CACHE_CLEAN_WRITE_PRE |                          0010000 |                          0010000
       CACHE_CLEAN_WRITE |                          0100000 |                          0100000
               CACHE_INV |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_ff_reg' in module 'zap_cache_tag_ram'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
              INVALIDATE |                              001 |                              101
                   CLEAN |                              010 |                              110
            CLEAN_SINGLE |                              011 |                              011
            FETCH_SINGLE |                              100 |                              100
     UNCACHEABLE_PREPARE |                              101 |                              010
             UNCACHEABLE |                              110 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_ff_reg' using encoding 'sequential' in module 'zap_cache_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                           000001 |                           000001
               POST_IDLE |                           000010 |                           000010
                      S1 |                           000100 |                           000100
                      S2 |                           001000 |                           001000
                      S4 |                           100000 |                           100000
                      S3 |                           010000 |                           010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_ff_reg' in module 'zap_shifter_multiply'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WBIDLE |                              000 | 00000000000000000000000000000000
                 WBWRITE |                              001 | 00000000000000000000000000000010
                  WBREAD |                              010 | 00000000000000000000000000000001
                   WBACK |                              011 | 00000000000000000000000000000011
                  WBDONE |                              100 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wbstate_reg' using encoding 'sequential' in module 'vic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:01 . Memory (MB): peak = 2591.055 ; gain = 1016.820 ; free physical = 13380 ; free virtual = 28718
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM mem0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem3_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 2     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 21    
	   3 Input   32 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 3     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 10    
	   2 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 18    
	  16 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 18    
	   2 Input    3 Bit       Adders := 10    
	   2 Input    2 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 66    
	   4 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
+---XORs : 
	                9 Bit    Wide XORs := 2     
	                8 Bit    Wide XORs := 2     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
+---Registers : 
	             1024 Bit    Registers := 1     
	              751 Bit    Registers := 1     
	              512 Bit    Registers := 23    
	              140 Bit    Registers := 1     
	              100 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               55 Bit    Registers := 2     
	               52 Bit    Registers := 12    
	               49 Bit    Registers := 12    
	               48 Bit    Registers := 14    
	               45 Bit    Registers := 12    
	               42 Bit    Registers := 12    
	               40 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 11    
	               32 Bit    Registers := 246   
	               30 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 20    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 60    
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 27    
	                5 Bit    Registers := 28    
	                4 Bit    Registers := 76    
	                3 Bit    Registers := 199   
	                2 Bit    Registers := 174   
	                1 Bit    Registers := 664   
+---RAMs : 
	              55K Bit	(1024 X 55 bit)          RAMs := 1     
	               8K Bit	(16 X 512 bit)          RAMs := 2     
	               2K Bit	(256 X 8 bit)          RAMs := 4     
	               1K Bit	(32 X 49 bit)          RAMs := 2     
	              832 Bit	(16 X 52 bit)          RAMs := 2     
	              768 Bit	(16 X 48 bit)          RAMs := 2     
	              400 Bit	(4 X 100 bit)          RAMs := 1     
	              360 Bit	(8 X 45 bit)          RAMs := 2     
	              168 Bit	(4 X 42 bit)          RAMs := 2     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 266   
	   6 Input  512 Bit        Muxes := 2     
	   3 Input  512 Bit        Muxes := 2     
	   7 Input  512 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 1     
	   6 Input   64 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 18    
	   3 Input   64 Bit        Muxes := 3     
	   9 Input   64 Bit        Muxes := 2     
	   7 Input   64 Bit        Muxes := 1     
	   2 Input   55 Bit        Muxes := 1     
	   4 Input   52 Bit        Muxes := 2     
	   2 Input   52 Bit        Muxes := 2     
	   4 Input   49 Bit        Muxes := 2     
	   2 Input   49 Bit        Muxes := 2     
	   4 Input   48 Bit        Muxes := 2     
	   2 Input   48 Bit        Muxes := 16    
	   8 Input   48 Bit        Muxes := 2     
	   6 Input   48 Bit        Muxes := 2     
	   3 Input   48 Bit        Muxes := 2     
	   7 Input   48 Bit        Muxes := 1     
	   4 Input   45 Bit        Muxes := 2     
	   2 Input   45 Bit        Muxes := 2     
	   4 Input   42 Bit        Muxes := 2     
	   2 Input   42 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 4     
	   2 Input   35 Bit        Muxes := 8     
	   4 Input   35 Bit        Muxes := 2     
	   2 Input   34 Bit        Muxes := 5     
	   2 Input   33 Bit        Muxes := 29    
	   4 Input   33 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 328   
	   8 Input   32 Bit        Muxes := 8     
	   9 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 16    
	   3 Input   32 Bit        Muxes := 13    
	   6 Input   32 Bit        Muxes := 7     
	   4 Input   32 Bit        Muxes := 12    
	   7 Input   32 Bit        Muxes := 6     
	  10 Input   32 Bit        Muxes := 3     
	   2 Input   30 Bit        Muxes := 4     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 3     
	   5 Input   17 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 34    
	   2 Input   12 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 4     
	  11 Input   11 Bit        Muxes := 2     
	   8 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 376   
	   4 Input    8 Bit        Muxes := 136   
	   3 Input    8 Bit        Muxes := 13    
	   5 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 1     
	  11 Input    8 Bit        Muxes := 4     
	   8 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 13    
	   6 Input    7 Bit        Muxes := 4     
	   7 Input    6 Bit        Muxes := 2     
	   3 Input    6 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 26    
	  10 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 24    
	   5 Input    6 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 31    
	   7 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 3     
	   4 Input    5 Bit        Muxes := 9     
	   6 Input    5 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 58    
	   8 Input    4 Bit        Muxes := 4     
	   6 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 5     
	   7 Input    4 Bit        Muxes := 2     
	  11 Input    4 Bit        Muxes := 6     
	   3 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 12    
	   8 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 45    
	   4 Input    3 Bit        Muxes := 12    
	   7 Input    3 Bit        Muxes := 4     
	  24 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 6     
	  11 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 27    
	  16 Input    2 Bit        Muxes := 8     
	   8 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 877   
	   8 Input    1 Bit        Muxes := 28    
	   3 Input    1 Bit        Muxes := 20    
	   9 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 31    
	   7 Input    1 Bit        Muxes := 24    
	   4 Input    1 Bit        Muxes := 61    
	  10 Input    1 Bit        Muxes := 8     
	  11 Input    1 Bit        Muxes := 22    
	   5 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zap_cache_fsm/\o_wb_adr_nxt0[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zap_cache_fsm/\o_wb_adr_nxt0[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zap_cache_fsm/\o_wb_adr_nxt0[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zap_cache_fsm/\o_wb_adr_nxt0[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zap_cache_fsm/\o_wb_adr_nxt0[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zap_cache_fsm/\o_wb_adr_nxt0[-1111111106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zap_cache_fsm/\o_wb_adr_nxt0[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zap_cache_fsm/\o_wb_adr_nxt0[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zap_cache_fsm/\o_wb_adr_nxt0[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zap_cache_fsm/\o_wb_adr_nxt0[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zap_cache_fsm/\o_wb_adr_nxt0[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zap_cache_fsm/\o_wb_adr_nxt0[-1111111106] )
INFO: [Synth 8-5544] ROM "translate01" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM u_br_ram/mem_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_zap_cp15_cb/r_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_zap_cp15_cb/r_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_zap_cp15_cb/r_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_zap_cp15_cb/r_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_zap_cp15_cb/r_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_zap_cp15_cb/r_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_zap_cp15_cb/r_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_zap_cp15_cb/r_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_zap_cp15_cb/r_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_zap_cp15_cb/r_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_zap_cp15_cb/r_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_zap_cp15_cb/r_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_zap_cp15_cb/r_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/r_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/o_icache_clean_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_cp15_cb/o_pid_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zap_writeback/\pc_ff_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zap_writeback/\pc_del_ff_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zap_writeback/\pc_del2_ff_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_zap_writeback/\pc_del3_ff_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_zap_fetch_main/o_pc_plus_8_ff_reg[0] )
WARNING: [Synth 8-3936] Found unconnected internal register 'xprod_ab_reg' and it is trimmed from '34' to '32' bits. [/home/vedulas/solar_femtoTX/src/rtl/zap_shifter_multiply.sv:122]
DSP Report: Generating DSP xprod_bc_reg, operation Mode is: (A2*B2)'.
DSP Report: register c_reg is absorbed into DSP xprod_bc_reg.
DSP Report: register b_reg is absorbed into DSP xprod_bc_reg.
DSP Report: register xprod_bc_reg is absorbed into DSP xprod_bc_reg.
DSP Report: operator xprod_bc0 is absorbed into DSP xprod_bc_reg.
DSP Report: Generating DSP xprod_ad_reg, operation Mode is: (A2*B2)'.
DSP Report: register d_reg is absorbed into DSP xprod_ad_reg.
DSP Report: register a_reg is absorbed into DSP xprod_ad_reg.
DSP Report: register xprod_ad_reg is absorbed into DSP xprod_ad_reg.
DSP Report: operator xprod_ad0 is absorbed into DSP xprod_ad_reg.
DSP Report: Generating DSP xprod_cd_reg, operation Mode is: (A2*B2)'.
DSP Report: register d_reg is absorbed into DSP xprod_cd_reg.
DSP Report: register c_reg is absorbed into DSP xprod_cd_reg.
DSP Report: register xprod_cd_reg is absorbed into DSP xprod_cd_reg.
DSP Report: operator xprod_cd0 is absorbed into DSP xprod_cd_reg.
DSP Report: Generating DSP xprod_ab_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_reg is absorbed into DSP xprod_ab_reg.
DSP Report: register a_reg is absorbed into DSP xprod_ab_reg.
DSP Report: register xprod_ab_reg is absorbed into DSP xprod_ab_reg.
DSP Report: operator xprod_ab0 is absorbed into DSP xprod_ab_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[36] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[37] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[40] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_zap_decode_main/\o_decompile_reg[41] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "receiver/toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "receiver/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "receiver/toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "receiver/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger_level" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "receiver/toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "receiver/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "receiver/toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "receiver/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger_level" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
RAM Pipeline Warning: Read Address Register Found For RAM bd_ram/mem0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bd_ram/mem0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bd_ram/mem0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bd_ram/mem1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bd_ram/mem1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bd_ram/mem1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bd_ram/mem2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bd_ram/mem2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bd_ram/mem2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bd_ram/mem3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bd_ram/mem3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bd_ram/mem3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bd_ram/mem0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bd_ram/mem1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bd_ram/mem2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bd_ram/mem3_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:52 ; elapsed = 00:02:48 . Memory (MB): peak = 2602.980 ; gain = 1028.746 ; free physical = 11867 ; free virtual = 27209
---------------------------------------------------------------------------------
 Sort Area is zap_core__GB1 xprod_ab_reg_0 : 0 0 : 2330 2330 : Used 1 time 0
 Sort Area is zap_core__GB1 xprod_ad_reg_3 : 0 0 : 2330 2330 : Used 1 time 0
 Sort Area is zap_core__GB1 xprod_bc_reg_4 : 0 0 : 2330 2330 : Used 1 time 0
 Sort Area is zap_core__GB1 xprod_cd_reg_2 : 0 0 : 2330 2330 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|zap_ram_simple_ben__GB1   | mem_reg                                    | 16 x 512(READ_FIRST)   | W |   | 16 x 512(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|zap_dcache__GC0           | u_zap_tlb/u_fpage_tlb/u_ram_simple/mem_reg | 32 x 49(READ_FIRST)    | W |   | 32 x 49(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|zap_cache__GC0            | u_zap_tlb/u_fpage_tlb/u_ram_simple/mem_reg | 32 x 49(READ_FIRST)    | W |   | 32 x 49(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_zap_writeback/u_zap_btb | u_br_ram/mem_reg                           | 1 K x 55(READ_FIRST)   | W |   | 1 K x 55(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|eth_top/wishbone          | bd_ram/mem0_reg                            | 256 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|eth_top/wishbone          | bd_ram/mem1_reg                            | 256 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|eth_top/wishbone          | bd_ram/mem2_reg                            | 256 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|eth_top/wishbone          | bd_ram/mem3_reg                            | 256 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+--------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------+----------------------------------------------+-----------+----------------------+--------------+
|Module Name                   | RTL Object                                   | Inference | Size (Depth x Width) | Primitives   | 
+------------------------------+----------------------------------------------+-----------+----------------------+--------------+
|zap_soc                       | u_zap_ram_simple_tag/mem_reg                 | Implied   | 16 x 48              | RAM32M x 8   | 
|zap_dcache__GC0               | u_zap_tlb/u_section_tlb/u_ram_simple/mem_reg | Implied   | 4 x 42               | RAM32M x 7   | 
|zap_dcache__GC0               | u_zap_tlb/u_lpage_tlb/u_ram_simple/mem_reg   | Implied   | 8 x 45               | RAM32M x 8   | 
|zap_dcache__GC0               | u_zap_tlb/u_spage_tlb/u_ram_simple/mem_reg   | Implied   | 16 x 52              | RAM32M x 9   | 
|zap_cache__GC0                | u_zap_tlb/u_section_tlb/u_ram_simple/mem_reg | Implied   | 4 x 42               | RAM32M x 7   | 
|zap_cache__GC0                | u_zap_tlb/u_lpage_tlb/u_ram_simple/mem_reg   | Implied   | 8 x 45               | RAM32M x 8   | 
|zap_cache__GC0                | u_zap_tlb/u_spage_tlb/u_ram_simple/mem_reg   | Implied   | 16 x 52              | RAM32M x 9   | 
|zap_core__GB0                 | U_ZAP_FIFO/u_zap_sync_fifo/mem_reg           | Implied   | 4 x 100              | RAM32M x 17  | 
|\uart_gen[0].u_uart_top/regs  | transmitter/fifo_tx/tfifo/ram_reg            | Implied   | 16 x 8               | RAM32M x 2   | 
|\uart_gen[0].u_uart_top/regs  | receiver/fifo_rx/rfifo/ram_reg               | Implied   | 16 x 8               | RAM32M x 2   | 
|\uart_gen[1].u_uart_top/regs  | transmitter/fifo_tx/tfifo/ram_reg            | Implied   | 16 x 8               | RAM32M x 2   | 
|\uart_gen[1].u_uart_top/regs  | receiver/fifo_rx/rfifo/ram_reg               | Implied   | 16 x 8               | RAM32M x 2   | 
+------------------------------+----------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|zap_shifter_multiply | (A2*B2)'    | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|zap_shifter_multiply | (A2*B2)'    | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|zap_shifter_multiply | (A2*B2)'    | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|zap_shifter_multiply | (A2*B2)'    | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:28 ; elapsed = 00:03:08 . Memory (MB): peak = 2602.980 ; gain = 1028.746 ; free physical = 13929 ; free virtual = 29271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:34 ; elapsed = 00:03:14 . Memory (MB): peak = 2602.980 ; gain = 1028.746 ; free physical = 13932 ; free virtual = 29271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|zap_ram_simple_ben__GB1   | mem_reg                                    | 16 x 512(READ_FIRST)   | W |   | 16 x 512(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|zap_dcache__GC0           | u_zap_tlb/u_fpage_tlb/u_ram_simple/mem_reg | 32 x 49(READ_FIRST)    | W |   | 32 x 49(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|zap_cache__GC0            | u_zap_tlb/u_fpage_tlb/u_ram_simple/mem_reg | 32 x 49(READ_FIRST)    | W |   | 32 x 49(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_zap_writeback/u_zap_btb | u_br_ram/mem_reg                           | 1 K x 55(READ_FIRST)   | W |   | 1 K x 55(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|eth_top/wishbone          | bd_ram/mem0_reg                            | 256 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|eth_top/wishbone          | bd_ram/mem1_reg                            | 256 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|eth_top/wishbone          | bd_ram/mem2_reg                            | 256 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|eth_top/wishbone          | bd_ram/mem3_reg                            | 256 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+--------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------------------------+----------------------------------------------+-----------+----------------------+--------------+
|Module Name                   | RTL Object                                   | Inference | Size (Depth x Width) | Primitives   | 
+------------------------------+----------------------------------------------+-----------+----------------------+--------------+
|zap_soc                       | u_zap_ram_simple_tag/mem_reg                 | Implied   | 16 x 48              | RAM32M x 8   | 
|zap_dcache__GC0               | u_zap_tlb/u_section_tlb/u_ram_simple/mem_reg | Implied   | 4 x 42               | RAM32M x 7   | 
|zap_dcache__GC0               | u_zap_tlb/u_lpage_tlb/u_ram_simple/mem_reg   | Implied   | 8 x 45               | RAM32M x 8   | 
|zap_dcache__GC0               | u_zap_tlb/u_spage_tlb/u_ram_simple/mem_reg   | Implied   | 16 x 52              | RAM32M x 9   | 
|zap_soc                       | u_zap_ram_simple_tag/mem_reg                 | Implied   | 16 x 48              | RAM32M x 8   | 
|zap_cache__GC0                | u_zap_tlb/u_section_tlb/u_ram_simple/mem_reg | Implied   | 4 x 42               | RAM32M x 7   | 
|zap_cache__GC0                | u_zap_tlb/u_lpage_tlb/u_ram_simple/mem_reg   | Implied   | 8 x 45               | RAM32M x 8   | 
|zap_cache__GC0                | u_zap_tlb/u_spage_tlb/u_ram_simple/mem_reg   | Implied   | 16 x 52              | RAM32M x 9   | 
|zap_core__GB0                 | U_ZAP_FIFO/u_zap_sync_fifo/mem_reg           | Implied   | 4 x 100              | RAM32M x 17  | 
|\uart_gen[0].u_uart_top/regs  | transmitter/fifo_tx/tfifo/ram_reg            | Implied   | 16 x 8               | RAM32M x 2   | 
|\uart_gen[0].u_uart_top/regs  | receiver/fifo_rx/rfifo/ram_reg               | Implied   | 16 x 8               | RAM32M x 2   | 
|\uart_gen[1].u_uart_top/regs  | transmitter/fifo_tx/tfifo/ram_reg            | Implied   | 16 x 8               | RAM32M x 2   | 
|\uart_gen[1].u_uart_top/regs  | receiver/fifo_rx/rfifo/ram_reg               | Implied   | 16 x 8               | RAM32M x 2   | 
+------------------------------+----------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-7052] The timing for the instance i_11/eth_top/wishbone/bd_ram/mem0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_11/eth_top/wishbone/bd_ram/mem1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_11/eth_top/wishbone/bd_ram/mem2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_11/eth_top/wishbone/bd_ram/mem3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-7052] The timing for the instance u_zap_corei_8/u_zap_top/u_zap_core/u_zap_writeback/u_zap_btb/u_br_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_zap_corei_8/u_zap_top/u_zap_core/u_zap_writeback/u_zap_btb/u_br_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:39 ; elapsed = 00:03:30 . Memory (MB): peak = 2610.984 ; gain = 1036.750 ; free physical = 12725 ; free virtual = 28072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_zap_top/u_zap_core/u_zap_writeback/u_zap_btb/u_br_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_zap_top/u_zap_core/u_zap_writeback/u_zap_btb/u_br_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance eth_top/wishbone/bd_ram/mem0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance eth_top/wishbone/bd_ram/mem1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance eth_top/wishbone/bd_ram/mem2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance eth_top/wishbone/bd_ram/mem3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Start Gated Clock Conversion
---------------------------------------------------------------------------------
Gated Clock Conversion mode: auto
Starting Gated Clock analysis for module 'zap_soc'
[INFO] Found 0 combinational gated clocks in this module ('zap_soc')
End Gated Clock analysis for module 'zap_soc'
-----------------------------------------------

Report Gated Clocks: 
+-+---------------------+-----------+------------+---------+--------+--------+------+
| |Gated Clock net name |Clock Name |Gating Type |#FF/SRLs |#RAMs_A |#RAMs_B |#DSPs |
+-+---------------------+-----------+------------+---------+--------+--------+------+
+-+---------------------+-----------+------------+---------+--------+--------+------+
---------------------------------------------------------------------------------
End Gated Clock Conversion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24026' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24027' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24028' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24029' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24030' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24031' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24032' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24033' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24034' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24035' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24036' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24037' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24038' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24039' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24040' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24041' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24042' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24043' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24044' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24045' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24046' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24047' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24048' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24049' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24050' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24051' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24052' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24053' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24054' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24055' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24056' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'bd_rami_24057' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:54 ; elapsed = 00:03:45 . Memory (MB): peak = 2655.875 ; gain = 1081.641 ; free physical = 12658 ; free virtual = 28006
---------------------------------------------------------------------------------
[INFO] Design has 0 available BUFGs while the limit set for use of BUFG for clock gating is 4.
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:54 ; elapsed = 00:03:45 . Memory (MB): peak = 2655.875 ; gain = 1081.641 ; free physical = 12651 ; free virtual = 27998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:57 ; elapsed = 00:03:48 . Memory (MB): peak = 2665.586 ; gain = 1091.352 ; free physical = 12628 ; free virtual = 27972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:57 ; elapsed = 00:03:48 . Memory (MB): peak = 2665.586 ; gain = 1091.352 ; free physical = 12625 ; free virtual = 27973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:57 ; elapsed = 00:03:48 . Memory (MB): peak = 2689.398 ; gain = 1115.164 ; free physical = 12633 ; free virtual = 27980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:58 ; elapsed = 00:03:49 . Memory (MB): peak = 2689.398 ; gain = 1115.164 ; free physical = 12633 ; free virtual = 27980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|zap_shifter_multiply | (A'*B')'    | 30     | 16     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|zap_shifter_multiply | (A'*B')'    | 30     | 16     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|zap_shifter_multiply | (A'*B')'    | 16     | 16     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|zap_shifter_multiply | (A'*B')'    | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   248|
|2     |DSP48E1  |     4|
|3     |LUT1     |   192|
|4     |LUT2     |  1137|
|5     |LUT3     |  1351|
|6     |LUT4     |  1394|
|7     |LUT5     |  5395|
|8     |LUT6     | 14930|
|9     |MUXF7    |  1102|
|10    |MUXF8    |   362|
|11    |RAM32M   |    83|
|12    |RAM32X1D |     8|
|13    |RAMB18E1 |     4|
|14    |RAMB36E1 |    20|
|16    |FDCE     |   914|
|17    |FDPE     |    66|
|18    |FDRE     | 16703|
|19    |FDSE     |    81|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:58 ; elapsed = 00:03:49 . Memory (MB): peak = 2689.398 ; gain = 1115.164 ; free physical = 12633 ; free virtual = 27980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 168 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:42 ; elapsed = 00:03:42 . Memory (MB): peak = 2693.312 ; gain = 849.438 ; free physical = 18531 ; free virtual = 33874
Synthesis Optimization Complete : Time (s): cpu = 00:06:58 ; elapsed = 00:03:53 . Memory (MB): peak = 2693.312 ; gain = 1119.078 ; free physical = 18531 ; free virtual = 33870
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2693.312 ; gain = 0.000 ; free physical = 18555 ; free virtual = 33890
INFO: [Netlist 29-17] Analyzing 1831 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vedulas/solar_femtoTX/src/syn/syn.xdc]
WARNING: [Vivado 12-584] No ports matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:21]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports i_clk]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:21]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:24]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:24]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3173.227 ; gain = 479.914 ; free physical = 18133 ; free virtual = 33471
WARNING: [Vivado 12-584] No ports matched 'i_wb_dat[*]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:24]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {i_wb_dat[*]}]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:24]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:25]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'i_reset'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:25]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports i_reset]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:25]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:26]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'i_wb_ack'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:26]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports i_wb_ack]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:26]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:27]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'i_wb_err'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:27]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports i_wb_err]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:27]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'i_fiq'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:30]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports i_fiq]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:30]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'i_irq'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:31]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports i_irq]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:31]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:34]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'o_wb_adr[*]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:34]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {o_wb_adr[*]}]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:34]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:35]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'o_wb_cti[*]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:35]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {o_wb_cti[*]}]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:35]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:36]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'o_wb_dat[*]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:36]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {o_wb_dat[*]}]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:36]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:37]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'o_wb_sel[*]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:37]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {o_wb_sel[*]}]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:37]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:38]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'o_wb_cyc'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:38]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports o_wb_cyc]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:38]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:39]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'o_wb_stb'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:39]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports o_wb_stb]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:39]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:40]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'o_wb_we'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:40]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports o_wb_we]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:40]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:41]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'o_wb_adr[*]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:41]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {o_wb_adr[*]}]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:41]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:42]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'o_wb_cti[*]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:42]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {o_wb_cti[*]}]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:42]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:43]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'o_wb_dat[*]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:43]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {o_wb_dat[*]}]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:43]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:44]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'o_wb_sel[*]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:44]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {o_wb_sel[*]}]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:44]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:45]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'o_wb_cyc'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:45]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports o_wb_cyc]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:45]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:46]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'o_wb_we'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:46]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports o_wb_we]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:46]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'i_clk'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:47]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'o_wb_stb'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:47]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports o_wb_stb]'. [/home/vedulas/solar_femtoTX/src/syn/syn.xdc:47]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/vedulas/solar_femtoTX/src/syn/syn.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3173.227 ; gain = 0.000 ; free physical = 18133 ; free virtual = 33472
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 91 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 83 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances

Synth Design complete | Checksum: 702cf010
INFO: [Common 17-83] Releasing license: Synthesis
432 Infos, 230 Warnings, 74 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:22 ; elapsed = 00:04:16 . Memory (MB): peak = 3173.227 ; gain = 1704.477 ; free physical = 18133 ; free virtual = 33472
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8746.572; main = 2546.213; forked = 7179.885
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 17283.762; main = 3173.230; forked = 14684.695
# report_timing_summary \
# -delay_type max \
# -report_unconstrained \
# -check_timing_verbose \
# -max_paths 1000 \
# -input_pins \
# -file syn_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-493] Port SYS_CLK has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "SYS_CLK" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3173.227 ; gain = 0.000 ; free physical = 18093 ; free virtual = 33441
# write_checkpoint zap.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3197.238 ; gain = 0.000 ; free physical = 18089 ; free virtual = 33441
INFO: [Common 17-1381] The checkpoint '/home/vedulas/solar_femtoTX/obj/syn/zap.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Jun  9 16:16:01 2025...
vi obj/syn/syn_timing.rpt
[?1049h[22;0;0t[>4;2m[?1h=[?2004h[1;28r[?12h[?12l[22;2t[22;1t[27m[23m[29m[m[H[2J[?25l[28;1H"obj/syn/syn_timing.rpt" 116883 lines, 12859549 bytes[1;1HCopyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------[3;1H----------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date[9C: Mon Jun  9 16:15:57 2025
| Host[9C: vedulas-Latitude-7400 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -delay_type max -report_unconstrained -check_timing_verbose -max_paths 1000 -input_pins -file syn_tt[8;1Himing.rpt
| Design[7C: zap_soc
| Device[7C: 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------[14;1H----------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis[15C:  Yes
  Enable Pessimism Removal[19C:  Yes
  Pessimism Removal Resolution[15C:  Nearest Common Node
  Enable Input Delay Default Clock[11C:  No
  Enable Preset / Clear Arcs[17C:  No[1;1H[?25h[?4m[?25l[28;1H[K[28;1H:[?25hq[?25l[?2004l[>4;m[23;2t[23;1t[28;1H[K[28;1H[?2004l[?1l>[?1049l[23;0;0t[?25h[>4;m