<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Oct 26 11:32:45 2024" VIVADOVERSION="2023.1">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:arty-a7-35:part0:1.1" DEVICE="7a35ti" NAME="QCS_4" PACKAGE="csg324" SPEEDGRADE="-1L"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="31" NAME="REC_0" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_0_REC">
      <CONNECTIONS>
        <CONNECTION INSTANCE="QCS_no_lut_0" PORT="REC"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="RPM_0" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_0_RPM">
      <CONNECTIONS>
        <CONNECTION INSTANCE="QCS_no_lut_0" PORT="RPM"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch_a_0" SIGIS="undef" SIGNAME="External_Ports_ch_a_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="QCS_no_lut_0" PORT="ch_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch_b_0" SIGIS="undef" SIGNAME="External_Ports_ch_b_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="QCS_no_lut_0" PORT="ch_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="REC_1" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_1_REC">
      <CONNECTIONS>
        <CONNECTION INSTANCE="QCS_no_lut_1" PORT="REC"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="RPM_1" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_1_RPM">
      <CONNECTIONS>
        <CONNECTION INSTANCE="QCS_no_lut_1" PORT="RPM"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch_a_1" SIGIS="undef" SIGNAME="External_Ports_ch_a_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="QCS_no_lut_1" PORT="ch_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch_b_1" SIGIS="undef" SIGNAME="External_Ports_ch_b_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="QCS_no_lut_1" PORT="ch_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="REC_2" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_2_REC">
      <CONNECTIONS>
        <CONNECTION INSTANCE="QCS_no_lut_2" PORT="REC"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="RPM_2" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_2_RPM">
      <CONNECTIONS>
        <CONNECTION INSTANCE="QCS_no_lut_2" PORT="RPM"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch_a_2" SIGIS="undef" SIGNAME="External_Ports_ch_a_2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="QCS_no_lut_2" PORT="ch_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch_b_2" SIGIS="undef" SIGNAME="External_Ports_ch_b_2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="QCS_no_lut_2" PORT="ch_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="REC_3" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_3_REC">
      <CONNECTIONS>
        <CONNECTION INSTANCE="QCS_no_lut_3" PORT="REC"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="RPM_3" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_3_RPM">
      <CONNECTIONS>
        <CONNECTION INSTANCE="QCS_no_lut_3" PORT="RPM"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch_a_3" SIGIS="undef" SIGNAME="External_Ports_ch_a_3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="QCS_no_lut_3" PORT="ch_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch_b_3" SIGIS="undef" SIGNAME="External_Ports_ch_b_3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="QCS_no_lut_3" PORT="ch_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn_0" SIGIS="undef" SIGNAME="External_Ports_btn_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rpm_lut_0" PORT="rst"/>
        <CONNECTION INSTANCE="clk_cascade_0" PORT="rst"/>
        <CONNECTION INSTANCE="addr_mux_0" PORT="rst"/>
        <CONNECTION INSTANCE="QCS_no_lut_0" PORT="rst"/>
        <CONNECTION INSTANCE="QCS_no_lut_1" PORT="rst"/>
        <CONNECTION INSTANCE="QCS_no_lut_2" PORT="rst"/>
        <CONNECTION INSTANCE="QCS_no_lut_3" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_cascade_0" PORT="clk"/>
        <CONNECTION INSTANCE="addr_mux_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="400000000" DIR="I" NAME="clk_rpm" SIGIS="clk" SIGNAME="External_Ports_clk_rpm">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rpm_lut_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/QCS_no_lut_0" HWVERSION="1.0" INSTANCE="QCS_no_lut_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="QCS_no_lut" VLNV="xilinx.com:module_ref:QCS_no_lut:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="rpm_lut_size" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="QCS_4_QCS_no_lut_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_cascade_0_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_cascade_0" PORT="clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_btn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch_a" SIGIS="undef" SIGNAME="External_Ports_ch_a_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ch_a_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch_b" SIGIS="undef" SIGNAME="External_Ports_ch_b_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ch_b_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data" RIGHT="0" SIGIS="undef" SIGNAME="rpm_lut_0_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rpm_lut_0" PORT="data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="en" SIGIS="undef" SIGNAME="QCS_no_lut_0_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_mux_0" PORT="en0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_mux_0" PORT="addr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="REC" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_0_REC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="REC_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="RPM" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_0_RPM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RPM_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/QCS_no_lut_1" HWVERSION="1.0" INSTANCE="QCS_no_lut_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="QCS_no_lut" VLNV="xilinx.com:module_ref:QCS_no_lut:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="rpm_lut_size" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="QCS_4_QCS_no_lut_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_cascade_0_clk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_cascade_0" PORT="clk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_btn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch_a" SIGIS="undef" SIGNAME="External_Ports_ch_a_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ch_a_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch_b" SIGIS="undef" SIGNAME="External_Ports_ch_b_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ch_b_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data" RIGHT="0" SIGIS="undef" SIGNAME="rpm_lut_0_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rpm_lut_0" PORT="data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="en" SIGIS="undef" SIGNAME="QCS_no_lut_1_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_mux_0" PORT="en1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_1_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_mux_0" PORT="addr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="REC" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_1_REC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="REC_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="RPM" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_1_RPM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RPM_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/QCS_no_lut_2" HWVERSION="1.0" INSTANCE="QCS_no_lut_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="QCS_no_lut" VLNV="xilinx.com:module_ref:QCS_no_lut:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="rpm_lut_size" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="QCS_4_QCS_no_lut_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_cascade_0_clk3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_cascade_0" PORT="clk3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_btn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch_a" SIGIS="undef" SIGNAME="External_Ports_ch_a_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ch_a_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch_b" SIGIS="undef" SIGNAME="External_Ports_ch_b_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ch_b_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data" RIGHT="0" SIGIS="undef" SIGNAME="rpm_lut_0_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rpm_lut_0" PORT="data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="en" SIGIS="undef" SIGNAME="QCS_no_lut_2_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_mux_0" PORT="en2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_2_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_mux_0" PORT="addr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="REC" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_2_REC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="REC_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="RPM" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_2_RPM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RPM_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/QCS_no_lut_3" HWVERSION="1.0" INSTANCE="QCS_no_lut_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="QCS_no_lut" VLNV="xilinx.com:module_ref:QCS_no_lut:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="rpm_lut_size" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="QCS_4_QCS_no_lut_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_cascade_0_clk2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_cascade_0" PORT="clk2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_btn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch_a" SIGIS="undef" SIGNAME="External_Ports_ch_a_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ch_a_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch_b" SIGIS="undef" SIGNAME="External_Ports_ch_b_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ch_b_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data" RIGHT="0" SIGIS="undef" SIGNAME="rpm_lut_0_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rpm_lut_0" PORT="data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="en" SIGIS="undef" SIGNAME="QCS_no_lut_3_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_mux_0" PORT="en3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_3_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_mux_0" PORT="addr3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="REC" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_3_REC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="REC_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="RPM" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_3_RPM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RPM_3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/addr_mux_0" HWVERSION="1.0" INSTANCE="addr_mux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="addr_mux" VLNV="xilinx.com:module_ref:addr_mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="QCS_4_addr_mux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_btn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="addr0" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="QCS_no_lut_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="addr1" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_1_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="QCS_no_lut_1" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="addr2" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_2_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="QCS_no_lut_2" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="addr3" RIGHT="0" SIGIS="undef" SIGNAME="QCS_no_lut_3_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="QCS_no_lut_3" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="addr_mux_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rpm_lut_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en0" SIGIS="undef" SIGNAME="QCS_no_lut_0_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="QCS_no_lut_0" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en1" SIGIS="undef" SIGNAME="QCS_no_lut_1_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="QCS_no_lut_1" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en2" SIGIS="undef" SIGNAME="QCS_no_lut_2_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="QCS_no_lut_2" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en3" SIGIS="undef" SIGNAME="QCS_no_lut_3_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="QCS_no_lut_3" PORT="en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_cascade_0" HWVERSION="1.0" INSTANCE="clk_cascade_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_cascade" VLNV="xilinx.com:module_ref:clk_cascade:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="QCS_4_clk_cascade_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_btn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk0" SIGIS="undef" SIGNAME="clk_cascade_0_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="QCS_no_lut_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk1" SIGIS="undef" SIGNAME="clk_cascade_0_clk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="QCS_no_lut_1" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk2" SIGIS="undef" SIGNAME="clk_cascade_0_clk2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="QCS_no_lut_3" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk3" SIGIS="undef" SIGNAME="clk_cascade_0_clk3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="QCS_no_lut_2" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rpm_lut_0" HWVERSION="1.0" INSTANCE="rpm_lut_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="rpm_lut" VLNV="xilinx.com:module_ref:rpm_lut:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ROM_WIDTH" VALUE="16"/>
        <PARAMETER NAME="ROM_ADDR_BITS" VALUE="14"/>
        <PARAMETER NAME="Component_Name" VALUE="QCS_4_rpm_lut_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="400000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_rpm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_rpm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_btn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="addr_mux_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_mux_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data" RIGHT="0" SIGIS="undef" SIGNAME="rpm_lut_0_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="QCS_no_lut_0" PORT="data"/>
            <CONNECTION INSTANCE="QCS_no_lut_1" PORT="data"/>
            <CONNECTION INSTANCE="QCS_no_lut_2" PORT="data"/>
            <CONNECTION INSTANCE="QCS_no_lut_3" PORT="data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
