
State Machine - |project|top_state
Name top_state.S_M1_TOP_STATE top_state.S_WAIT_UART_RX top_state.S_ENABLE_UART_RX top_state.S_IDLE 
top_state.S_IDLE 0 0 0 0 
top_state.S_ENABLE_UART_RX 0 0 1 1 
top_state.S_WAIT_UART_RX 0 1 0 1 
top_state.S_M1_TOP_STATE 1 0 0 1 

State Machine - |project|M1:M1_unit|STATE
Name STATE.O0 STATE.C11 STATE.C10 STATE.C9 STATE.C8 STATE.C7 STATE.C6 STATE.C5 STATE.C4 STATE.C3 STATE.C2 STATE.C1 STATE.C0 STATE.I6 STATE.I5 STATE.I4 STATE.I3 STATE.I2 STATE.I1 STATE.I0 STATE.IDLE 
STATE.IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
STATE.I0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
STATE.I1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
STATE.I2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
STATE.I3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
STATE.I4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
STATE.I5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
STATE.I6 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
STATE.C0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
STATE.C1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
STATE.C2 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
STATE.C3 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
STATE.C4 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
STATE.C5 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
STATE.C6 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
STATE.C7 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
STATE.C8 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
STATE.C9 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
STATE.C10 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
STATE.C11 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
STATE.O0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |project|UART_SRAM_interface:UART_unit|UART_SRAM_state
Name UART_SRAM_state.S_US_WRITE_SECOND_BYTE UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE UART_SRAM_state.S_US_WRITE_FIRST_BYTE UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE UART_SRAM_state.S_US_STRIP_FILE_HEADER_2 UART_SRAM_state.S_US_STRIP_FILE_HEADER_1 UART_SRAM_state.S_US_IDLE 
UART_SRAM_state.S_US_IDLE 0 0 0 0 0 0 0 
UART_SRAM_state.S_US_STRIP_FILE_HEADER_1 0 0 0 0 0 1 1 
UART_SRAM_state.S_US_STRIP_FILE_HEADER_2 0 0 0 0 1 0 1 
UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE 0 0 0 1 0 0 1 
UART_SRAM_state.S_US_WRITE_FIRST_BYTE 0 0 1 0 0 0 1 
UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE 0 1 0 0 0 0 1 
UART_SRAM_state.S_US_WRITE_SECOND_BYTE 1 0 0 0 0 0 1 

State Machine - |project|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state
Name RXC_state.S_RXC_STOP_BIT RXC_state.S_RXC_ASSEMBLE_DATA RXC_state.S_RXC_SYNC RXC_state.S_RXC_IDLE 
RXC_state.S_RXC_IDLE 0 0 0 0 
RXC_state.S_RXC_SYNC 0 0 1 1 
RXC_state.S_RXC_ASSEMBLE_DATA 0 1 0 1 
RXC_state.S_RXC_STOP_BIT 1 0 0 1 

State Machine - |project|VGA_SRAM_interface:VGA_unit|VGA_SRAM_state
Name VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3 VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2 VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1 VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0 VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5 VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4 VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3 VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2 VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1 VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW 
VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW 0 0 0 0 0 0 0 0 0 0 
VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1 0 0 0 0 0 0 0 0 1 1 
VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2 0 0 0 0 0 0 0 1 0 1 
VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3 0 0 0 0 0 0 1 0 0 1 
VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4 0 0 0 0 0 1 0 0 0 1 
VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5 0 0 0 0 1 0 0 0 0 1 
VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0 0 0 0 1 0 0 0 0 0 1 
VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1 0 0 1 0 0 0 0 0 0 1 
VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2 0 1 0 0 0 0 0 0 0 1 
VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3 1 0 0 0 0 0 0 0 0 1 
