# Synopsys Constraint Checker(syntax only), version maplat, Build 1368R, built Jan  8 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Wed Jun 14 09:11:26 2017


##### DESIGN INFO #######################################################

Top View:                "Default_w_standby_top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                            Requested     Requested     Clock        Clock              
Clock                                            Frequency     Period        Type         Group              
-------------------------------------------------------------------------------------------------------------
Default_w_standby_top|osc_clk_inferred_clock     20.5 MHz      48.876        inferred     Inferred_clkgroup_0
System                                           1.0 MHz       1000.000      system       system_clkgroup    
reveal_coretop|jtck_inferred_clock[0]            1.0 MHz       1000.000      inferred     Inferred_clkgroup_1
=============================================================================================================
