library library IEEE;
use IEEE.std_logic_1164.all;

entity cor is
    port (
        a,b : in std_logic;
        c : out std_logic
    );
end entity cor;

architecture arqcor of cor is
begin
    c <= a or b; 
end architecture arqcor;