<TrID ver="2.00">
	<Info>
		<FileType>DLsim Logic Circuit Analysis (v3.x)</FileType>
		<Ext>LST</Ext>
		<Mime>text/plain</Mime>
		<ExtraInfo>
			<Rem>Digital logic simulator by CADsim Technologies.</Rem>
			<RefURL></RefURL>
		</ExtraInfo>
		<User>Marco Pontello</User>
		<E-Mail>marcopon@gmail.com</E-Mail>
		<Home>https://mark0.net</Home>
	</Info>
	<General>
		<FileNum>7</FileNum>
		<CheckStrings>True</CheckStrings>
		<Date>
			<Year>2025</Year>
			<Month>10</Month>
			<Day>3</Day>
		</Date>
		<Time>
			<Hour>21</Hour>
			<Min>37</Min>
			<Sec>34</Sec>
		</Time>
		<Creator>TrIDScan/Py v3.07</Creator>
	</General>
	<FrontBlock>
		<Pattern>
			<Bytes>0C0D0A444C73696D204C6F676963204369726375697420416E616C79736973202856657273696F6E20332E3031290D0A436F707972696768742028632920313939302043414473696D20546563686E6F6C6F676965732E20416C6C207269676874732072657365727665642E0D0A0D0A4D656D6F727920202020203D20</Bytes>
			<ASCII> . . . D L s i m   L o g i c   C i r c u i t   A n a l y s i s   ( V e r s i o n   3 . 0 1 ) . . C o p y r i g h t   ( c )   1 9 9 0   C A D s i m   T e c h n o l o g i e s .   A l l   r i g h t s   r e s e r v e d . . . . . M e m o r y           =</ASCII>
			<Pos>0</Pos>
		</Pattern>
	</FrontBlock>
	<GlobalStrings>
		<String>COPYRIGHT (C) 1990 CADSIM TECHNOLOGIES. ALL RIGHTS RESERVED.</String>
		<String>DLSIM LOGIC CIRCUIT ANALYSIS (VERSION 3.</String>
		<String>SIMULATION COMPLETED NORMALLY.</String>
		<String>A C   A N A L Y S I S</String>
		<String>1           SAMPLES</String>
		<String>SIM LENGTH</String>
		<String>STEP TIME</String>
		<String>ELEMENTS</String>
		<String>SIGNALS</String>
		<String>INPUTS</String>
		<String>MACROS</String>
		<String>MEMORY</String>
		<String>PROBES</String>
		<String>BUSES</String>
	</GlobalStrings>
</TrID>