##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for SPI_IntClock
		4.2::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.2::Critical Path Report for (SPI_IntClock:R vs. SPI_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK      | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT      | N/A                   | Target: 24.00 MHz  | 
Clock: SPI_IntClock   | Frequency: 59.35 MHz  | Target: 0.26 MHz   | 
Clock: UART_IntClock  | Frequency: 61.42 MHz  | Target: 0.31 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
SPI_IntClock   SPI_IntClock   3.91667e+006     3899817     N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  3.25e+006        3233718     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase  
-----------  ------------  ----------------  
MISO(0)_PAD  16863         SPI_IntClock:R    


                       3.2::Clock to Out
                       -----------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
CS(0)_PAD    29160         SPI_IntClock:R    
MOSI(0)_PAD  22761         SPI_IntClock:R    
SCLK(0)_PAD  22904         SPI_IntClock:R    
Tx(0)_PAD    30738         UART_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for SPI_IntClock
******************************************
Clock: SPI_IntClock
Frequency: 59.35 MHz | Target: 0.26 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI:BSPIM:RxStsReg\/clock
Path slack     : 3899817p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3916167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16349
-------------------------------------   ----- 
End-of-path arrival time (ps)           16349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  3899817  RISE       1
\SPI:BSPIM:rx_status_6\/main_5          macrocell4      3458   7038  3899817  RISE       1
\SPI:BSPIM:rx_status_6\/q               macrocell4      3350  10388  3899817  RISE       1
\SPI:BSPIM:RxStsReg\/status_6           statusicell2    5961  16349  3899817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:RxStsReg\/clock                                 statusicell2        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 61.42 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3233718p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10092
-------------------------------------   ----- 
End-of-path arrival time (ps)           10092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell19     1250   1250  3233718  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell7      3263   4513  3233718  RISE       1
\UART:BUART:counter_load_not\/q                macrocell7      3350   7863  3233718  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2229  10092  3233718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3233718p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10092
-------------------------------------   ----- 
End-of-path arrival time (ps)           10092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell19     1250   1250  3233718  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell7      3263   4513  3233718  RISE       1
\UART:BUART:counter_load_not\/q                macrocell7      3350   7863  3233718  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2229  10092  3233718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (SPI_IntClock:R vs. SPI_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI:BSPIM:RxStsReg\/clock
Path slack     : 3899817p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3916167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16349
-------------------------------------   ----- 
End-of-path arrival time (ps)           16349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  3899817  RISE       1
\SPI:BSPIM:rx_status_6\/main_5          macrocell4      3458   7038  3899817  RISE       1
\SPI:BSPIM:rx_status_6\/q               macrocell4      3350  10388  3899817  RISE       1
\SPI:BSPIM:RxStsReg\/status_6           statusicell2    5961  16349  3899817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:RxStsReg\/clock                                 statusicell2        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3233718p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10092
-------------------------------------   ----- 
End-of-path arrival time (ps)           10092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell19     1250   1250  3233718  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell7      3263   4513  3233718  RISE       1
\UART:BUART:counter_load_not\/q                macrocell7      3350   7863  3233718  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2229  10092  3233718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 3237166p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12334
-------------------------------------   ----- 
End-of-path arrival time (ps)           12334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  3237166  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell8      3139   6719  3237166  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell8      3350  10069  3237166  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell3    2265  12334  3237166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3238976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7514
-------------------------------------   ---- 
End-of-path arrival time (ps)           7514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  3237166  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell20     3934   7514  3238976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239466p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell19     1250   1250  3233718  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3274   4524  3239466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239568p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell20     1250   1250  3233841  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3172   4422  3239568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3239880p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  3239880  RISE       1
\UART:BUART:txn\/main_3                macrocell18     2240   6610  3239880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3241550p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2440
-------------------------------------   ---- 
End-of-path arrival time (ps)           2440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3235071  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   2250   2440  3241550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3241977p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell19   1250   1250  3233718  RISE       1
\UART:BUART:txn\/main_1    macrocell18   3263   4513  3241977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3241977p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell19   1250   1250  3233718  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell20   3263   4513  3241977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 3241977p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell19   1250   1250  3233718  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell22   3263   4513  3241977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3242073p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell20   1250   1250  3233841  RISE       1
\UART:BUART:txn\/main_2    macrocell18   3167   4417  3242073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3242100p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell20   1250   1250  3233841  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell20   3140   4390  3242100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 3242100p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell20   1250   1250  3233841  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell22   3140   4390  3242100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3242103p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell20   1250   1250  3233841  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell19   3137   4387  3242103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3242103p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell20   1250   1250  3233841  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell21   3137   4387  3242103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3242221p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell19   1250   1250  3233718  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell19   3019   4269  3242221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3242221p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell19   1250   1250  3233718  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell21   3019   4269  3242221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3242247p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell21   1250   1250  3234145  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell19   2993   4243  3242247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3242247p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell21   1250   1250  3234145  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell21   2993   4243  3242247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3242248p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell21   1250   1250  3234145  RISE       1
\UART:BUART:txn\/main_4    macrocell18   2992   4242  3242248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3242267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4223
-------------------------------------   ---- 
End-of-path arrival time (ps)           4223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell22   1250   1250  3242267  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell20   2973   4223  3242267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3242268p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell22   1250   1250  3242267  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell19   2972   4222  3242268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3242268p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell22   1250   1250  3242267  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell21   2972   4222  3242268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3242389p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell22   1250   1250  3242267  RISE       1
\UART:BUART:txn\/main_6   macrocell18   2851   4101  3242389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3242403p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell21   1250   1250  3234145  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell20   2837   4087  3242403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 3242403p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell21   1250   1250  3234145  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell22   2837   4087  3242403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3243002p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell18   1250   1250  3243002  RISE       1
\UART:BUART:txn\/main_0  macrocell18   2238   3488  3243002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3243318p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3235071  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell19     2982   3172  3243318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3243318p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3235071  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell21     2982   3172  3243318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3243330p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3160
-------------------------------------   ---- 
End-of-path arrival time (ps)           3160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3235071  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell20     2970   3160  3243330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 3243330p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3160
-------------------------------------   ---- 
End-of-path arrival time (ps)           3160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3235071  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell22     2970   3160  3243330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3243586p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2904
-------------------------------------   ---- 
End-of-path arrival time (ps)           2904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  3243586  RISE       1
\UART:BUART:txn\/main_5                      macrocell18     2714   2904  3243586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3243603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2887
-------------------------------------   ---- 
End-of-path arrival time (ps)           2887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  3243586  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell19     2697   2887  3243603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3243603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2887
-------------------------------------   ---- 
End-of-path arrival time (ps)           2887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  3243586  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell21     2697   2887  3243603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI:BSPIM:RxStsReg\/clock
Path slack     : 3899817p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3916167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16349
-------------------------------------   ----- 
End-of-path arrival time (ps)           16349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  3899817  RISE       1
\SPI:BSPIM:rx_status_6\/main_5          macrocell4      3458   7038  3899817  RISE       1
\SPI:BSPIM:rx_status_6\/q               macrocell4      3350  10388  3899817  RISE       1
\SPI:BSPIM:RxStsReg\/status_6           statusicell2    5961  16349  3899817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:RxStsReg\/clock                                 statusicell2        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 3901883p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -2850
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11934
-------------------------------------   ----- 
End-of-path arrival time (ps)           11934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_1   count7cell      1940   1940  3901883  RISE       1
\SPI:BSPIM:load_rx_data\/main_3  macrocell1      3029   4969  3901883  RISE       1
\SPI:BSPIM:load_rx_data\/q       macrocell1      3350   8319  3901883  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   3615  11934  3901883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI:BSPIM:TxStsReg\/clock
Path slack     : 3901985p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3916167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14181
-------------------------------------   ----- 
End-of-path arrival time (ps)           14181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_1   count7cell     1940   1940  3901883  RISE       1
\SPI:BSPIM:load_rx_data\/main_3  macrocell1     3029   4969  3901883  RISE       1
\SPI:BSPIM:load_rx_data\/q       macrocell1     3350   8319  3901883  RISE       1
\SPI:BSPIM:TxStsReg\/status_3    statusicell1   5862  14181  3901985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:TxStsReg\/clock                                 statusicell1        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 3903327p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -8480
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3908187

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell12         0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_1\/q            macrocell12     1250   1250  3903327  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   3610   4860  3903327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 3903442p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -8480
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3908187

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell13         0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_0\/q            macrocell13     1250   1250  3903442  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   3495   4745  3903442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 3903491p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -8480
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3908187

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4696
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell11         0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_2\/q            macrocell11     1250   1250  3903491  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   3446   4696  3903491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI:BSPIM:state_2\/main_8
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 3904522p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8634
-------------------------------------   ---- 
End-of-path arrival time (ps)           8634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  3904522  RISE       1
\SPI:BSPIM:state_2\/main_8              macrocell11     5054   8634  3904522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell11         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI:BSPIM:state_1\/main_8
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 3904522p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8634
-------------------------------------   ---- 
End-of-path arrival time (ps)           8634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  3904522  RISE       1
\SPI:BSPIM:state_1\/main_8              macrocell12     5054   8634  3904522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell12         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_14/main_4
Capture Clock  : Net_14/clock_0
Path slack     : 3905552p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7605
-------------------------------------   ---- 
End-of-path arrival time (ps)           7605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                       model name     delay     AT    slack  edge  Fanout
-----------------------------  -------------  -----  -----  -------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   5360   5360  3905552  RISE       1
Net_14/main_4                  macrocell10     2245   7605  3905552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell10         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI:BSPIM:state_0\/main_8
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 3905624p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  3904522  RISE       1
\SPI:BSPIM:state_0\/main_8              macrocell13     3953   7533  3905624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI:BSPIM:TxStsReg\/clock
Path slack     : 3905708p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3916167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10459
-------------------------------------   ----- 
End-of-path arrival time (ps)           10459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell13         0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_0\/q           macrocell13    1250   1250  3903442  RISE       1
\SPI:BSPIM:tx_status_0\/main_2  macrocell2     3607   4857  3905708  RISE       1
\SPI:BSPIM:tx_status_0\/q       macrocell2     3350   8207  3905708  RISE       1
\SPI:BSPIM:TxStsReg\/status_0   statusicell1   2252  10459  3905708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:TxStsReg\/clock                                 statusicell1        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:state_0\/main_6
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 3908178p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  3901883  RISE       1
\SPI:BSPIM:state_0\/main_6      macrocell13   3039   4979  3908178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:load_cond\/main_6
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 3908178p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  3901883  RISE       1
\SPI:BSPIM:load_cond\/main_6    macrocell15   3039   4979  3908178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell15         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:state_2\/main_3
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 3908186p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  3901889  RISE       1
\SPI:BSPIM:state_2\/main_3      macrocell11   3030   4970  3908186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell11         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:state_1\/main_3
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 3908186p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  3901889  RISE       1
\SPI:BSPIM:state_1\/main_3      macrocell12   3030   4970  3908186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell12         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 3908187p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4969
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  3901883  RISE       1
\SPI:BSPIM:cnt_enable\/main_6   macrocell16   3029   4969  3908187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 3908194p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4963
-------------------------------------   ---- 
End-of-path arrival time (ps)           4963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  3901889  RISE       1
\SPI:BSPIM:cnt_enable\/main_3   macrocell16   3023   4963  3908194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:state_0\/main_5
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 3908204p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4953
-------------------------------------   ---- 
End-of-path arrival time (ps)           4953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  3901910  RISE       1
\SPI:BSPIM:state_0\/main_5      macrocell13   3013   4953  3908204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:load_cond\/main_5
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 3908204p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4953
-------------------------------------   ---- 
End-of-path arrival time (ps)           4953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  3901910  RISE       1
\SPI:BSPIM:load_cond\/main_5    macrocell15   3013   4953  3908204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell15         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 3908215p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  3901910  RISE       1
\SPI:BSPIM:cnt_enable\/main_5   macrocell16   3002   4942  3908215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 3908273p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4884
-------------------------------------   ---- 
End-of-path arrival time (ps)           4884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_0\/q          macrocell13   1250   1250  3903442  RISE       1
\SPI:BSPIM:cnt_enable\/main_2  macrocell16   3634   4884  3908273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : Net_17/main_2
Capture Clock  : Net_17/clock_0
Path slack     : 3908273p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4884
-------------------------------------   ---- 
End-of-path arrival time (ps)           4884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell13         0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_0\/q  macrocell13   1250   1250  3903442  RISE       1
Net_17/main_2          macrocell17   3634   4884  3908273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell17         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:state_0\/main_2
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 3908274p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell13         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_0\/q       macrocell13   1250   1250  3903442  RISE       1
\SPI:BSPIM:state_0\/main_2  macrocell13   3633   4883  3908274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:load_cond\/main_2
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 3908274p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_0\/q         macrocell13   1250   1250  3903442  RISE       1
\SPI:BSPIM:load_cond\/main_2  macrocell15   3633   4883  3908274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell15         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : Net_14/main_3
Capture Clock  : Net_14/clock_0
Path slack     : 3908296p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell13         0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_0\/q  macrocell13   1250   1250  3903442  RISE       1
Net_14/main_3          macrocell10   3611   4861  3908296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell10         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : Net_19/main_2
Capture Clock  : Net_19/clock_0
Path slack     : 3908296p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell13         0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_0\/q  macrocell13   1250   1250  3903442  RISE       1
Net_19/main_2          macrocell14   3611   4861  3908296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_19/clock_0                                             macrocell14         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:state_2\/main_2
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 3908300p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell13         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_0\/q       macrocell13   1250   1250  3903442  RISE       1
\SPI:BSPIM:state_2\/main_2  macrocell11   3607   4857  3908300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell11         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:state_1\/main_2
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 3908300p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell13         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_0\/q       macrocell13   1250   1250  3903442  RISE       1
\SPI:BSPIM:state_1\/main_2  macrocell12   3607   4857  3908300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell12         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:state_0\/main_4
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 3908303p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  3902017  RISE       1
\SPI:BSPIM:state_0\/main_4      macrocell13   2914   4854  3908303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:load_cond\/main_4
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 3908303p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  3902017  RISE       1
\SPI:BSPIM:load_cond\/main_4    macrocell15   2914   4854  3908303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell15         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:state_2\/main_4
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 3908307p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  3902017  RISE       1
\SPI:BSPIM:state_2\/main_4      macrocell11   2909   4849  3908307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell11         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:state_1\/main_4
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 3908307p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  3902017  RISE       1
\SPI:BSPIM:state_1\/main_4      macrocell12   2909   4849  3908307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell12         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:state_2\/main_1
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 3908309p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell12         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_1\/q       macrocell12   1250   1250  3903327  RISE       1
\SPI:BSPIM:state_2\/main_1  macrocell11   3598   4848  3908309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell11         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:state_1\/main_1
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 3908309p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell12         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_1\/q       macrocell12   1250   1250  3903327  RISE       1
\SPI:BSPIM:state_1\/main_1  macrocell12   3598   4848  3908309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell12         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:state_2\/main_6
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 3908321p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  3901883  RISE       1
\SPI:BSPIM:state_2\/main_6      macrocell11   2896   4836  3908321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell11         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:state_1\/main_6
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 3908321p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  3901883  RISE       1
\SPI:BSPIM:state_1\/main_6      macrocell12   2896   4836  3908321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell12         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 3908322p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  3902017  RISE       1
\SPI:BSPIM:cnt_enable\/main_4   macrocell16   2895   4835  3908322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 3908323p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell12         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_1\/q          macrocell12   1250   1250  3903327  RISE       1
\SPI:BSPIM:cnt_enable\/main_1  macrocell16   3584   4834  3908323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : Net_17/main_1
Capture Clock  : Net_17/clock_0
Path slack     : 3908323p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell12         0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_1\/q  macrocell12   1250   1250  3903327  RISE       1
Net_17/main_1          macrocell17   3584   4834  3908323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell17         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:state_0\/main_3
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 3908325p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  3901889  RISE       1
\SPI:BSPIM:state_0\/main_3      macrocell13   2891   4831  3908325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:load_cond\/main_3
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 3908325p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  3901889  RISE       1
\SPI:BSPIM:load_cond\/main_3    macrocell15   2891   4831  3908325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell15         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : Net_14/main_2
Capture Clock  : Net_14/clock_0
Path slack     : 3908326p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell12         0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_1\/q  macrocell12   1250   1250  3903327  RISE       1
Net_14/main_2          macrocell10   3581   4831  3908326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell10         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : Net_19/main_1
Capture Clock  : Net_19/clock_0
Path slack     : 3908326p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell12         0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_1\/q  macrocell12   1250   1250  3903327  RISE       1
Net_19/main_1          macrocell14   3581   4831  3908326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_19/clock_0                                             macrocell14         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:state_2\/main_5
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 3908331p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  3901910  RISE       1
\SPI:BSPIM:state_2\/main_5      macrocell11   2885   4825  3908331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell11         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:state_1\/main_5
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 3908331p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  3901910  RISE       1
\SPI:BSPIM:state_1\/main_5      macrocell12   2885   4825  3908331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell12         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:state_2\/main_7
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 3908357p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  3902072  RISE       1
\SPI:BSPIM:state_2\/main_7      macrocell11   2860   4800  3908357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell11         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:state_1\/main_7
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 3908357p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  3902072  RISE       1
\SPI:BSPIM:state_1\/main_7      macrocell12   2860   4800  3908357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell12         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:state_0\/main_7
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 3908363p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  3902072  RISE       1
\SPI:BSPIM:state_0\/main_7      macrocell13   2853   4793  3908363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:load_cond\/main_7
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 3908363p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  3902072  RISE       1
\SPI:BSPIM:load_cond\/main_7    macrocell15   2853   4793  3908363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell15         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 3908377p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4780
-------------------------------------   ---- 
End-of-path arrival time (ps)           4780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  3902072  RISE       1
\SPI:BSPIM:cnt_enable\/main_7   macrocell16   2840   4780  3908377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:state_0\/main_1
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 3908462p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell12         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_1\/q       macrocell12   1250   1250  3903327  RISE       1
\SPI:BSPIM:state_0\/main_1  macrocell13   3445   4695  3908462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:load_cond\/main_1
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 3908462p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_1\/q         macrocell12   1250   1250  3903327  RISE       1
\SPI:BSPIM:load_cond\/main_1  macrocell15   3445   4695  3908462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell15         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:state_0\/main_0
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 3908467p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell11         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_2\/q       macrocell11   1250   1250  3903491  RISE       1
\SPI:BSPIM:state_0\/main_0  macrocell13   3439   4689  3908467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:load_cond\/main_0
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 3908467p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell11         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_2\/q         macrocell11   1250   1250  3903491  RISE       1
\SPI:BSPIM:load_cond\/main_0  macrocell15   3439   4689  3908467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell15         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:state_2\/main_0
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 3908468p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell11         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_2\/q       macrocell11   1250   1250  3903491  RISE       1
\SPI:BSPIM:state_2\/main_0  macrocell11   3439   4689  3908468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell11         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:state_1\/main_0
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 3908468p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell11         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_2\/q       macrocell11   1250   1250  3903491  RISE       1
\SPI:BSPIM:state_1\/main_0  macrocell12   3439   4689  3908468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell12         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 3908622p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4535
-------------------------------------   ---- 
End-of-path arrival time (ps)           4535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell11         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_2\/q          macrocell11   1250   1250  3903491  RISE       1
\SPI:BSPIM:cnt_enable\/main_0  macrocell16   3285   4535  3908622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : Net_17/main_0
Capture Clock  : Net_17/clock_0
Path slack     : 3908622p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4535
-------------------------------------   ---- 
End-of-path arrival time (ps)           4535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell11         0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_2\/q  macrocell11   1250   1250  3903491  RISE       1
Net_17/main_0          macrocell17   3285   4535  3908622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell17         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : Net_14/main_1
Capture Clock  : Net_14/clock_0
Path slack     : 3908626p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell11         0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_2\/q  macrocell11   1250   1250  3903491  RISE       1
Net_14/main_1          macrocell10   3281   4531  3908626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell10         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : Net_19/main_0
Capture Clock  : Net_19/clock_0
Path slack     : 3908626p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell11         0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_2\/q  macrocell11   1250   1250  3903491  RISE       1
Net_19/main_0          macrocell14   3281   4531  3908626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_19/clock_0                                             macrocell14         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:cnt_enable\/q
Path End       : \SPI:BSPIM:BitCounter\/enable
Capture Clock  : \SPI:BSPIM:BitCounter\/clock
Path slack     : 3908819p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -4060
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3912607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3788
-------------------------------------   ---- 
End-of-path arrival time (ps)           3788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:cnt_enable\/q       macrocell16   1250   1250  3908819  RISE       1
\SPI:BSPIM:BitCounter\/enable  count7cell    2538   3788  3908819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:cnt_enable\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 3909379p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:cnt_enable\/q       macrocell16   1250   1250  3908819  RISE       1
\SPI:BSPIM:cnt_enable\/main_8  macrocell16   2527   3777  3909379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_19/q
Path End       : Net_19/main_3
Capture Clock  : Net_19/clock_0
Path slack     : 3909667p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_19/clock_0                                             macrocell14         0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_19/q       macrocell14   1250   1250  3909667  RISE       1
Net_19/main_3  macrocell14   2240   3490  3909667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_19/clock_0                                             macrocell14         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14/q
Path End       : Net_14/main_0
Capture Clock  : Net_14/clock_0
Path slack     : 3909675p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3481
-------------------------------------   ---- 
End-of-path arrival time (ps)           3481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell10         0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_14/q       macrocell10   1250   1250  3909675  RISE       1
Net_14/main_0  macrocell10   2231   3481  3909675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell10         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:load_cond\/q
Path End       : \SPI:BSPIM:load_cond\/main_8
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 3909679p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   3916667
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3913157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:load_cond\/q       macrocell15   1250   1250  3909679  RISE       1
\SPI:BSPIM:load_cond\/main_8  macrocell15   2227   3477  3909679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell15         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

