{"vcs1":{"timestamp_begin":1759291117.354478975, "rt":0.79, "ut":0.28, "st":0.14}}
{"vcselab":{"timestamp_begin":1759291118.211772035, "rt":0.53, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1759291118.801653594, "rt":0.21, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759291117.008106858}
{"VCS_COMP_START_TIME": 1759291117.008106858}
{"VCS_COMP_END_TIME": 1759291119.774159786}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog2 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog2 +notimingcheck"}
{"vcs1": {"peak_mem": 367992}}
{"vcselab": {"peak_mem": 229972}}
