/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [2:0] _01_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [14:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [12:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [13:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire [22:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [2:0] celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_68z;
  wire [5:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_74z;
  wire [14:0] celloutsig_0_75z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [16:0] celloutsig_1_14z;
  wire [19:0] celloutsig_1_18z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = !(celloutsig_0_16z[5] ? celloutsig_0_6z[5] : celloutsig_0_15z);
  assign celloutsig_0_59z = !(celloutsig_0_21z ? celloutsig_0_13z[6] : celloutsig_0_13z[6]);
  assign celloutsig_1_3z = !(celloutsig_1_2z ? celloutsig_1_0z : celloutsig_1_2z);
  assign celloutsig_0_9z = ~((celloutsig_0_7z[1] | in_data[11]) & celloutsig_0_8z);
  assign celloutsig_0_53z = celloutsig_0_43z | celloutsig_0_15z;
  assign celloutsig_0_8z = celloutsig_0_5z[6] | celloutsig_0_4z[9];
  assign celloutsig_0_42z = ~(celloutsig_0_6z[0] ^ celloutsig_0_18z[6]);
  assign celloutsig_0_12z = ~(celloutsig_0_1z ^ celloutsig_0_5z[2]);
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_27z[4:2];
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_0_15z, celloutsig_0_46z, celloutsig_0_1z };
  reg [3:0] _12_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _12_ <= 4'h0;
    else _12_ <= { celloutsig_1_1z[9:8], celloutsig_1_3z, celloutsig_1_3z };
  assign out_data[99:96] = _12_;
  assign celloutsig_0_46z = { celloutsig_0_13z[6], celloutsig_0_17z, celloutsig_0_38z, celloutsig_0_8z, celloutsig_0_44z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_19z } === { celloutsig_0_25z[6:0], celloutsig_0_40z, celloutsig_0_43z };
  assign celloutsig_0_11z = { in_data[12], celloutsig_0_6z } === in_data[66:60];
  assign celloutsig_0_43z = { celloutsig_0_25z[3:1], celloutsig_0_22z } && celloutsig_0_18z[8:5];
  assign celloutsig_0_31z = { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_6z } && { celloutsig_0_16z[12:6], celloutsig_0_14z, celloutsig_0_30z, celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_27z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[25] & ~(in_data[5]);
  assign celloutsig_1_4z = { in_data[162:153], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z } % { 1'h1, in_data[133:129], celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_8z } % { 1'h1, celloutsig_1_14z[14:0], celloutsig_1_12z };
  assign celloutsig_0_27z = celloutsig_0_18z[12:8] % { 1'h1, in_data[78:75] };
  assign celloutsig_0_30z = { celloutsig_0_19z, celloutsig_0_28z } % { 1'h1, celloutsig_0_7z[1:0], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_36z = { celloutsig_0_13z[3], celloutsig_0_14z, celloutsig_0_30z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z } % { 1'h1, celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_58z = { celloutsig_0_53z, celloutsig_0_37z, celloutsig_0_51z } % { 1'h1, _01_[1:0] };
  assign celloutsig_0_28z = { celloutsig_0_13z[3:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, celloutsig_0_18z[11:8], celloutsig_0_17z };
  assign celloutsig_0_7z = celloutsig_0_3z ? celloutsig_0_4z[9:7] : celloutsig_0_5z[6:4];
  assign celloutsig_0_74z = celloutsig_0_21z ? { celloutsig_0_10z[3:2], celloutsig_0_44z } : { celloutsig_0_12z, celloutsig_0_34z, celloutsig_0_52z };
  assign celloutsig_0_13z = celloutsig_0_11z ? celloutsig_0_4z[9:3] : celloutsig_0_5z;
  assign celloutsig_0_25z = celloutsig_0_18z[8] ? celloutsig_0_16z[14:7] : { celloutsig_0_18z[10:9], 1'h0, celloutsig_0_18z[7:5], celloutsig_0_24z, celloutsig_0_8z };
  assign celloutsig_0_35z = celloutsig_0_5z[5:0] != { celloutsig_0_30z[6:4], celloutsig_0_31z, celloutsig_0_21z, celloutsig_0_22z };
  assign celloutsig_0_37z = celloutsig_0_6z != celloutsig_0_36z[11:6];
  assign celloutsig_1_13z = celloutsig_1_4z[6:1] != { celloutsig_1_10z[6:2], celloutsig_1_0z };
  assign celloutsig_0_1z = { in_data[72], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } != in_data[47:43];
  assign celloutsig_0_14z = { celloutsig_0_5z[3:2], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_9z } != in_data[46:2];
  assign celloutsig_0_15z = { celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z } != { celloutsig_0_10z[2:1], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_17z = celloutsig_0_10z[9:1] != { celloutsig_0_10z[5:0], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_12z };
  assign celloutsig_0_22z = { celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_2z } != celloutsig_0_16z[8:6];
  assign celloutsig_0_41z = - { celloutsig_0_6z[5:2], celloutsig_0_14z, celloutsig_0_5z, _00_, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_0_5z = - { celloutsig_0_4z[2:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_5z = - in_data[176:170];
  assign celloutsig_1_8z = - { celloutsig_1_4z[5], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_10z = - celloutsig_1_1z[8:2];
  assign celloutsig_0_40z = ~ { celloutsig_0_6z[1:0], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_44z = | { celloutsig_0_41z[18:9], celloutsig_0_30z };
  assign celloutsig_1_0z = | in_data[173:160];
  assign celloutsig_1_2z = | in_data[176:160];
  assign celloutsig_0_2z = | { celloutsig_0_1z, in_data[87:86] };
  assign celloutsig_0_24z = | { celloutsig_0_19z, celloutsig_0_18z[9:8], celloutsig_0_1z };
  assign celloutsig_0_3z = | { celloutsig_0_1z, in_data[87:86], in_data[34:23], celloutsig_0_0z };
  assign celloutsig_0_38z = ^ { celloutsig_0_4z[3:1], celloutsig_0_13z, celloutsig_0_37z, celloutsig_0_0z };
  assign celloutsig_0_51z = ^ { celloutsig_0_41z[19:11], celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_42z };
  assign celloutsig_0_52z = ^ { celloutsig_0_13z[6:5], celloutsig_0_11z, celloutsig_0_34z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_40z, celloutsig_0_19z };
  assign celloutsig_0_68z = ^ { celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_35z };
  assign celloutsig_1_6z = ^ celloutsig_1_1z[9:0];
  assign celloutsig_0_19z = ^ { celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_0_21z = ^ { celloutsig_0_16z[10:9], celloutsig_0_0z, celloutsig_0_17z };
  assign celloutsig_0_6z = in_data[87:82] >> celloutsig_0_4z[7:2];
  assign celloutsig_1_11z = { celloutsig_1_5z[6:1], celloutsig_1_2z, celloutsig_1_2z } >> celloutsig_1_1z[9:2];
  assign celloutsig_1_14z = { celloutsig_1_5z[6], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z } >> { celloutsig_1_8z[11:1], celloutsig_1_13z, celloutsig_1_7z };
  assign celloutsig_1_1z = in_data[158:148] >>> { in_data[157:150], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_4z[3:2], celloutsig_0_4z, celloutsig_0_9z } >>> { in_data[41:33], celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } ~^ { in_data[79:71], celloutsig_0_1z };
  assign celloutsig_0_75z = { celloutsig_0_68z, celloutsig_0_59z, celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_58z } ~^ in_data[75:61];
  assign celloutsig_1_7z = celloutsig_1_4z[6:2] ^ in_data[107:103];
  assign celloutsig_1_12z = celloutsig_1_10z[6:3] ^ { celloutsig_1_10z[4:3], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_5z[1], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_0z } ^ { celloutsig_0_6z[3:2], celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_18z = { celloutsig_0_16z[13:3], celloutsig_0_11z, celloutsig_0_11z } ^ celloutsig_0_16z[12:0];
  assign { out_data[147:128], out_data[34:32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
