Fitter report for calculator
Sat Jan 09 16:08:52 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Other Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Sat Jan 09 16:08:52 2021            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; calculator                                       ;
; Top-level Entity Name              ; calculator                                       ;
; Family                             ; Cyclone IV E                                     ;
; Device                             ; EP4CE6E22C8                                      ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 5,243 / 6,272 ( 84 % )                           ;
;     Total combinational functions  ; 5,228 / 6,272 ( 83 % )                           ;
;     Dedicated logic registers      ; 171 / 6,272 ( 3 % )                              ;
; Total registers                    ; 171                                              ;
; Total pins                         ; 34 / 92 ( 37 % )                                 ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                              ;
; Embedded Multiplier 9-bit elements ; 2 / 30 ( 7 % )                                   ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                    ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.15        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  38.5%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+------------+--------------------------------------+
; Pin Name   ; Reason                               ;
+------------+--------------------------------------+
; bit_sel[0] ; Missing drive strength and slew rate ;
; bit_sel[1] ; Missing drive strength and slew rate ;
; bit_sel[2] ; Missing drive strength and slew rate ;
; bit_sel[3] ; Missing drive strength and slew rate ;
; bit_sel[4] ; Missing drive strength and slew rate ;
; bit_sel[5] ; Missing drive strength and slew rate ;
; bit_sel[6] ; Missing drive strength and slew rate ;
; bit_sel[7] ; Missing drive strength and slew rate ;
; segment[0] ; Missing drive strength and slew rate ;
; segment[1] ; Missing drive strength and slew rate ;
; segment[2] ; Missing drive strength and slew rate ;
; segment[3] ; Missing drive strength and slew rate ;
; segment[4] ; Missing drive strength and slew rate ;
; segment[5] ; Missing drive strength and slew rate ;
; segment[6] ; Missing drive strength and slew rate ;
; segment[7] ; Missing drive strength and slew rate ;
+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                       ;
+------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------+------------------+-----------------------+
; Node                         ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                 ; Destination Port ; Destination Port Name ;
+------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------+------------------+-----------------------+
; num_in:i_num_in|OP_A_reg[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; num_in:i_num_in|OP_A_reg[0]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_A_reg[0]~_Duplicate_1                         ; Q                ;                       ;
; num_in:i_num_in|OP_A_reg[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; num_in:i_num_in|OP_A_reg[1]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_A_reg[1]~_Duplicate_1                         ; Q                ;                       ;
; num_in:i_num_in|OP_A_reg[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; num_in:i_num_in|OP_A_reg[2]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_A_reg[2]~_Duplicate_1                         ; Q                ;                       ;
; num_in:i_num_in|OP_A_reg[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; num_in:i_num_in|OP_A_reg[3]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_A_reg[3]~_Duplicate_1                         ; Q                ;                       ;
; num_in:i_num_in|OP_A_reg[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; num_in:i_num_in|OP_A_reg[4]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_A_reg[4]~_Duplicate_1                         ; Q                ;                       ;
; num_in:i_num_in|OP_A_reg[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; num_in:i_num_in|OP_A_reg[5]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_A_reg[5]~_Duplicate_1                         ; Q                ;                       ;
; num_in:i_num_in|OP_A_reg[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; num_in:i_num_in|OP_A_reg[6]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_A_reg[6]~_Duplicate_1                         ; Q                ;                       ;
; num_in:i_num_in|OP_A_reg[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; num_in:i_num_in|OP_A_reg[7]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_A_reg[7]~_Duplicate_1                         ; Q                ;                       ;
; num_in:i_num_in|OP_A_reg[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; num_in:i_num_in|OP_A_reg[8]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_A_reg[8]~_Duplicate_1                         ; Q                ;                       ;
; num_in:i_num_in|OP_A_reg[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; num_in:i_num_in|OP_A_reg[9]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_A_reg[9]~_Duplicate_1                         ; Q                ;                       ;
; num_in:i_num_in|OP_A_reg[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; num_in:i_num_in|OP_A_reg[10] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_A_reg[10]~_Duplicate_1                        ; Q                ;                       ;
; num_in:i_num_in|OP_A_reg[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; num_in:i_num_in|OP_A_reg[11] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_A_reg[11]~_Duplicate_1                        ; Q                ;                       ;
; num_in:i_num_in|OP_A_reg[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; num_in:i_num_in|OP_A_reg[12] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_A_reg[12]~_Duplicate_1                        ; Q                ;                       ;
; num_in:i_num_in|OP_A_reg[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; num_in:i_num_in|OP_A_reg[13] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_A_reg[13]~_Duplicate_1                        ; Q                ;                       ;
; num_in:i_num_in|OP_A_reg[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; num_in:i_num_in|OP_A_reg[14] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_A_reg[14]~_Duplicate_1                        ; Q                ;                       ;
; num_in:i_num_in|OP_B_reg[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; num_in:i_num_in|OP_B_reg[0]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_B_reg[0]~_Duplicate_1                         ; Q                ;                       ;
; num_in:i_num_in|OP_B_reg[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; num_in:i_num_in|OP_B_reg[1]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_B_reg[1]~_Duplicate_1                         ; Q                ;                       ;
; num_in:i_num_in|OP_B_reg[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; num_in:i_num_in|OP_B_reg[2]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_B_reg[2]~_Duplicate_1                         ; Q                ;                       ;
; num_in:i_num_in|OP_B_reg[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; num_in:i_num_in|OP_B_reg[3]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_B_reg[3]~_Duplicate_1                         ; Q                ;                       ;
; num_in:i_num_in|OP_B_reg[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; num_in:i_num_in|OP_B_reg[4]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_B_reg[4]~_Duplicate_1                         ; Q                ;                       ;
; num_in:i_num_in|OP_B_reg[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; num_in:i_num_in|OP_B_reg[5]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_B_reg[5]~_Duplicate_1                         ; Q                ;                       ;
; num_in:i_num_in|OP_B_reg[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; num_in:i_num_in|OP_B_reg[6]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_B_reg[6]~_Duplicate_1                         ; Q                ;                       ;
; num_in:i_num_in|OP_B_reg[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; num_in:i_num_in|OP_B_reg[7]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_B_reg[7]~_Duplicate_1                         ; Q                ;                       ;
; num_in:i_num_in|OP_B_reg[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; num_in:i_num_in|OP_B_reg[8]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_B_reg[8]~_Duplicate_1                         ; Q                ;                       ;
; num_in:i_num_in|OP_B_reg[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; num_in:i_num_in|OP_B_reg[9]  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_B_reg[9]~_Duplicate_1                         ; Q                ;                       ;
; num_in:i_num_in|OP_B_reg[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; num_in:i_num_in|OP_B_reg[10] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_B_reg[10]~_Duplicate_1                        ; Q                ;                       ;
; num_in:i_num_in|OP_B_reg[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; num_in:i_num_in|OP_B_reg[11] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_B_reg[11]~_Duplicate_1                        ; Q                ;                       ;
; num_in:i_num_in|OP_B_reg[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; num_in:i_num_in|OP_B_reg[12] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_B_reg[12]~_Duplicate_1                        ; Q                ;                       ;
; num_in:i_num_in|OP_B_reg[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; num_in:i_num_in|OP_B_reg[13] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_B_reg[13]~_Duplicate_1                        ; Q                ;                       ;
; num_in:i_num_in|OP_B_reg[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; num_in:i_num_in|OP_B_reg[14] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; num_in:i_num_in|OP_B_reg[14]~_Duplicate_1                        ; Q                ;                       ;
+------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 5473 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 5473 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 5473    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 0       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/QUARTUS_program/Calculator_Z004/Calculator/calculator.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 5,243 / 6,272 ( 84 % ) ;
;     -- Combinational with no register       ; 5072                   ;
;     -- Register only                        ; 15                     ;
;     -- Combinational with a register        ; 156                    ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 1111                   ;
;     -- 3 input functions                    ; 1624                   ;
;     -- <=2 input functions                  ; 2493                   ;
;     -- Register only                        ; 15                     ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 3589                   ;
;     -- arithmetic mode                      ; 1639                   ;
;                                             ;                        ;
; Total registers*                            ; 171 / 6,684 ( 3 % )    ;
;     -- Dedicated logic registers            ; 171 / 6,272 ( 3 % )    ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )        ;
;                                             ;                        ;
; Total LABs:  partially or completely used   ; 381 / 392 ( 97 % )     ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 34 / 92 ( 37 % )       ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )         ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )          ;
;                                             ;                        ;
; Global signals                              ; 3                      ;
; M9Ks                                        ; 0 / 30 ( 0 % )         ;
; Total block memory bits                     ; 0 / 276,480 ( 0 % )    ;
; Total block memory implementation bits      ; 0 / 276,480 ( 0 % )    ;
; Embedded Multiplier 9-bit elements          ; 2 / 30 ( 7 % )         ;
; PLLs                                        ; 0 / 2 ( 0 % )          ;
; Global clocks                               ; 3 / 10 ( 30 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )          ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 9% / 9% / 9%           ;
; Peak interconnect usage (total/H/V)         ; 14% / 14% / 15%        ;
; Maximum fan-out                             ; 137                    ;
; Highest non-global fan-out                  ; 48                     ;
; Total fan-out                               ; 14138                  ;
; Average fan-out                             ; 2.58                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 5243 / 6272 ( 84 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 5072                 ; 0                              ;
;     -- Register only                        ; 15                   ; 0                              ;
;     -- Combinational with a register        ; 156                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 1111                 ; 0                              ;
;     -- 3 input functions                    ; 1624                 ; 0                              ;
;     -- <=2 input functions                  ; 2493                 ; 0                              ;
;     -- Register only                        ; 15                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 3589                 ; 0                              ;
;     -- arithmetic mode                      ; 1639                 ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 171                  ; 0                              ;
;     -- Dedicated logic registers            ; 171 / 6272 ( 3 % )   ; 0 / 6272 ( 0 % )               ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 381 / 392 ( 97 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 34                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 2 / 30 ( 7 % )       ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 0                    ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                              ;
; Clock control block                         ; 3 / 12 ( 25 % )      ; 0 / 12 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 14173                ; 0                              ;
;     -- Registered Connections               ; 1621                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 18                   ; 0                              ;
;     -- Output Ports                         ; 16                   ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                  ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; add    ; 6     ; 1        ; 0            ; 22           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 2.5 V        ; --                        ; User                 ;
; cancel ; 142   ; 8        ; 3            ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; clk    ; 90    ; 6        ; 34           ; 12           ; 7            ; 33                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; div    ; 7     ; 1        ; 0            ; 21           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; enter  ; 11    ; 1        ; 0            ; 18           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; esc    ; 10    ; 1        ; 0            ; 18           ; 14           ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_0  ; 24    ; 2        ; 0            ; 11           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_1  ; 31    ; 2        ; 0            ; 7            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_2  ; 30    ; 2        ; 0            ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_3  ; 33    ; 2        ; 0            ; 6            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_4  ; 32    ; 2        ; 0            ; 6            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_5  ; 42    ; 3        ; 3            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_6  ; 39    ; 3        ; 1            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_7  ; 44    ; 3        ; 5            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_8  ; 43    ; 3        ; 5            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_9  ; 13    ; 1        ; 0            ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 2.5 V        ; --                        ; User                 ;
; mul    ; 8     ; 1        ; 0            ; 21           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 2.5 V        ; --                        ; User                 ;
; sub    ; 144   ; 8        ; 1            ; 24           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; bit_sel[0] ; 119   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; bit_sel[1] ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; bit_sel[2] ; 115   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; bit_sel[3] ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; bit_sel[4] ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; bit_sel[5] ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; bit_sel[6] ; 113   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; bit_sel[7] ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segment[0] ; 112   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segment[1] ; 100   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segment[2] ; 104   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segment[3] ; 111   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segment[4] ; 106   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segment[5] ; 110   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segment[6] ; 103   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segment[7] ; 105   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                           ;
+----------+-----------------------------+-------------------+------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As       ; User Signal Name ; Pin Type                  ;
+----------+-----------------------------+-------------------+------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; Use as regular IO ; add              ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; Use as regular IO ; mul              ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                 ; -                ; Dedicated Programming Pin ;
; 13       ; DATA0                       ; Use as regular IO ; key_9            ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                 ; -                ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                 ; -                ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                   ; -                 ; -                ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                 ; -                ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                 ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                 ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                 ; -                ; Dedicated Programming Pin ;
; 103      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO ; segment[6]       ; Dual Purpose Pin          ;
+----------+-----------------------------+-------------------+------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 6 / 11 ( 55 % )  ; 2.5V          ; --           ;
; 2        ; 5 / 8 ( 63 % )   ; 2.5V          ; --           ;
; 3        ; 4 / 11 ( 36 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 13 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 6 / 10 ( 60 % )  ; 2.5V          ; --           ;
; 7        ; 11 / 13 ( 85 % ) ; 2.5V          ; --           ;
; 8        ; 2 / 12 ( 17 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; add                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; On           ;
; 7        ; 6          ; 1        ; div                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 7          ; 1        ; mul                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; esc                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 14         ; 1        ; enter                           ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; 13       ; 16         ; 1        ; key_9                           ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; key_0                           ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 26         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; key_2                           ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 36         ; 2        ; key_1                           ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; key_4                           ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 40         ; 2        ; key_3                           ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; key_6                           ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; key_5                           ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; key_8                           ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 54         ; 3        ; key_7                           ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; clk                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 91       ; 128        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; segment[1]                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 139        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 102      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; segment[6]                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ; 141        ; 6        ; segment[2]                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 105      ; 142        ; 6        ; segment[7]                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 146        ; 6        ; segment[4]                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; segment[5]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 154        ; 7        ; segment[3]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 155        ; 7        ; segment[0]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 156        ; 7        ; bit_sel[6]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 157        ; 7        ; bit_sel[4]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; bit_sel[2]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; bit_sel[0]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 164        ; 7        ; bit_sel[7]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 165        ; 7        ; bit_sel[5]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; bit_sel[3]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; bit_sel[1]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; cancel                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; sub                             ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                               ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |calculator                               ; 5243 (0)    ; 171 (0)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 34   ; 0            ; 5072 (0)     ; 15 (0)            ; 156 (0)          ; |calculator                                                                                                                                       ; work         ;
;    |display:i_display|                    ; 1756 (46)   ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1740 (31)    ; 0 (0)             ; 16 (15)          ; |calculator|display:i_display                                                                                                                     ; work         ;
;       |lpm_divide:Div10|                  ; 155 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 155 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div10                                                                                                    ; work         ;
;          |lpm_divide_fkm:auto_generated|  ; 155 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 155 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_7nh:divider| ; 155 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 155 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider                                          ; work         ;
;                |alt_u_div_2af:divider|    ; 155 (155)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 155 (155)    ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                    ; work         ;
;       |lpm_divide:Div11|                  ; 180 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 180 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div11                                                                                                    ; work         ;
;          |lpm_divide_5jm:auto_generated|  ; 180 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 180 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_tlh:divider| ; 180 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 180 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                                          ; work         ;
;                |alt_u_div_e7f:divider|    ; 180 (180)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 180 (180)    ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider                    ; work         ;
;       |lpm_divide:Div12|                  ; 148 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div12                                                                                                    ; work         ;
;          |lpm_divide_2jm:auto_generated|  ; 148 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 148 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                                          ; work         ;
;                |alt_u_div_87f:divider|    ; 148 (148)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (148)    ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                    ; work         ;
;       |lpm_divide:Div7|                   ; 155 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 155 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div7                                                                                                     ; work         ;
;          |lpm_divide_fkm:auto_generated|  ; 155 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 155 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated                                                                       ; work         ;
;             |sign_div_unsign_7nh:divider| ; 155 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 155 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider                                           ; work         ;
;                |alt_u_div_2af:divider|    ; 155 (155)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 155 (155)    ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                     ; work         ;
;       |lpm_divide:Div8|                   ; 180 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 180 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div8                                                                                                     ; work         ;
;          |lpm_divide_5jm:auto_generated|  ; 180 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 180 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div8|lpm_divide_5jm:auto_generated                                                                       ; work         ;
;             |sign_div_unsign_tlh:divider| ; 180 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 180 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                                           ; work         ;
;                |alt_u_div_e7f:divider|    ; 180 (180)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 180 (180)    ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider                     ; work         ;
;       |lpm_divide:Div9|                   ; 148 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div9                                                                                                     ; work         ;
;          |lpm_divide_2jm:auto_generated|  ; 148 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated                                                                       ; work         ;
;             |sign_div_unsign_qlh:divider| ; 148 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                                           ; work         ;
;                |alt_u_div_87f:divider|    ; 148 (148)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (148)    ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                     ; work         ;
;       |lpm_divide:Mod10|                  ; 151 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (0)      ; 0 (0)             ; 1 (0)            ; |calculator|display:i_display|lpm_divide:Mod10                                                                                                    ; work         ;
;          |lpm_divide_5bm:auto_generated|  ; 151 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (0)      ; 0 (0)             ; 1 (0)            ; |calculator|display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 151 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (0)      ; 0 (0)             ; 1 (0)            ; |calculator|display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                          ; work         ;
;                |alt_u_div_87f:divider|    ; 151 (151)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (150)    ; 0 (0)             ; 1 (1)            ; |calculator|display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                    ; work         ;
;       |lpm_divide:Mod11|                  ; 38 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (0)       ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod11                                                                                                    ; work         ;
;          |lpm_divide_5bm:auto_generated|  ; 38 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (0)       ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod11|lpm_divide_5bm:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 38 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (0)       ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod11|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                          ; work         ;
;                |alt_u_div_87f:divider|    ; 38 (38)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod11|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                    ; work         ;
;       |lpm_divide:Mod12|                  ; 80 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (0)       ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod12                                                                                                    ; work         ;
;          |lpm_divide_5bm:auto_generated|  ; 80 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (0)       ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod12|lpm_divide_5bm:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 80 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (0)       ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                          ; work         ;
;                |alt_u_div_87f:divider|    ; 80 (80)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (80)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                    ; work         ;
;       |lpm_divide:Mod13|                  ; 122 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod13                                                                                                    ; work         ;
;          |lpm_divide_5bm:auto_generated|  ; 122 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 122 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                          ; work         ;
;                |alt_u_div_87f:divider|    ; 122 (122)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (122)    ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                    ; work         ;
;       |lpm_divide:Mod14|                  ; 151 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 151 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod14                                                                                                    ; work         ;
;          |lpm_divide_5bm:auto_generated|  ; 151 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 151 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 151 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 151 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                          ; work         ;
;                |alt_u_div_87f:divider|    ; 151 (151)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 151 (151)    ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                    ; work         ;
;       |lpm_divide:Mod8|                   ; 80 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (0)       ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod8                                                                                                     ; work         ;
;          |lpm_divide_5bm:auto_generated|  ; 80 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (0)       ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod8|lpm_divide_5bm:auto_generated                                                                       ; work         ;
;             |sign_div_unsign_qlh:divider| ; 80 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (0)       ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                           ; work         ;
;                |alt_u_div_87f:divider|    ; 80 (80)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (80)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                     ; work         ;
;       |lpm_divide:Mod9|                   ; 122 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod9                                                                                                     ; work         ;
;          |lpm_divide_5bm:auto_generated|  ; 122 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated                                                                       ; work         ;
;             |sign_div_unsign_qlh:divider| ; 122 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                           ; work         ;
;                |alt_u_div_87f:divider|    ; 122 (122)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (122)    ; 0 (0)             ; 0 (0)            ; |calculator|display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                     ; work         ;
;    |div_1K:i_div_1K|                      ; 46 (46)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 33 (33)          ; |calculator|div_1K:i_div_1K                                                                                                                       ; work         ;
;    |key_rise:i0_key_rise|                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |calculator|key_rise:i0_key_rise                                                                                                                  ; work         ;
;    |key_rise:i10_key_rise|                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |calculator|key_rise:i10_key_rise                                                                                                                 ; work         ;
;    |key_rise:i1_key_rise|                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |calculator|key_rise:i1_key_rise                                                                                                                  ; work         ;
;    |key_rise:i2_key_rise|                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |calculator|key_rise:i2_key_rise                                                                                                                  ; work         ;
;    |key_rise:i3_key_rise|                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |calculator|key_rise:i3_key_rise                                                                                                                  ; work         ;
;    |key_rise:i4_key_rise|                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |calculator|key_rise:i4_key_rise                                                                                                                  ; work         ;
;    |key_rise:i5_key_rise|                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |calculator|key_rise:i5_key_rise                                                                                                                  ; work         ;
;    |key_rise:i6_key_rise|                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |calculator|key_rise:i6_key_rise                                                                                                                  ; work         ;
;    |key_rise:i7_key_rise|                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |calculator|key_rise:i7_key_rise                                                                                                                  ; work         ;
;    |key_rise:i8_key_rise|                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |calculator|key_rise:i8_key_rise                                                                                                                  ; work         ;
;    |key_rise:i9_key_rise|                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |calculator|key_rise:i9_key_rise                                                                                                                  ; work         ;
;    |num_in:i_num_in|                      ; 3415 (270)  ; 93 (93)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 3316 (172)   ; 4 (4)             ; 95 (87)          ; |calculator|num_in:i_num_in                                                                                                                       ; work         ;
;       |lpm_divide:Div0|                   ; 367 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 364 (0)      ; 0 (0)             ; 3 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Div0                                                                                                       ; work         ;
;          |lpm_divide_0jm:auto_generated|  ; 367 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 364 (0)      ; 0 (0)             ; 3 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_olh:divider| ; 367 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 364 (0)      ; 0 (0)             ; 3 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                             ; work         ;
;                |alt_u_div_47f:divider|    ; 367 (367)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 364 (364)    ; 0 (0)             ; 3 (3)            ; |calculator|num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                       ; work         ;
;       |lpm_divide:Div1|                   ; 552 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 552 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Div1                                                                                                       ; work         ;
;          |lpm_divide_3jm:auto_generated|  ; 552 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 552 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_rlh:divider| ; 552 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 552 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                             ; work         ;
;                |alt_u_div_a7f:divider|    ; 552 (552)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 552 (552)    ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                       ; work         ;
;       |lpm_divide:Div2|                   ; 611 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 610 (0)      ; 0 (0)             ; 1 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Div2                                                                                                       ; work         ;
;          |lpm_divide_dkm:auto_generated|  ; 611 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 610 (0)      ; 0 (0)             ; 1 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_5nh:divider| ; 611 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 610 (0)      ; 0 (0)             ; 1 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider                                             ; work         ;
;                |alt_u_div_u9f:divider|    ; 611 (611)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 610 (610)    ; 0 (0)             ; 1 (1)            ; |calculator|num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                       ; work         ;
;       |lpm_divide:Div3|                   ; 285 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 282 (0)      ; 0 (0)             ; 3 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Div3                                                                                                       ; work         ;
;          |lpm_divide_lkm:auto_generated|  ; 285 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 282 (0)      ; 0 (0)             ; 3 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Div3|lpm_divide_lkm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_dnh:divider| ; 285 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 282 (0)      ; 0 (0)             ; 3 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Div3|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider                                             ; work         ;
;                |alt_u_div_eaf:divider|    ; 285 (284)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 282 (282)    ; 0 (0)             ; 3 (2)            ; |calculator|num_in:i_num_in|lpm_divide:Div3|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider                       ; work         ;
;                   |add_sub_8pc:add_sub_1| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |calculator|num_in:i_num_in|lpm_divide:Div3|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_8pc:add_sub_1 ; work         ;
;       |lpm_divide:Mod0|                   ; 367 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 367 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Mod0                                                                                                       ; work         ;
;          |lpm_divide_3bm:auto_generated|  ; 367 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 367 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_olh:divider| ; 367 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 367 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                             ; work         ;
;                |alt_u_div_47f:divider|    ; 367 (367)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 367 (367)    ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                       ; work         ;
;       |lpm_divide:Mod1|                   ; 356 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 355 (0)      ; 0 (0)             ; 1 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Mod1                                                                                                       ; work         ;
;          |lpm_divide_3bm:auto_generated|  ; 356 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 355 (0)      ; 0 (0)             ; 1 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_olh:divider| ; 356 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 355 (0)      ; 0 (0)             ; 1 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                             ; work         ;
;                |alt_u_div_47f:divider|    ; 356 (356)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 355 (355)    ; 0 (0)             ; 1 (1)            ; |calculator|num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                       ; work         ;
;       |lpm_divide:Mod2|                   ; 314 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 314 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Mod2                                                                                                       ; work         ;
;          |lpm_divide_3bm:auto_generated|  ; 314 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 314 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_olh:divider| ; 314 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 314 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                             ; work         ;
;                |alt_u_div_47f:divider|    ; 314 (314)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 314 (314)    ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                       ; work         ;
;       |lpm_divide:Mod3|                   ; 270 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 270 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Mod3                                                                                                       ; work         ;
;          |lpm_divide_3bm:auto_generated|  ; 270 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 270 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_olh:divider| ; 270 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 270 (0)      ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                             ; work         ;
;                |alt_u_div_47f:divider|    ; 270 (270)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 270 (270)    ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                       ; work         ;
;       |lpm_mult:Mult0|                    ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_mult:Mult0                                                                                                        ; work         ;
;          |multcore:mult_core|             ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_mult:Mult0|multcore:mult_core                                                                                     ; work         ;
;       |lpm_mult:Mult1|                    ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_mult:Mult1                                                                                                        ; work         ;
;          |multcore:mult_core|             ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_mult:Mult1|multcore:mult_core                                                                                     ; work         ;
;       |lpm_mult:Mult2|                    ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_mult:Mult2                                                                                                        ; work         ;
;          |multcore:mult_core|             ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_mult:Mult2|multcore:mult_core                                                                                     ; work         ;
;       |lpm_mult:Mult3|                    ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_mult:Mult3                                                                                                        ; work         ;
;          |multcore:mult_core|             ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_mult:Mult3|multcore:mult_core                                                                                     ; work         ;
;       |lpm_mult:Mult4|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_mult:Mult4                                                                                                        ; work         ;
;          |mult_2dt:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |calculator|num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated                                                                                ; work         ;
;    |state_ctrl:i_state_ctrl|              ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |calculator|state_ctrl:i_state_ctrl                                                                                                               ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; bit_sel[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bit_sel[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bit_sel[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bit_sel[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bit_sel[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bit_sel[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bit_sel[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bit_sel[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segment[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segment[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segment[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segment[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segment[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segment[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segment[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segment[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; esc        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; add        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sub        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mul        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; div        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; enter      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; key_3      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; key_2      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; key_7      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; key_6      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; key_4      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; key_5      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; key_0      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key_1      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; key_9      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; key_8      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cancel     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                ;
+-------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                             ; Pad To Core Index ; Setting ;
+-------------------------------------------------+-------------------+---------+
; clk                                             ;                   ;         ;
; esc                                             ;                   ;         ;
;      - num_in:i_num_in|input_A[0]               ; 1                 ; 6       ;
;      - num_in:i_num_in|input_A[4]               ; 1                 ; 6       ;
;      - num_in:i_num_in|input_A[1]               ; 1                 ; 6       ;
;      - num_in:i_num_in|input_A[8]               ; 1                 ; 6       ;
;      - num_in:i_num_in|input_A[5]               ; 1                 ; 6       ;
;      - num_in:i_num_in|input_A[12]              ; 1                 ; 6       ;
;      - num_in:i_num_in|input_A[9]               ; 1                 ; 6       ;
;      - num_in:i_num_in|input_A[13]              ; 1                 ; 6       ;
;      - num_in:i_num_in|input_A[10]              ; 1                 ; 6       ;
;      - num_in:i_num_in|input_A[11]              ; 1                 ; 6       ;
;      - num_in:i_num_in|input_A[15]              ; 1                 ; 6       ;
;      - num_in:i_num_in|input_A[14]              ; 1                 ; 6       ;
;      - num_in:i_num_in|input_A[7]               ; 1                 ; 6       ;
;      - num_in:i_num_in|input_A[6]               ; 1                 ; 6       ;
;      - num_in:i_num_in|input_A[2]               ; 1                 ; 6       ;
;      - num_in:i_num_in|input_A[3]               ; 1                 ; 6       ;
;      - num_in:i_num_in|OP_Result_reg[15]        ; 1                 ; 6       ;
;      - num_in:i_num_in|OP_Result_reg[14]        ; 1                 ; 6       ;
;      - num_in:i_num_in|OP_Result_reg[13]        ; 1                 ; 6       ;
;      - num_in:i_num_in|OP_Result_reg[12]        ; 1                 ; 6       ;
;      - num_in:i_num_in|OP_Result_reg[11]        ; 1                 ; 6       ;
;      - num_in:i_num_in|OP_Result_reg[10]        ; 1                 ; 6       ;
;      - num_in:i_num_in|OP_Result_reg[9]         ; 1                 ; 6       ;
;      - num_in:i_num_in|OP_Result_reg[8]         ; 1                 ; 6       ;
;      - num_in:i_num_in|OP_Result_reg[7]         ; 1                 ; 6       ;
;      - num_in:i_num_in|OP_Result_reg[6]         ; 1                 ; 6       ;
;      - num_in:i_num_in|OP_Result_reg[5]         ; 1                 ; 6       ;
;      - num_in:i_num_in|OP_Result_reg[4]         ; 1                 ; 6       ;
;      - num_in:i_num_in|OP_Result_reg[3]         ; 1                 ; 6       ;
;      - num_in:i_num_in|OP_Result_reg[2]         ; 1                 ; 6       ;
;      - num_in:i_num_in|OP_Result_reg[1]         ; 1                 ; 6       ;
;      - num_in:i_num_in|OP_Result_reg[0]         ; 1                 ; 6       ;
;      - state_ctrl:i_state_ctrl|calcul[0]        ; 1                 ; 6       ;
;      - state_ctrl:i_state_ctrl|calcul[1]        ; 1                 ; 6       ;
;      - state_ctrl:i_state_ctrl|state.s_result   ; 1                 ; 6       ;
;      - state_ctrl:i_state_ctrl|state.s_second   ; 1                 ; 6       ;
;      - num_in:i_num_in|input_A[3]~3             ; 1                 ; 6       ;
;      - num_in:i_num_in|input_B[4]~17            ; 1                 ; 6       ;
;      - num_in:i_num_in|input_B[3]~19            ; 1                 ; 6       ;
;      - num_in:i_num_in|OP_Result_reg~2          ; 1                 ; 6       ;
;      - num_in:i_num_in|OP_Result_reg[25]~4      ; 1                 ; 6       ;
;      - state_ctrl:i_state_ctrl|state~12         ; 1                 ; 6       ;
;      - state_ctrl:i_state_ctrl|state~13         ; 1                 ; 6       ;
;      - state_ctrl:i_state_ctrl|state~14         ; 1                 ; 6       ;
;      - state_ctrl:i_state_ctrl|calcul[1]~2      ; 1                 ; 6       ;
;      - state_ctrl:i_state_ctrl|state~15         ; 1                 ; 6       ;
;      - num_in:i_num_in|input_B[3]~36            ; 1                 ; 6       ;
;      - num_in:i_num_in|OP_Result_reg[31]~51     ; 1                 ; 6       ;
; add                                             ;                   ;         ;
;      - state_ctrl:i_state_ctrl|always0~0        ; 1                 ; 6       ;
;      - state_ctrl:i_state_ctrl|calcul~0         ; 1                 ; 6       ;
;      - state_ctrl:i_state_ctrl|calcul~1         ; 1                 ; 6       ;
; sub                                             ;                   ;         ;
;      - state_ctrl:i_state_ctrl|always0~0        ; 0                 ; 6       ;
;      - state_ctrl:i_state_ctrl|calcul~0         ; 0                 ; 6       ;
;      - state_ctrl:i_state_ctrl|calcul~1         ; 0                 ; 6       ;
; mul                                             ;                   ;         ;
;      - state_ctrl:i_state_ctrl|always0~0        ; 0                 ; 6       ;
;      - state_ctrl:i_state_ctrl|calcul~0         ; 0                 ; 6       ;
;      - state_ctrl:i_state_ctrl|calcul[1]~2      ; 0                 ; 6       ;
; div                                             ;                   ;         ;
;      - state_ctrl:i_state_ctrl|always0~0        ; 1                 ; 6       ;
;      - state_ctrl:i_state_ctrl|calcul[1]~2      ; 1                 ; 6       ;
; enter                                           ;                   ;         ;
;      - state_ctrl:i_state_ctrl|Selector0~0      ; 1                 ; 6       ;
;      - state_ctrl:i_state_ctrl|state~13         ; 1                 ; 6       ;
; key_3                                           ;                   ;         ;
;      - key_rise:i3_key_rise|key_in_buf0~feeder  ; 1                 ; 6       ;
; key_2                                           ;                   ;         ;
;      - key_rise:i2_key_rise|key_in_buf0         ; 0                 ; 6       ;
; key_7                                           ;                   ;         ;
;      - key_rise:i7_key_rise|key_in_buf0~feeder  ; 1                 ; 6       ;
; key_6                                           ;                   ;         ;
;      - key_rise:i6_key_rise|key_in_buf0~feeder  ; 0                 ; 6       ;
; key_4                                           ;                   ;         ;
;      - key_rise:i4_key_rise|key_in_buf0         ; 0                 ; 6       ;
; key_5                                           ;                   ;         ;
;      - key_rise:i5_key_rise|key_in_buf0         ; 0                 ; 6       ;
; key_0                                           ;                   ;         ;
; key_1                                           ;                   ;         ;
;      - key_rise:i1_key_rise|key_in_buf0         ; 0                 ; 6       ;
; key_9                                           ;                   ;         ;
;      - key_rise:i9_key_rise|key_in_buf0~feeder  ; 0                 ; 6       ;
; key_8                                           ;                   ;         ;
;      - key_rise:i8_key_rise|key_in_buf0         ; 0                 ; 6       ;
; cancel                                          ;                   ;         ;
;      - key_rise:i10_key_rise|key_in_buf0~feeder ; 0                 ; 6       ;
+-------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                   ;
+--------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                 ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; clk                                  ; PIN_90             ; 33      ; Clock        ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; display:i_display|Mux15~0            ; LCCOMB_X25_Y20_N20 ; 7       ; Latch enable ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; div_1K:i_div_1K|LessThan0~3          ; LCCOMB_X30_Y21_N4  ; 32      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; div_1K:i_div_1K|clk_1KHz             ; FF_X30_Y20_N5      ; 3       ; Clock        ; no     ; --                   ; --               ; --                        ;
; div_1K:i_div_1K|clk_1KHz             ; FF_X30_Y20_N5      ; 137     ; Clock        ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; esc                                  ; PIN_10             ; 48      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; num_in:i_num_in|OP_Result_reg[31]~51 ; LCCOMB_X31_Y10_N30 ; 31      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; num_in:i_num_in|input_A[3]~3         ; LCCOMB_X33_Y13_N2  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; num_in:i_num_in|input_B[3]~19        ; LCCOMB_X33_Y13_N16 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; state_ctrl:i_state_ctrl|calcul[1]~2  ; LCCOMB_X31_Y10_N0  ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
+--------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                           ;
+---------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                      ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk                       ; PIN_90             ; 33      ; 6                                    ; Global Clock         ; GCLK7            ; --                        ;
; display:i_display|Mux15~0 ; LCCOMB_X25_Y20_N20 ; 7       ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; div_1K:i_div_1K|clk_1KHz  ; FF_X30_Y20_N5      ; 137     ; 10                                   ; Global Clock         ; GCLK6            ; --                        ;
+---------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                            ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; esc~input                                                                                                                                       ; 48      ;
; state_ctrl:i_state_ctrl|calcul[1]                                                                                                               ; 35      ;
; state_ctrl:i_state_ctrl|calcul[0]                                                                                                               ; 33      ;
; num_in:i_num_in|OP_B_reg[3]~_Duplicate_1                                                                                                        ; 33      ;
; num_in:i_num_in|OP_B_reg[4]~_Duplicate_1                                                                                                        ; 33      ;
; num_in:i_num_in|Equal0~1                                                                                                                        ; 32      ;
; div_1K:i_div_1K|LessThan0~3                                                                                                                     ; 32      ;
; num_in:i_num_in|OP_Result_reg[31]~51                                                                                                            ; 31      ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_12_result_int[11]~16 ; 31      ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_11_result_int[11]~16 ; 31      ;
; num_in:i_num_in|OP_B_reg[5]~_Duplicate_1                                                                                                        ; 30      ;
; num_in:i_num_in|OP_B_reg[6]~_Duplicate_1                                                                                                        ; 30      ;
; num_in:i_num_in|OP_B_reg[7]~_Duplicate_1                                                                                                        ; 30      ;
; num_in:i_num_in|OP_B_reg[14]~_Duplicate_1                                                                                                       ; 30      ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_28_result_int[11]~16    ; 29      ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_27_result_int[11]~16    ; 29      ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_26_result_int[11]~16    ; 29      ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_25_result_int[11]~16    ; 29      ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_24_result_int[11]~16    ; 29      ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_23_result_int[11]~16    ; 29      ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_22_result_int[11]~16    ; 29      ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_21_result_int[11]~16    ; 29      ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_20_result_int[11]~16    ; 29      ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_17_result_int[11]~16    ; 29      ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_14_result_int[11]~16    ; 29      ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_13_result_int[11]~16    ; 29      ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_12_result_int[11]~16    ; 29      ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_11_result_int[11]~16    ; 29      ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_10_result_int[11]~16    ; 29      ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_13_result_int[11]~16 ; 29      ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_12_result_int[11]~16  ; 29      ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_10_result_int[11]~16 ; 28      ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_11_result_int[11]~16  ; 28      ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_29_result_int[11]~16    ; 27      ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_19_result_int[11]~16    ; 27      ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_18_result_int[11]~16    ; 27      ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_16_result_int[11]~16    ; 27      ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_15_result_int[11]~16    ; 27      ;
; num_in:i_num_in|OP_B_reg[2]~_Duplicate_1                                                                                                        ; 27      ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_13_result_int[11]~16  ; 27      ;
; num_in:i_num_in|OP_B_reg[8]~_Duplicate_1                                                                                                        ; 26      ;
; num_in:i_num_in|OP_B_reg[9]~_Duplicate_1                                                                                                        ; 26      ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_10_result_int[11]~16  ; 26      ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_9_result_int[10]~14     ; 25      ;
; num_in:i_num_in|OP_B_reg[10]~_Duplicate_1                                                                                                       ; 25      ;
; num_in:i_num_in|input_B[3]~7                                                                                                                    ; 23      ;
; display:i_display|seg_select[1]                                                                                                                 ; 23      ;
; num_in:i_num_in|OP_B_reg[1]~_Duplicate_1                                                                                                        ; 23      ;
; display:i_display|seg_select[0]                                                                                                                 ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_29_result_int[8]~12     ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_28_result_int[8]~12     ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_27_result_int[8]~12     ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_26_result_int[8]~12     ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_25_result_int[8]~12     ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_24_result_int[8]~12     ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_23_result_int[8]~12     ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_22_result_int[8]~12     ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_21_result_int[8]~12     ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_20_result_int[8]~12     ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_19_result_int[8]~12     ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_18_result_int[8]~12     ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_17_result_int[8]~12     ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_16_result_int[8]~12     ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_15_result_int[8]~12     ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_14_result_int[8]~12     ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_13_result_int[8]~12     ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_12_result_int[8]~12     ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_11_result_int[8]~12     ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_10_result_int[8]~12     ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_9_result_int[8]~12      ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_8_result_int[8]~12      ; 22      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_7_result_int[8]~12      ; 22      ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[8]~12  ; 22      ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[8]~12  ; 22      ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_11_result_int[8]~12  ; 22      ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_10_result_int[8]~12  ; 22      ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_9_result_int[8]~12   ; 22      ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_8_result_int[8]~12   ; 22      ;
; num_in:i_num_in|OP_B_reg[11]~_Duplicate_1                                                                                                       ; 22      ;
; display:i_display|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[8]~12   ; 22      ;
; display:i_display|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[8]~12   ; 22      ;
; display:i_display|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_11_result_int[8]~12   ; 22      ;
; display:i_display|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_10_result_int[8]~12   ; 22      ;
; display:i_display|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_9_result_int[8]~12    ; 22      ;
; display:i_display|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_8_result_int[8]~12    ; 22      ;
; num_in:i_num_in|OP_B_reg[0]~_Duplicate_1                                                                                                        ; 20      ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_30_result_int[11]~16    ; 20      ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_7_result_int[8]~12   ; 20      ;
; num_in:i_num_in|OP_B_reg[12]~_Duplicate_1                                                                                                       ; 20      ;
; num_in:i_num_in|OP_B_reg[13]~_Duplicate_1                                                                                                       ; 20      ;
; num_in:i_num_in|OP_A_reg[3]~_Duplicate_1                                                                                                        ; 20      ;
; num_in:i_num_in|OP_A_reg[4]~_Duplicate_1                                                                                                        ; 20      ;
; num_in:i_num_in|OP_A_reg[5]~_Duplicate_1                                                                                                        ; 20      ;
; num_in:i_num_in|OP_A_reg[6]~_Duplicate_1                                                                                                        ; 20      ;
; num_in:i_num_in|OP_A_reg[7]~_Duplicate_1                                                                                                        ; 20      ;
; display:i_display|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_7_result_int[8]~12    ; 20      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_6_result_int[7]~10      ; 19      ;
; num_in:i_num_in|OP_A_reg[8]~_Duplicate_1                                                                                                        ; 19      ;
; num_in:i_num_in|OP_A_reg[9]~_Duplicate_1                                                                                                        ; 19      ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_14_result_int[11]~16 ; 18      ;
; num_in:i_num_in|OP_A_reg[10]~_Duplicate_1                                                                                                       ; 18      ;
; num_in:i_num_in|OP_A_reg[11]~_Duplicate_1                                                                                                       ; 18      ;
; num_in:i_num_in|lpm_divide:Div3|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_14_result_int[15]~30    ; 17      ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_14_result_int[11]~16  ; 17      ;
; num_in:i_num_in|input_B[3]~19                                                                                                                   ; 16      ;
; num_in:i_num_in|input_A[3]~3                                                                                                                    ; 16      ;
; num_in:i_num_in|OP_Result_reg[16]                                                                                                               ; 16      ;
; num_in:i_num_in|OP_Result_reg[17]                                                                                                               ; 16      ;
; num_in:i_num_in|OP_Result_reg[18]                                                                                                               ; 16      ;
; num_in:i_num_in|OP_Result_reg[19]                                                                                                               ; 16      ;
; num_in:i_num_in|OP_Result_reg[20]                                                                                                               ; 16      ;
; num_in:i_num_in|OP_Result_reg[21]                                                                                                               ; 16      ;
; num_in:i_num_in|OP_Result_reg[22]                                                                                                               ; 16      ;
; num_in:i_num_in|OP_Result_reg[23]                                                                                                               ; 16      ;
; num_in:i_num_in|OP_Result_reg[24]                                                                                                               ; 16      ;
; num_in:i_num_in|OP_Result_reg[30]                                                                                                               ; 16      ;
; num_in:i_num_in|OP_Result_reg[3]                                                                                                                ; 16      ;
; num_in:i_num_in|OP_Result_reg[4]                                                                                                                ; 16      ;
; num_in:i_num_in|OP_Result_reg[5]                                                                                                                ; 16      ;
; num_in:i_num_in|OP_Result_reg[6]                                                                                                                ; 16      ;
; num_in:i_num_in|OP_Result_reg[7]                                                                                                                ; 16      ;
; num_in:i_num_in|OP_Result_reg[8]                                                                                                                ; 16      ;
; num_in:i_num_in|OP_Result_reg[9]                                                                                                                ; 16      ;
; num_in:i_num_in|OP_Result_reg[10]                                                                                                               ; 16      ;
; num_in:i_num_in|OP_Result_reg[11]                                                                                                               ; 16      ;
; num_in:i_num_in|OP_Result_reg[12]                                                                                                               ; 16      ;
; num_in:i_num_in|OP_Result_reg[13]                                                                                                               ; 16      ;
; num_in:i_num_in|OP_Result_reg[14]                                                                                                               ; 16      ;
; num_in:i_num_in|OP_Result_reg[15]                                                                                                               ; 16      ;
; num_in:i_num_in|OP_A_reg[12]~_Duplicate_1                                                                                                       ; 16      ;
; num_in:i_num_in|OP_A_reg[13]~_Duplicate_1                                                                                                       ; 16      ;
; num_in:i_num_in|lpm_divide:Div3|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|selnose[170]~2                  ; 15      ;
; num_in:i_num_in|OP_Result_reg[25]                                                                                                               ; 15      ;
; num_in:i_num_in|OP_Result_reg[26]                                                                                                               ; 15      ;
; num_in:i_num_in|lpm_divide:Div3|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_13_result_int[14]~28    ; 15      ;
; num_in:i_num_in|lpm_divide:Div3|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|selnose[204]                    ; 14      ;
; num_in:i_num_in|OP_Result_reg[25]~4                                                                                                             ; 14      ;
; num_in:i_num_in|OP_Result_reg~3                                                                                                                 ; 14      ;
; num_in:i_num_in|input_B[4]~17                                                                                                                   ; 14      ;
; num_in:i_num_in|OP_Result_reg[27]                                                                                                               ; 14      ;
; num_in:i_num_in|OP_Result_reg[28]                                                                                                               ; 14      ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_30_result_int[8]~12     ; 14      ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~12  ; 14      ;
; display:i_display|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~12   ; 14      ;
; num_in:i_num_in|lpm_divide:Div3|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|selnose[187]                    ; 13      ;
; display:i_display|seg_select[2]                                                                                                                 ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[5]~8      ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[5]~8      ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[5]~8      ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[5]~8      ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[5]~8      ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[5]~8      ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[5]~8      ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[5]~8      ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[5]~8      ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[5]~8      ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[5]~8      ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[5]~8      ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[5]~8      ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[5]~8      ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[5]~8      ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[5]~8      ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[5]~8      ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[5]~8      ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[5]~8      ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[5]~8      ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[5]~8       ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[5]~8       ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[5]~8       ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[5]~8       ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[5]~8       ; 13      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_4_result_int[5]~8       ; 13      ;
; display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8   ; 13      ;
; display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8   ; 13      ;
; display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8   ; 13      ;
; display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8   ; 13      ;
; display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[5]~8    ; 13      ;
; display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[5]~8    ; 13      ;
; display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[5]~8    ; 13      ;
; display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[5]~8    ; 13      ;
; display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_5_result_int[5]~8    ; 13      ;
; display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8    ; 13      ;
; display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8    ; 13      ;
; display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8    ; 13      ;
; display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8    ; 13      ;
; display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[5]~8     ; 13      ;
; display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[5]~8     ; 13      ;
; display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[5]~8     ; 13      ;
; display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[5]~8     ; 13      ;
; display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_5_result_int[5]~8     ; 13      ;
; num_in:i_num_in|OP_A_reg[2]~_Duplicate_1                                                                                                        ; 13      ;
; num_in:i_num_in|lpm_divide:Div3|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|selnose[119]~3                  ; 12      ;
; num_in:i_num_in|OP_Result_reg[29]                                                                                                               ; 12      ;
; num_in:i_num_in|lpm_divide:Div3|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_10_result_int[11]~22    ; 12      ;
; display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_4_result_int[5]~8    ; 12      ;
; display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_4_result_int[5]~8     ; 12      ;
; num_in:i_num_in|OP_A_reg[14]~_Duplicate_1                                                                                                       ; 12      ;
; num_in:i_num_in|lpm_divide:Div3|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|selnose[153]                    ; 11      ;
; num_in:i_num_in|input_B[12]                                                                                                                     ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[5]~8       ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[5]~8       ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[5]~8       ; 11      ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[5]~8       ; 11      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[4]~6       ; 11      ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[5]~8       ; 11      ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[5]~8      ; 11      ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[5]~8      ; 11      ;
; num_in:i_num_in|input_A[12]                                                                                                                     ; 11      ;
; display:i_display|lpm_divide:Mod11|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8   ; 11      ;
; display:i_display|lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8   ; 11      ;
; display:i_display|lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8   ; 11      ;
; display:i_display|lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8   ; 11      ;
; display:i_display|lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8   ; 11      ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8   ; 11      ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8   ; 11      ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8   ; 11      ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8   ; 11      ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[5]~8    ; 11      ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[5]~8    ; 11      ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[5]~8    ; 11      ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8    ; 11      ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8    ; 11      ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8    ; 11      ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8    ; 11      ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[5]~8     ; 11      ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[5]~8     ; 11      ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[5]~8     ; 11      ;
; display:i_display|lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8    ; 11      ;
; display:i_display|lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8    ; 11      ;
; display:i_display|lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8    ; 11      ;
; display:i_display|lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8    ; 11      ;
; num_in:i_num_in|lpm_divide:Div3|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|selnose[136]                    ; 10      ;
; num_in:i_num_in|input_B[3]~6                                                                                                                    ; 10      ;
; num_in:i_num_in|input_B[3]~5                                                                                                                    ; 10      ;
; num_in:i_num_in|input_B[14]                                                                                                                     ; 10      ;
; num_in:i_num_in|input_B[13]                                                                                                                     ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[5]~8      ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[5]~8      ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[5]~8      ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[5]~8      ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[5]~8      ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[5]~8      ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[5]~8      ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[5]~8      ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[5]~8      ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[5]~8      ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[5]~8      ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[5]~8      ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[5]~8      ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[5]~8      ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[5]~8      ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[5]~8      ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[5]~8      ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[5]~8      ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[5]~8      ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[5]~8      ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[5]~8      ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[5]~8       ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[5]~8       ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[5]~8       ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[5]~8       ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_5_result_int[5]~8       ; 10      ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_4_result_int[5]~8       ; 10      ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[5]~8      ; 10      ;
; num_in:i_num_in|OP_Result_reg[2]                                                                                                                ; 10      ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[5]~8      ; 10      ;
; num_in:i_num_in|input_A[14]                                                                                                                     ; 10      ;
; num_in:i_num_in|input_A[13]                                                                                                                     ; 10      ;
; display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8   ; 10      ;
; display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8   ; 10      ;
; display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8   ; 10      ;
; display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8   ; 10      ;
; display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[5]~8    ; 10      ;
; display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[5]~8    ; 10      ;
; display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[5]~8    ; 10      ;
; display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[5]~8    ; 10      ;
; display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_5_result_int[5]~8    ; 10      ;
; display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_4_result_int[5]~8    ; 10      ;
; display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8   ; 10      ;
; display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8   ; 10      ;
; display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8   ; 10      ;
; display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8   ; 10      ;
; display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[5]~8    ; 10      ;
; display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[5]~8    ; 10      ;
; display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[5]~8    ; 10      ;
; display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[5]~8    ; 10      ;
; display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_5_result_int[5]~8    ; 10      ;
; display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_4_result_int[5]~8    ; 10      ;
; display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8   ; 10      ;
; display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8    ; 10      ;
; num_in:i_num_in|lpm_divide:Div3|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|selnose[68]~4                   ; 9       ;
; num_in:i_num_in|input_B[8]                                                                                                                      ; 9       ;
; num_in:i_num_in|input_B[15]                                                                                                                     ; 9       ;
; num_in:i_num_in|lpm_divide:Div3|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_7_result_int[8]~16      ; 9       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_3_result_int[4]~6       ; 9       ;
; num_in:i_num_in|input_A[8]                                                                                                                      ; 9       ;
; num_in:i_num_in|input_A[15]                                                                                                                     ; 9       ;
; num_in:i_num_in|OP_A_reg[1]~_Duplicate_1                                                                                                        ; 9       ;
; num_in:i_num_in|lpm_divide:Div3|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|selnose[102]                    ; 8       ;
; num_in:i_num_in|input_B[4]                                                                                                                      ; 8       ;
; num_in:i_num_in|input_B[9]                                                                                                                      ; 8       ;
; num_in:i_num_in|input_B[11]                                                                                                                     ; 8       ;
; display:i_display|number[2]                                                                                                                     ; 8       ;
; display:i_display|number[1]                                                                                                                     ; 8       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[5]~8      ; 8       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[5]~8      ; 8       ;
; num_in:i_num_in|input_A[4]                                                                                                                      ; 8       ;
; num_in:i_num_in|input_A[9]                                                                                                                      ; 8       ;
; num_in:i_num_in|input_A[11]                                                                                                                     ; 8       ;
; display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8   ; 8       ;
; display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8   ; 8       ;
; display:i_display|lpm_divide:Mod11|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8   ; 8       ;
; display:i_display|lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8   ; 8       ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8   ; 8       ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8    ; 8       ;
; display:i_display|lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8    ; 8       ;
; num_in:i_num_in|lpm_divide:Div3|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|selnose[85]                     ; 7       ;
; num_in:i_num_in|input_B[5]                                                                                                                      ; 7       ;
; num_in:i_num_in|input_B[6]                                                                                                                      ; 7       ;
; num_in:i_num_in|input_B[10]                                                                                                                     ; 7       ;
; display:i_display|number[0]                                                                                                                     ; 7       ;
; num_in:i_num_in|input_A[5]                                                                                                                      ; 7       ;
; num_in:i_num_in|input_A[6]                                                                                                                      ; 7       ;
; num_in:i_num_in|input_A[10]                                                                                                                     ; 7       ;
; num_in:i_num_in|input_B[7]                                                                                                                      ; 6       ;
; num_in:i_num_in|lpm_divide:Div3|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_4_result_int[5]~10      ; 6       ;
; state_ctrl:i_state_ctrl|state.s_second                                                                                                          ; 6       ;
; state_ctrl:i_state_ctrl|state.s_result                                                                                                          ; 6       ;
; num_in:i_num_in|input_A[7]                                                                                                                      ; 6       ;
; num_in:i_num_in|lpm_divide:Div3|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|selnose[51]                     ; 5       ;
; num_in:i_num_in|lpm_divide:Div3|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|selnose[34]~5                   ; 5       ;
; key_rise:i0_key_rise|key_out                                                                                                                    ; 5       ;
; display:i_display|number[3]                                                                                                                     ; 5       ;
; num_in:i_num_in|OP_Result_reg[1]                                                                                                                ; 5       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[5]~8      ; 5       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[5]~8      ; 5       ;
; state_ctrl:i_state_ctrl|always0~0                                                                                                               ; 4       ;
; num_in:i_num_in|input_A~26                                                                                                                      ; 4       ;
; num_in:i_num_in|input_A~13                                                                                                                      ; 4       ;
; key_rise:i1_key_rise|key_out                                                                                                                    ; 4       ;
; key_rise:i4_key_rise|key_in_buf0                                                                                                                ; 4       ;
; state_ctrl:i_state_ctrl|state.s_continue                                                                                                        ; 4       ;
; state_ctrl:i_state_ctrl|state.000                                                                                                               ; 4       ;
; num_in:i_num_in|OP_A_reg[0]~_Duplicate_1                                                                                                        ; 4       ;
; num_in:i_num_in|lpm_divide:Div3|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_2_result_int[3]~6       ; 4       ;
; display:i_display|lpm_divide:Mod11|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~10  ; 4       ;
; display:i_display|lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~10  ; 4       ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~10  ; 4       ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~10   ; 4       ;
; display:i_display|lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~10   ; 4       ;
; mul~input                                                                                                                                       ; 3       ;
; sub~input                                                                                                                                       ; 3       ;
; add~input                                                                                                                                       ; 3       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[146]~378               ; 3       ;
; num_in:i_num_in|input_B[3]~36                                                                                                                   ; 3       ;
; num_in:i_num_in|input_B~32                                                                                                                      ; 3       ;
; num_in:i_num_in|Equal2~0                                                                                                                        ; 3       ;
; key_rise:i8_key_rise|key_in_buf0                                                                                                                ; 3       ;
; key_rise:i5_key_rise|key_in_buf0                                                                                                                ; 3       ;
; key_rise:i4_key_rise|key_in_buf1                                                                                                                ; 3       ;
; num_in:i_num_in|input_B~3                                                                                                                       ; 3       ;
; key_rise:i6_key_rise|key_in_buf0                                                                                                                ; 3       ;
; key_rise:i7_key_rise|key_in_buf0                                                                                                                ; 3       ;
; num_in:i_num_in|input_B~2                                                                                                                       ; 3       ;
; key_rise:i2_key_rise|key_in_buf0                                                                                                                ; 3       ;
; key_rise:i3_key_rise|key_in_buf0                                                                                                                ; 3       ;
; state_ctrl:i_state_ctrl|state.s_enter                                                                                                           ; 3       ;
; state_ctrl:i_state_ctrl|WideOr0~0                                                                                                               ; 3       ;
; num_in:i_num_in|input_B[0]                                                                                                                      ; 3       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[5]~8      ; 3       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[5]~8      ; 3       ;
; num_in:i_num_in|input_A[0]                                                                                                                      ; 3       ;
; display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~8   ; 3       ;
; display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~8   ; 3       ;
; div_1K:i_div_1K|cnt[16]                                                                                                                         ; 3       ;
; div_1K:i_div_1K|cnt[15]                                                                                                                         ; 3       ;
; div_1K:i_div_1K|cnt[14]                                                                                                                         ; 3       ;
; div_1K:i_div_1K|cnt[9]                                                                                                                          ; 3       ;
; div_1K:i_div_1K|cnt[8]                                                                                                                          ; 3       ;
; div_1K:i_div_1K|cnt[7]                                                                                                                          ; 3       ;
; div_1K:i_div_1K|cnt[6]                                                                                                                          ; 3       ;
; div_1K:i_div_1K|cnt[5]                                                                                                                          ; 3       ;
; div_1K:i_div_1K|cnt[13]                                                                                                                         ; 3       ;
; div_1K:i_div_1K|cnt[12]                                                                                                                         ; 3       ;
; div_1K:i_div_1K|cnt[11]                                                                                                                         ; 3       ;
; div_1K:i_div_1K|cnt[10]                                                                                                                         ; 3       ;
; enter~input                                                                                                                                     ; 2       ;
; div~input                                                                                                                                       ; 2       ;
; display:i_display|segment[6]                                                                                                                    ; 2       ;
; display:i_display|segment[5]                                                                                                                    ; 2       ;
; display:i_display|segment[4]                                                                                                                    ; 2       ;
; display:i_display|segment[3]                                                                                                                    ; 2       ;
; display:i_display|segment[2]                                                                                                                    ; 2       ;
; display:i_display|segment[1]                                                                                                                    ; 2       ;
; display:i_display|segment[0]                                                                                                                    ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[246]~974               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[213]~973               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[136]~970               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[147]~497               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[142]~496               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[137]~495               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[132]~494               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[127]~493               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[122]~492               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[117]~491               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[112]~490               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[107]~489               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[102]~488               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[97]~487                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[92]~486                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[87]~485                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[82]~484                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[77]~483                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[72]~482                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[67]~481                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[62]~480                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[57]~479                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[52]~478                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[47]~477                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[42]~476                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[37]~475                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[32]~474                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[27]~473                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[22]~472                ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[147]~497               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[151]~499               ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[142]~496               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[146]~498               ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[137]~495               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[141]~497               ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[132]~494               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[136]~496               ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[127]~493               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[131]~495               ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[122]~492               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[126]~494               ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[117]~491               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[121]~493               ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[112]~490               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[116]~492               ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[107]~489               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[111]~491               ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[102]~488               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[106]~490               ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[97]~487                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[101]~489               ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[92]~486                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[96]~488                ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[87]~485                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[91]~487                ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[82]~484                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[86]~486                ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[77]~483                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[81]~485                ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[72]~482                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[76]~484                ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[67]~481                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[71]~483                ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[62]~480                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[66]~482                ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[57]~479                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[61]~481                ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[52]~478                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[56]~480                ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[47]~477                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[51]~479                ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[42]~476                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[46]~478                ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[37]~475                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[41]~477                ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[32]~474                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[36]~476                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[37]~475                ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[27]~473                ; 2       ;
; num_in:i_num_in|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[22]~472                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[234]~751               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[151]~439               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[226]~750               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[146]~438               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[218]~749               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[141]~437               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[210]~748               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[136]~436               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[202]~747               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[131]~435               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[194]~746               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[126]~434               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[186]~745               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[121]~433               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[178]~744               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[116]~432               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[170]~743               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[111]~431               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[162]~742               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[106]~430               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[154]~741               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[101]~429               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[146]~740               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[96]~428                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[138]~739               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[91]~427                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[130]~738               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[86]~426                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[122]~737               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[81]~425                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[114]~736               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[76]~424                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[106]~735               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[71]~423                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[98]~734                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[66]~422                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[90]~733                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[61]~421                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[82]~732                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[56]~420                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[74]~731                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[51]~419                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[52]~418                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[66]~730                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[67]~729                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[59]~728                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[60]~727                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[61]~726                ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[321]~967               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[321]~966               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[310]~965               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[310]~964               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[299]~963               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[299]~962               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[141]~377               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[288]~961               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[288]~960               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[136]~376               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[277]~959               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[277]~958               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[131]~375               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[266]~957               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[266]~956               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[126]~374               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[255]~955               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[255]~954               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[121]~373               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[244]~953               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[244]~952               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[116]~372               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[233]~951               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[233]~950               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[111]~371               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[106]~370               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[211]~947               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[211]~946               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[101]~369               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[200]~945               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[200]~944               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[96]~368                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[91]~367                ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[178]~941               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[178]~940               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[86]~366                ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[167]~939               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[167]~938               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[81]~365                ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[156]~937               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[156]~936               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[76]~364                ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[145]~935               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[145]~934               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[71]~363                ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[134]~933               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[134]~932               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[66]~362                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[67]~361                ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[123]~931               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[123]~930               ; 2       ;
; display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~196             ; 2       ;
; display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~195             ; 2       ;
; display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~194             ; 2       ;
; display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~193             ; 2       ;
; display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[52]~192             ; 2       ;
; display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[47]~191             ; 2       ;
; display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[42]~190             ; 2       ;
; display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[37]~189             ; 2       ;
; display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[32]~188             ; 2       ;
; display:i_display|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[27]~187             ; 2       ;
; display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~196             ; 2       ;
; display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~195             ; 2       ;
; display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~194             ; 2       ;
; display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~193             ; 2       ;
; display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[52]~192             ; 2       ;
; display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[47]~191             ; 2       ;
; display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[42]~190             ; 2       ;
; display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[37]~189             ; 2       ;
; display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[32]~188             ; 2       ;
; display:i_display|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[27]~187             ; 2       ;
; display:i_display|lpm_divide:Mod11|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[71]~43              ; 2       ;
; display:i_display|lpm_divide:Mod11|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~42              ; 2       ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[145]~218            ; 2       ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[134]~217            ; 2       ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[135]~216            ; 2       ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[136]~215            ; 2       ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[125]~214            ; 2       ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[126]~213            ; 2       ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[127]~212            ; 2       ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[128]~211            ; 2       ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[129]~210            ; 2       ;
; display:i_display|lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[71]~103             ; 2       ;
; display:i_display|lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[66]~102             ; 2       ;
; display:i_display|lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[61]~101             ; 2       ;
; display:i_display|lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[56]~100             ; 2       ;
; display:i_display|lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~99              ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[106]~242            ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[98]~241             ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[90]~240             ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[82]~239             ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[74]~238             ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[75]~237             ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[67]~236             ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[68]~235             ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[69]~234             ; 2       ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[71]~163             ; 2       ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[66]~162             ; 2       ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[61]~161             ; 2       ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[56]~160             ; 2       ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[51]~159             ; 2       ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[46]~158             ; 2       ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[41]~157             ; 2       ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[42]~156             ; 2       ;
; display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~192             ; 2       ;
; display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~191             ; 2       ;
; display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~190             ; 2       ;
; display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[52]~189             ; 2       ;
; display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[47]~188             ; 2       ;
; display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[42]~187             ; 2       ;
; display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[37]~186             ; 2       ;
; display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[32]~185             ; 2       ;
; display:i_display|lpm_divide:Div12|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[27]~184             ; 2       ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[145]~218             ; 2       ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[134]~217             ; 2       ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[135]~216             ; 2       ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[136]~215             ; 2       ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[125]~214             ; 2       ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[126]~213             ; 2       ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[127]~212             ; 2       ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[128]~211             ; 2       ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[129]~210             ; 2       ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[71]~163              ; 2       ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[66]~162              ; 2       ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[61]~161              ; 2       ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[56]~160              ; 2       ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[51]~159              ; 2       ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[46]~158              ; 2       ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[41]~157              ; 2       ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[42]~156              ; 2       ;
; display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~192              ; 2       ;
; display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~191              ; 2       ;
; display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~190              ; 2       ;
; display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[52]~189              ; 2       ;
; display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[47]~188              ; 2       ;
; display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[42]~187              ; 2       ;
; display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[37]~186              ; 2       ;
; display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[32]~185              ; 2       ;
; display:i_display|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[27]~184              ; 2       ;
; display:i_display|lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[71]~103              ; 2       ;
; display:i_display|lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[66]~102              ; 2       ;
; display:i_display|lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[61]~101              ; 2       ;
; display:i_display|lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[56]~100              ; 2       ;
; display:i_display|lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~99               ; 2       ;
; display:i_display|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[106]~242             ; 2       ;
; display:i_display|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[98]~241              ; 2       ;
; display:i_display|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[90]~240              ; 2       ;
; display:i_display|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[82]~239              ; 2       ;
; display:i_display|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[74]~238              ; 2       ;
; display:i_display|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[75]~237              ; 2       ;
; display:i_display|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[67]~236              ; 2       ;
; display:i_display|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[68]~235              ; 2       ;
; display:i_display|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[69]~234              ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[152]~473               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[147]~471               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[142]~469               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[137]~467               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[132]~465               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[127]~463               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[122]~461               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[117]~459               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[112]~457               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[107]~455               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[102]~453               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[97]~451                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[92]~449                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[87]~447                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[82]~445                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[77]~443                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[72]~441                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[67]~439                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[62]~437                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[57]~435                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[52]~433                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[47]~431                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[42]~429                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[235]~720               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[236]~719               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[237]~718               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[152]~416               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[227]~716               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[228]~715               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[229]~714               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[147]~414               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[219]~712               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[220]~711               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[221]~710               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[142]~412               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[211]~708               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[212]~707               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[213]~706               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[137]~410               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[203]~704               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[204]~703               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[205]~702               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[132]~408               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[195]~700               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[196]~699               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[197]~698               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[127]~406               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[187]~696               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[188]~695               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[189]~694               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[122]~404               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[179]~692               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[180]~691               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[181]~690               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[117]~402               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[171]~688               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[172]~687               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[173]~686               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[112]~400               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[163]~684               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[164]~683               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[165]~682               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[107]~398               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[155]~680               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[156]~679               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[157]~678               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[102]~396               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[147]~676               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[148]~675               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[149]~674               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[97]~394                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[139]~672               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[140]~671               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[141]~670               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[92]~392                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[131]~668               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[132]~667               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[133]~666               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[87]~390                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[123]~664               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[124]~663               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[125]~662               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[82]~388                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[115]~660               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[116]~659               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[117]~658               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[77]~386                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[107]~656               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[108]~655               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[109]~654               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[72]~384                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[99]~652                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[100]~651               ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[101]~650               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[67]~382                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[91]~648                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[92]~647                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[93]~646                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[62]~380                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[83]~644                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[84]~643                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[85]~642                ; 2       ;
; num_in:i_num_in|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[57]~378                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[75]~640                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[76]~639                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[77]~638                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[68]~636                ; 2       ;
; num_in:i_num_in|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[69]~635                ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[323]~922               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[324]~921               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[325]~920               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[326]~919               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[327]~918               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[147]~357               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[312]~916               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[313]~915               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[314]~914               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[315]~913               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[316]~912               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[301]~910               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[302]~909               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[303]~908               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[304]~907               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[305]~906               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[142]~355               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[290]~904               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[291]~903               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[292]~902               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[293]~901               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[294]~900               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[137]~353               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[279]~898               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[280]~897               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[281]~896               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[282]~895               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[283]~894               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[132]~351               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[268]~892               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[269]~891               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[270]~890               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[271]~889               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[272]~888               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[127]~349               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[257]~886               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[258]~885               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[259]~884               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[260]~883               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[261]~882               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[122]~347               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[247]~880               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[248]~879               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[249]~878               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[250]~877               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[117]~345               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[235]~875               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[236]~874               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[237]~873               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[238]~872               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[239]~871               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[112]~343               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[224]~869               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[225]~868               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[226]~867               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[227]~866               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[228]~865               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[107]~341               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[214]~863               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[215]~862               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[216]~861               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[217]~860               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[102]~339               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[202]~858               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[203]~857               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[204]~856               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[205]~855               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[206]~854               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[97]~337                ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[191]~852               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[192]~851               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[193]~850               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[194]~849               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[195]~848               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[92]~335                ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[180]~846               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[181]~845               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[182]~844               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[183]~843               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[184]~842               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[87]~333                ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[169]~840               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[170]~839               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[171]~838               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[172]~837               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[173]~836               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[82]~331                ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[158]~834               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[159]~833               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[160]~832               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[161]~831               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[162]~830               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[77]~329                ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[147]~828               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[148]~827               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[149]~826               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[150]~825               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[151]~824               ; 2       ;
; num_in:i_num_in|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[72]~327                ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[137]~822               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[138]~821               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[139]~820               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[140]~819               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[126]~817               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[127]~816               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[128]~815               ; 2       ;
; num_in:i_num_in|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[129]~814               ; 2       ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[146]~201            ; 2       ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[147]~200            ; 2       ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[148]~199            ; 2       ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[149]~198            ; 2       ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[150]~197            ; 2       ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[151]~196            ; 2       ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[137]~194            ; 2       ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[138]~193            ; 2       ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[139]~192            ; 2       ;
; display:i_display|lpm_divide:Div10|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[140]~191            ; 2       ;
; display:i_display|lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~97              ; 2       ;
; display:i_display|lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~95              ; 2       ;
; display:i_display|lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~93              ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[107]~228            ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[108]~227            ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[109]~226            ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[99]~224             ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[100]~223            ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[101]~222            ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[91]~220             ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[92]~219             ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[93]~218             ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[83]~216             ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[84]~215             ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[85]~214             ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[76]~212             ; 2       ;
; display:i_display|lpm_divide:Div11|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[77]~211             ; 2       ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~154             ; 2       ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~152             ; 2       ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~150             ; 2       ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~148             ; 2       ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[52]~146             ; 2       ;
; display:i_display|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[47]~144             ; 2       ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[146]~201             ; 2       ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[147]~200             ; 2       ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[148]~199             ; 2       ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[149]~198             ; 2       ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[150]~197             ; 2       ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[151]~196             ; 2       ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[137]~194             ; 2       ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[138]~193             ; 2       ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[139]~192             ; 2       ;
; display:i_display|lpm_divide:Div7|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[140]~191             ; 2       ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~154              ; 2       ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~152              ; 2       ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~150              ; 2       ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~148              ; 2       ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[52]~146              ; 2       ;
; display:i_display|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[47]~144              ; 2       ;
; display:i_display|lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~97               ; 2       ;
; display:i_display|lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~95               ; 2       ;
; display:i_display|lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~93               ; 2       ;
; display:i_display|lpm_divide:Div8|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[107]~228             ; 2       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 30                ;
; Simple Multipliers (18-bit)           ; 1           ; 1                   ; 15                ;
; Embedded Multiplier Blocks            ; 1           ; --                  ; 15                ;
; Embedded Multiplier 9-bit elements    ; 2           ; 2                   ; 30                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 1           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+---------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    num_in:i_num_in|lpm_mult:Mult4|mult_2dt:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y10_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
+---------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 5,257 / 32,401 ( 16 % ) ;
; C16 interconnects           ; 41 / 1,326 ( 3 % )      ;
; C4 interconnects            ; 2,125 / 21,816 ( 10 % ) ;
; Direct links                ; 1,621 / 32,401 ( 5 % )  ;
; Global clocks               ; 3 / 10 ( 30 % )         ;
; Local interconnects         ; 2,577 / 10,320 ( 25 % ) ;
; R24 interconnects           ; 74 / 1,289 ( 6 % )      ;
; R4 interconnects            ; 2,419 / 28,186 ( 9 % )  ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.76) ; Number of LABs  (Total = 381) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 10                            ;
; 2                                           ; 9                             ;
; 3                                           ; 8                             ;
; 4                                           ; 7                             ;
; 5                                           ; 3                             ;
; 6                                           ; 3                             ;
; 7                                           ; 4                             ;
; 8                                           ; 6                             ;
; 9                                           ; 6                             ;
; 10                                          ; 3                             ;
; 11                                          ; 6                             ;
; 12                                          ; 9                             ;
; 13                                          ; 15                            ;
; 14                                          ; 20                            ;
; 15                                          ; 31                            ;
; 16                                          ; 241                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.17) ; Number of LABs  (Total = 381) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 34                            ;
; 1 Clock enable                     ; 20                            ;
; 1 Sync. clear                      ; 11                            ;
; 2 Clocks                           ; 1                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 13.29) ; Number of LABs  (Total = 381) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 11                            ;
; 2                                            ; 9                             ;
; 3                                            ; 7                             ;
; 4                                            ; 6                             ;
; 5                                            ; 7                             ;
; 6                                            ; 2                             ;
; 7                                            ; 5                             ;
; 8                                            ; 9                             ;
; 9                                            ; 2                             ;
; 10                                           ; 9                             ;
; 11                                           ; 10                            ;
; 12                                           ; 12                            ;
; 13                                           ; 21                            ;
; 14                                           ; 53                            ;
; 15                                           ; 159                           ;
; 16                                           ; 41                            ;
; 17                                           ; 0                             ;
; 18                                           ; 4                             ;
; 19                                           ; 3                             ;
; 20                                           ; 1                             ;
; 21                                           ; 2                             ;
; 22                                           ; 0                             ;
; 23                                           ; 0                             ;
; 24                                           ; 1                             ;
; 25                                           ; 0                             ;
; 26                                           ; 1                             ;
; 27                                           ; 1                             ;
; 28                                           ; 1                             ;
; 29                                           ; 1                             ;
; 30                                           ; 1                             ;
; 31                                           ; 0                             ;
; 32                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.22) ; Number of LABs  (Total = 381) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 24                            ;
; 2                                               ; 11                            ;
; 3                                               ; 8                             ;
; 4                                               ; 15                            ;
; 5                                               ; 12                            ;
; 6                                               ; 23                            ;
; 7                                               ; 62                            ;
; 8                                               ; 60                            ;
; 9                                               ; 35                            ;
; 10                                              ; 38                            ;
; 11                                              ; 26                            ;
; 12                                              ; 28                            ;
; 13                                              ; 22                            ;
; 14                                              ; 5                             ;
; 15                                              ; 3                             ;
; 16                                              ; 7                             ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 1                             ;
; 29                                              ; 0                             ;
; 30                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 12.81) ; Number of LABs  (Total = 381) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 17                            ;
; 3                                            ; 6                             ;
; 4                                            ; 7                             ;
; 5                                            ; 8                             ;
; 6                                            ; 11                            ;
; 7                                            ; 10                            ;
; 8                                            ; 31                            ;
; 9                                            ; 17                            ;
; 10                                           ; 24                            ;
; 11                                           ; 26                            ;
; 12                                           ; 36                            ;
; 13                                           ; 35                            ;
; 14                                           ; 26                            ;
; 15                                           ; 14                            ;
; 16                                           ; 17                            ;
; 17                                           ; 16                            ;
; 18                                           ; 16                            ;
; 19                                           ; 19                            ;
; 20                                           ; 7                             ;
; 21                                           ; 11                            ;
; 22                                           ; 4                             ;
; 23                                           ; 4                             ;
; 24                                           ; 3                             ;
; 25                                           ; 4                             ;
; 26                                           ; 2                             ;
; 27                                           ; 2                             ;
; 28                                           ; 1                             ;
; 29                                           ; 1                             ;
; 30                                           ; 2                             ;
; 31                                           ; 0                             ;
; 32                                           ; 2                             ;
; 33                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 14    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                          ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                     ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.             ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.             ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                            ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 34        ; 0            ; 34        ; 0            ; 0            ; 34        ; 34        ; 0            ; 34        ; 34        ; 0            ; 16           ; 0            ; 3            ; 15           ; 0            ; 16           ; 15           ; 3            ; 0            ; 0            ; 16           ; 0            ; 0            ; 0            ; 0            ; 0            ; 34        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 34           ; 0         ; 34           ; 34           ; 0         ; 0         ; 34           ; 0         ; 0         ; 34           ; 18           ; 34           ; 31           ; 19           ; 34           ; 18           ; 19           ; 31           ; 34           ; 34           ; 18           ; 34           ; 34           ; 34           ; 34           ; 34           ; 0         ; 34           ; 34           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; bit_sel[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bit_sel[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bit_sel[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bit_sel[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bit_sel[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bit_sel[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bit_sel[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bit_sel[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segment[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segment[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segment[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segment[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segment[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segment[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segment[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segment[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; esc                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; add                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sub                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mul                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; div                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; enter              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_3              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_2              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_7              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_6              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_4              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_5              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_0              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_1              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_9              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_8              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cancel             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
; Base pin-out file on sameframe device                            ; Off           ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                              ;
+--------------------------+-----------------------------+-------------------+
; Source Clock(s)          ; Destination Clock(s)        ; Delay Added in ns ;
+--------------------------+-----------------------------+-------------------+
; div_1K:i_div_1K|clk_1KHz ; display:i_display|number[1] ; 35.3              ;
+--------------------------+-----------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+--------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                  ;
+-----------------------------+------------------------------+-------------------+
; Source Register             ; Destination Register         ; Delay Added in ns ;
+-----------------------------+------------------------------+-------------------+
; display:i_display|number[1] ; display:i_display|segment[1] ; 3.089             ;
; display:i_display|number[2] ; display:i_display|segment[1] ; 1.347             ;
; display:i_display|number[3] ; display:i_display|segment[0] ; 1.306             ;
; display:i_display|number[0] ; display:i_display|segment[1] ; 0.100             ;
+-----------------------------+------------------------------+-------------------+
Note: This table only shows the top 4 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE6E22C8 for design "calculator"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning (335093): TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'calculator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN 90 (CLK5, DIFFCLK_2n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176353): Automatically promoted node div_1K:i_div_1K|clk_1KHz 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node display:i_display|number[2]
        Info (176357): Destination node display:i_display|number[3]
Info (176353): Automatically promoted node display:i_display|Mux15~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 30 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 30 register duplicates
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:06
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 8% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:07
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 4.87 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (169180): Following 3 pins must use external clamping diodes.
    Info (169178): Pin add uses I/O standard 2.5 V at 6
    Info (169178): Pin mul uses I/O standard 2.5 V at 8
    Info (169178): Pin key_9 uses I/O standard 2.5 V at 13
Info (144001): Generated suppressed messages file F:/QUARTUS_program/Calculator_Z004/Calculator/calculator.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1095 megabytes
    Info: Processing ended: Sat Jan 09 16:08:54 2021
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:40


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/QUARTUS_program/Calculator_Z004/Calculator/calculator.fit.smsg.


