/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [4:0] _04_;
  wire [11:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  reg [9:0] celloutsig_0_24z;
  wire [11:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [28:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [6:0] celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire [21:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [5:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_58z;
  wire [13:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = ~(celloutsig_0_25z[1] & celloutsig_0_11z);
  assign celloutsig_0_40z = ~(celloutsig_0_36z[6] & celloutsig_0_27z);
  assign celloutsig_0_9z = ~(in_data[73] & celloutsig_0_3z[11]);
  assign celloutsig_0_15z = ~(celloutsig_0_5z[9] & _00_);
  assign celloutsig_0_27z = ~(celloutsig_0_12z & celloutsig_0_20z);
  assign celloutsig_0_26z = ~celloutsig_0_5z[12];
  assign celloutsig_1_19z = _01_ ^ _02_;
  assign celloutsig_0_6z = celloutsig_0_0z[11:2] + { celloutsig_0_5z[9:1], celloutsig_0_4z };
  assign celloutsig_0_22z = celloutsig_0_18z[8:5] + celloutsig_0_0z[7:4];
  reg [2:0] _14_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _14_ <= 3'h0;
    else _14_ <= celloutsig_0_14z;
  assign out_data[34:32] = _14_;
  reg [4:0] _15_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _15_ <= 5'h00;
    else _15_ <= in_data[135:131];
  assign { _01_, _03_[3:2], _02_, _03_[0] } = _15_;
  reg [4:0] _16_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 5'h00;
    else _16_ <= { celloutsig_0_1z, celloutsig_0_4z };
  assign { _04_[4:3], _00_, _04_[1:0] } = _16_;
  assign celloutsig_0_43z = { celloutsig_0_33z[2:1], celloutsig_0_40z, celloutsig_0_39z, celloutsig_0_21z, celloutsig_0_26z } / { 1'h1, celloutsig_0_5z[10:8], celloutsig_0_35z, celloutsig_0_4z };
  assign celloutsig_0_14z = in_data[27:25] / { 1'h1, in_data[70], celloutsig_0_8z };
  assign celloutsig_0_20z = { celloutsig_0_10z[7:5], _04_[4:3], _00_, _04_[1:0], celloutsig_0_17z } == { celloutsig_0_3z[17:6], celloutsig_0_15z };
  assign celloutsig_0_29z = { celloutsig_0_24z[5:2], celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_14z } == { celloutsig_0_25z[11:1], celloutsig_0_8z };
  assign celloutsig_0_13z = in_data[91:87] >= { in_data[61:58], celloutsig_0_9z };
  assign celloutsig_0_30z = celloutsig_0_18z[13:1] >= { celloutsig_0_18z[12:1], celloutsig_0_26z };
  assign celloutsig_0_58z = celloutsig_0_43z[3:0] <= { celloutsig_0_40z, celloutsig_0_29z, celloutsig_0_20z, celloutsig_0_21z };
  assign celloutsig_0_11z = celloutsig_0_0z <= { celloutsig_0_6z[9:7], celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_1z[0], celloutsig_0_12z, _04_[4:3], _00_, _04_[1:0] } <= { celloutsig_0_6z[3:1], celloutsig_0_1z };
  assign celloutsig_0_39z = celloutsig_0_3z[18:12] && { celloutsig_0_33z[27:25], celloutsig_0_29z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_26z };
  assign celloutsig_0_34z = { celloutsig_0_10z[7:5], celloutsig_0_5z, celloutsig_0_30z } || { celloutsig_0_6z[7:5], celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_16z };
  assign celloutsig_1_6z = celloutsig_1_5z || celloutsig_1_2z;
  assign celloutsig_1_11z = { celloutsig_1_5z[1:0], celloutsig_1_2z, celloutsig_1_1z } || { in_data[106:104], celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_0_21z = { celloutsig_0_6z[8:0], celloutsig_0_13z } || { celloutsig_0_3z[9:1], celloutsig_0_20z };
  assign celloutsig_0_1z = celloutsig_0_0z[4:1] % { 1'h1, celloutsig_0_0z[7:5] };
  assign celloutsig_0_36z = celloutsig_0_5z[8:2] * { celloutsig_0_33z[22:17], celloutsig_0_34z };
  assign celloutsig_0_5z = celloutsig_0_3z[14:1] * { in_data[9:5], celloutsig_0_2z };
  assign celloutsig_0_10z = celloutsig_0_5z[8:0] * celloutsig_0_2z;
  assign celloutsig_1_2z = - { in_data[172:171], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = - celloutsig_1_3z[7:4];
  assign celloutsig_0_33z = ~ { celloutsig_0_2z[7:6], _04_[4:3], _00_, _04_[1:0], celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_14z };
  assign celloutsig_0_2z = ~ celloutsig_0_0z[9:1];
  assign celloutsig_1_3z = celloutsig_1_0z[14:2] | in_data[122:110];
  assign celloutsig_0_25z = celloutsig_0_3z[14:3] | { celloutsig_0_5z[7:0], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_21z };
  assign celloutsig_0_4z = ~^ in_data[49:43];
  assign celloutsig_1_1z = ~^ in_data[164:159];
  assign celloutsig_0_8z = ^ { in_data[73:71], celloutsig_0_0z };
  assign celloutsig_0_12z = ^ celloutsig_0_1z;
  assign celloutsig_0_0z = in_data[89:78] >> in_data[95:84];
  assign celloutsig_1_0z = in_data[158:141] >> in_data[185:168];
  assign celloutsig_1_7z = celloutsig_1_3z[9:7] >> in_data[171:169];
  assign celloutsig_0_17z = celloutsig_0_6z[5:1] >> { celloutsig_0_5z[10:7], celloutsig_0_4z };
  assign celloutsig_0_3z = { in_data[61:60], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } >> { in_data[33:21], celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z } ^ { celloutsig_1_5z[3:1], celloutsig_1_5z, celloutsig_1_11z };
  assign celloutsig_0_18z = in_data[31:16] ^ { celloutsig_0_3z[20:9], celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_11z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_24z = 10'h000;
    else if (!clkin_data[160]) celloutsig_0_24z = { celloutsig_0_17z[4:1], celloutsig_0_11z, _04_[4:3], _00_, _04_[1:0] };
  assign celloutsig_1_10z = ~((_01_ & celloutsig_1_7z[0]) | (_01_ & celloutsig_1_3z[3]));
  assign { _03_[4], _03_[1] } = { _01_, _02_ };
  assign _04_[2] = _00_;
  assign { out_data[135:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z };
endmodule
