module module_0 (
    input logic id_1,
    input [id_1 : 1] id_2,
    inout [id_2 : 1] id_3,
    output logic [id_3 : id_2] id_4,
    output id_5,
    output id_6,
    output id_7,
    input [id_6 : id_4] id_8,
    output id_9,
    output id_10,
    input logic id_11
);
  id_12 id_13 (
      .id_2 (id_3),
      .id_11(id_10)
  );
endmodule
