m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb2
Eavs_stimuli
Z0 w1567218825
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb3
Z5 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/avs_stimuli.vhd
Z6 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/avs_stimuli.vhd
l0
L5
VF2D5VnoUhL94>P]NGE_We3
!s100 f<g5R`TCaPZGIADEJ^MfP0
Z7 OV;C;10.5b;63
32
Z8 !s110 1567376593
!i10b 1
Z9 !s108 1567376593.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/avs_stimuli.vhd|
Z11 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/avs_stimuli.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
Z14 DEx4 work 11 avs_stimuli 0 22 F2D5VnoUhL94>P]NGE_We3
l45
L23
Vo=UU17KOA5:i^SASGS8Km1
!s100 cQLLi962UNJ4bQF4YzCP^0
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Psync_avalon_mm_pkg
Z15 DPx4 work 21 sync_mm_registers_pkg 0 22 h2Vl4m>D2YE=C=>k=@fge1
Z16 DPx4 work 15 sync_common_pkg 0 22 Fi:[hET`[KFACi4R_kL7_2
R1
R2
R3
R0
R4
Z17 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_pkg.vhd
Z18 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_pkg.vhd
l0
L52
V^W;^Yfh_<maNH6UoOG9Hz2
!s100 T:2]4M6OjQ:g_`Z4UDOM[1
R7
32
Z19 !s110 1567376592
!i10b 1
Z20 !s108 1567376592.000000
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_pkg.vhd|
Z22 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_pkg.vhd|
!i113 1
R12
R13
Bbody
Z23 DPx4 work 18 sync_avalon_mm_pkg 0 22 ^W;^Yfh_<maNH6UoOG9Hz2
R15
R16
R1
R2
R3
l0
L117
VI23HH4]6bSKPZQOPU^JoL1
!s100 EQ<MLZE:HJlO8lPNW[8MG2
R7
32
R19
!i10b 1
R20
R21
R22
!i113 1
R12
R13
Esync_avalon_mm_read
R0
R15
R16
R23
R1
R2
R3
R4
Z24 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_read.vhd
Z25 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_read.vhd
l0
L53
V1ZDNZc8h>1CcWRYbT7I153
!s100 3nk4:32?B?SznbXkQ6T2<2
R7
32
R19
!i10b 1
R20
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_read.vhd|
Z27 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_read.vhd|
!i113 1
R12
R13
Artl
R15
R16
R23
R1
R2
R3
Z28 DEx4 work 19 sync_avalon_mm_read 0 22 1ZDNZc8h>1CcWRYbT7I153
l72
L67
V6WfS;z?I=N1jbWjgRAZif2
!s100 JEjd0]i<<JM5;NMNS7Dc`3
R7
32
R19
!i10b 1
R20
R26
R27
!i113 1
R12
R13
Esync_avalon_mm_write
R0
R15
R16
R23
R1
R2
R3
R4
Z29 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_write.vhd
Z30 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_write.vhd
l0
L54
VaaNVZ;G0mI@z:SN8J`G6C3
!s100 R3KHombgZ9kI6]VVf92<H3
R7
32
R19
!i10b 1
R20
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_write.vhd|
Z32 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_write.vhd|
!i113 1
R12
R13
Artl
R15
R16
R23
R1
R2
R3
Z33 DEx4 work 20 sync_avalon_mm_write 0 22 aaNVZ;G0mI@z:SN8J`G6C3
l77
L70
V=R[hbAUTCH:6aM`_LS[f03
!s100 3mJ2m40;8h1SFMoZ:_RA:1
R7
32
R19
!i10b 1
R20
R31
R32
!i113 1
R12
R13
Psync_common_pkg
R1
R2
R3
Z34 w1566355060
R4
Z35 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/common/sync_common_pkg.vhd
Z36 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/common/sync_common_pkg.vhd
l0
L50
VFi:[hET`[KFACi4R_kL7_2
!s100 ZlcL2CTcGkmGlcYF1AM3?0
R7
32
Z37 !s110 1567376591
!i10b 1
Z38 !s108 1567376591.000000
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/common/sync_common_pkg.vhd|
Z40 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/common/sync_common_pkg.vhd|
!i113 1
R12
R13
Bbody
R16
R1
R2
R3
l0
L60
VX_O^:7;U=KfCKlh`DKFAh2
!s100 V?lFB5D=9E9aiDHTdPnA92
R7
32
R37
!i10b 1
R38
R39
R40
!i113 1
R12
R13
Esync_ent
R0
Z41 DPx4 work 12 sync_int_pkg 0 22 ^AEX25>^]A;Fj<>F68@m31
Z42 DPx4 work 14 sync_outen_pkg 0 22 RS2j:YaW:Rz711MC4D9G`1
Z43 DPx4 work 12 sync_gen_pkg 0 22 802<E`Fl;W=;WnZ>eE:KD3
R16
R23
R15
R1
R2
R3
R4
Z44 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/sync_topfile.vhd
Z45 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/sync_topfile.vhd
l0
L56
Vkbn:dgT28Z`NRhl5hNL_53
!s100 EMg3WV9eco<d?<@GLYZj[3
R7
32
R8
!i10b 1
R9
Z46 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/sync_topfile.vhd|
Z47 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/sync_topfile.vhd|
!i113 1
R12
R13
Artl
Z48 DEx4 work 8 sync_int 0 22 E;=VaTnzkRdF1Eo>l4?di3
Z49 DEx4 work 10 sync_outen 0 22 NJNhSe577`f]3j>>2?kf<1
Z50 DEx4 work 8 sync_gen 0 22 =H2]NGXZ13AF^VQ]GzfFX1
R33
R28
R41
R42
R43
R16
R23
R15
R1
R2
R3
Z51 DEx4 work 8 sync_ent 0 22 kbn:dgT28Z`NRhl5hNL_53
l110
L83
V[fCHQSP5ZzjHX@zRAZV6K0
!s100 ;fXm^K5GF2n9BVUO0[AdO3
R7
32
R8
!i10b 1
R9
R46
R47
!i113 1
R12
R13
Esync_gen
R0
R16
R43
R1
R2
R3
R4
Z52 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/gen/sync_gen.vhd
Z53 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/gen/sync_gen.vhd
l0
L53
V=H2]NGXZ13AF^VQ]GzfFX1
!s100 _8k>W_j<1`egI6E>gcbaj2
R7
32
R8
!i10b 1
R20
Z54 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/gen/sync_gen.vhd|
Z55 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/gen/sync_gen.vhd|
!i113 1
R12
R13
Artl
R16
R43
R1
R2
R3
R50
l100
L74
ViQ[`Az^:0R2DOf>>Cco>Y1
!s100 X6P6=HgE<=F@jTSlWOk;:2
R7
32
R8
!i10b 1
R20
R54
R55
!i113 1
R12
R13
Psync_gen_pkg
R16
R1
R2
R3
R0
R4
Z56 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/gen/sync_gen_pkg.vhd
Z57 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/gen/sync_gen_pkg.vhd
l0
L51
V802<E`Fl;W=;WnZ>eE:KD3
!s100 OgSaVjTk1l1AdW1``nbKE3
R7
32
R19
!i10b 1
R20
Z58 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/gen/sync_gen_pkg.vhd|
Z59 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/gen/sync_gen_pkg.vhd|
!i113 1
R12
R13
Bbody
R43
R16
R1
R2
R3
l0
L110
VgDXU>9m<4Pf8;@>5^Elcb1
!s100 :ANA^ZeOU:9co@09NGFRK2
R7
32
R19
!i10b 1
R20
R58
R59
!i113 1
R12
R13
Esync_int
R0
R43
R16
R41
R1
R2
R3
R4
Z60 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int.vhd
Z61 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int.vhd
l0
L52
VE;=VaTnzkRdF1Eo>l4?di3
!s100 jS1YOJcliMH@o=2zf]_;I0
R7
32
R8
!i10b 1
R9
Z62 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int.vhd|
Z63 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int.vhd|
!i113 1
R12
R13
Artl
R43
R16
R41
R1
R2
R3
R48
l84
L71
V[gzWhOJQ_=Z>iEhz]7RKD0
!s100 m9FdYLjVK6efA@@NoS2Va2
R7
32
R8
!i10b 1
R9
R62
R63
!i113 1
R12
R13
Psync_int_pkg
R43
R16
R1
R2
R3
R0
R4
Z64 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int_pkg.vhd
Z65 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int_pkg.vhd
l0
L51
V^AEX25>^]A;Fj<>F68@m31
!s100 aN>b01FK0>B2e?UH2o82L3
R7
32
R19
!i10b 1
R20
Z66 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int_pkg.vhd|
Z67 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int_pkg.vhd|
!i113 1
R12
R13
Bbody
R41
R43
R16
R1
R2
R3
l0
L111
VKiH4mb`PY0e7>`fY?DgUn2
!s100 K0TZ?NH3PlU>K9^;JZW963
R7
32
R19
!i10b 1
R20
R66
R67
!i113 1
R12
R13
Psync_mm_registers_pkg
R1
R2
R3
R0
R4
Z68 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/registers/sync_mm_registers_pkg.vhd
Z69 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/registers/sync_mm_registers_pkg.vhd
l0
L50
Vh2Vl4m>D2YE=C=>k=@fge1
!s100 KHzlHSL8Y]2=eozd6XAOE1
R7
32
R37
!i10b 1
R38
Z70 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/registers/sync_mm_registers_pkg.vhd|
Z71 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/registers/sync_mm_registers_pkg.vhd|
!i113 1
R12
R13
Bbody
R15
R1
R2
R3
l0
L230
VVVIoF]g69;GbGF^Ch8=f33
!s100 cY5X;EY>D[L2MXhT]nGCg1
R7
32
R37
!i10b 1
R38
R70
R71
!i113 1
R12
R13
Esync_outen
R0
R42
R1
R2
R3
R4
Z72 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/outen/sync_outen.vhd
Z73 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/outen/sync_outen.vhd
l0
L52
VNJNhSe577`f]3j>>2?kf<1
!s100 Y4GCD:6ZFl`;mZmVZ8]HZ2
R7
32
R8
!i10b 1
R9
Z74 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/outen/sync_outen.vhd|
Z75 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/outen/sync_outen.vhd|
!i113 1
R12
R13
Artl
R42
R1
R2
R3
R49
l71
L66
ViDYOHkSzD_=z^kYLal5;m2
!s100 z`SdW>3N@J8ZcTa13OK]G2
R7
32
R8
!i10b 1
R9
R74
R75
!i113 1
R12
R13
Psync_outen_pkg
R1
R2
R3
R0
R4
Z76 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/outen/sync_outen_pkg.vhd
Z77 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/outen/sync_outen_pkg.vhd
l0
L51
VRS2j:YaW:Rz711MC4D9G`1
!s100 HaM:2bK5PgY`ZiN^GR^;50
R7
32
R19
!i10b 1
R20
Z78 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/outen/sync_outen_pkg.vhd|
Z79 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/outen/sync_outen_pkg.vhd|
!i113 1
R12
R13
Bbody
R42
R1
R2
R3
l0
L96
V;fL4o`2ALYe]EV1G:WKa50
!s100 QQO>oToL5BTXf9W^k3H@@1
R7
32
R19
!i10b 1
R20
R78
R79
!i113 1
R12
R13
Etb
R0
Z80 DPx4 work 6 tb_pkg 0 22 MHHk>6^gTi:GTJXT=NLm?0
R1
R2
R3
R4
Z81 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/tb.vhd
Z82 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/tb.vhd
l0
L6
VYlZ:6iW7M4AhZPhn5_mV_3
!s100 UbW]VI7I21h@bMcDEmRd:1
R7
32
R8
!i10b 1
R9
Z83 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/tb.vhd|
Z84 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/tb.vhd|
!i113 1
R12
R13
Artl
R41
R42
R43
R16
R23
R15
R51
R14
R80
R1
R2
R3
Z85 DEx4 work 2 tb 0 22 YlZ:6iW7M4AhZPhn5_mV_3
l40
L9
Z86 VCRekdIF1@KWYdNUMi7JF;1
Z87 !s100 GeNFjg787mS=iK=NNh4=83
R7
32
R8
!i10b 1
R9
R83
R84
!i113 1
R12
R13
Ptb_pkg
R1
R2
R3
R34
R4
Z88 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/tb_pkg.vhd
Z89 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/tb_pkg.vhd
l0
L49
VMHHk>6^gTi:GTJXT=NLm?0
!s100 W4zIZKNKWBm@bA=OT<l4I3
R7
32
R19
!i10b 1
R20
Z90 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/tb_pkg.vhd|
Z91 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/tb_pkg.vhd|
!i113 1
R12
R13
Bbody
R80
R1
R2
R3
l0
L108
V<X6F_NW:SelT1aGAK]8fk2
!s100 9k4fLZnZ0Szl_kYBCe]UB1
R7
32
R19
!i10b 1
R20
R90
R91
!i113 1
R12
R13
