# ğŸ“± PSRAM (Pseudo-SRAM) â€” 2001 Mobile Memory Case

This directory documents the **PSRAM (Pseudo-SRAM)** technology
developed and mass-produced in **2001**, using a
**0.25Âµm DRAM-derived process** for mobile applications.

This case represents a **critical transition point** where
standard DRAM technology was deliberately pushed
**beyond its original operating envelope** to satisfy:

- ğŸ”‹ Low-power standby requirements  
- ğŸŒ¡ Sustained **high-temperature operation (â‰ˆ90 Â°C)**  
- ğŸ“² Mobile-specific usage patterns  

PSRAM was not a clean-sheet innovation, but a
**constraint-driven adaptation** of an existing DRAM platform.

---

## ğŸ” Note on Confidentiality

> **All materials in this case are based on semiconductor technologies  
> developed more than 20 years ago.**
>
> This documentation intentionally excludes:
>
> - Proprietary process recipes  
> - Confidential design rules  
> - Equipment tuning parameters  
> - Operational know-how applicable to modern semiconductor manufacturing
>
> ğŸ¯ The objective is to preserve  
> **structural patterns of failure, recovery, and engineering decision-making**,  
> not implementation-level secrets.

This makes the case suitable for **education, architectural analysis,
and legacy technology study**.

---

## â­ Why This Case Matters

PSRAM exposed **limitations that were invisible in standard DRAM operation**.

| Constraint | Why It Mattered |
|---|---|
| Long refresh interval | Mobile standby amplified retention weakness |
| High temperature (90 Â°C) | Leakage-driven failures became dominant |
| Pause / Disturb coupling | Usage pattern directly triggered physics |
| Production pressure | Yield recovery had to occur *in parallel* with shipping |

ğŸ“Œ **Key distinction:**  
Failures were no longer revealed only by wafer test,
but by **real system usage conditions**.

---

## ğŸ“‚ Contents Overview

### ğŸ§  Architecture & Concept
- [`psram_architecture.md`](./psram_architecture.md)  
  â†’ Pseudo-SRAM concept, DRAM reuse strategy,
  and architectural compromises.

---

### âš›ï¸ Failure Modes
- [`pause_disturb_psram.md`](./pause_disturb_psram.md)  
  â†’ Pause / Disturb behavior under
  **mobile temperature and access conditions**.

---

### ğŸ“ˆ Yield Recovery
- [`yield_recovery.md`](./yield_recovery.md)  
  â†’ Process, bias, and CD countermeasures
  executed under **simultaneous production pressure**.

---

## ğŸ§­ How to Read This Case

Recommended reading flow:

1. ğŸ§  **Why DRAM was reused**  
   â€” business and schedule constraints  
2. âš ï¸ **New failure modes introduced by usage**  
   â€” not by process scaling  
3. ğŸ›  **Yield recovery under time pressure**  
   â€” mitigation without redesign  
4. ğŸ¯ **Strategic endpoint**  
   â€” what conclusions were ultimately drawn

This mirrors how decisions were actually made,
not how they might appear in hindsight.

---

## ğŸ§± Positioning in Legacy Technology

PSRAM stands as a **boundary case** in semiconductor history:

- Between **memory and logic**
- Between **process reuse and redesign**
- Between **laboratory reliability** and **field reality**

It directly informed later strategic decisions to:

- âŒ Terminate DRAM-derived memory paths  
- ğŸ”€ Redirect engineering resources toward  
  **mixed-signal** and **HV-CMOSâ€“based products**

ğŸ“˜ **Legacy insight:**  
PSRAM did not fail because the engineers were wrong â€”  
it failed because **the operating context changed faster than physics allowed**.

---


