# FPGA Mini CPU

A multi-cycle CPU implemented in Verilog for FPGA (Basys 3).

## Status
Rebuilding from scratch.

## Features
- Multi-cycle FSM-based CPU
- Instruction Fetch / Decode / Execute / Memory / Writeback
- Register File, ALU, IR, MDR

## Tools
- Xilinx Vivado
