<module name="PCIE_CAP_REGS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PCIE_CAP" acronym="PCIE_CAP" offset="0x1070" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INT_MSG" width="5" begin="29" end="25" resetval="0x0" description="Interrupt Message Number. Updated by hardware and writable through internal bus Interface." range="" rwaccess="R"/>
    <bitfield id="SLT_IMPL_N" width="1" begin="24" end="24" resetval="0x0" description="Slot Implemented. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="DPORT_TYPE" width="4" begin="23" end="20" resetval="0x4" description="Device Port Type." range="" rwaccess="R"/>
    <bitfield id="PCIE_CAP" width="4" begin="19" end="16" resetval="0x2" description="PCI Express Capability Version" range="" rwaccess="R"/>
    <bitfield id="NEXT_CAP" width="8" begin="15" end="8" resetval="0x0" description="Next capability pointer. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="CAP_ID" width="8" begin="7" end="0" resetval="0x2" description="PCIe Capability ID." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_DEVICE_CAP" acronym="PCIE_DEVICE_CAP" offset="0x1074" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="PWR_LIMIT_SCALE" width="2" begin="27" end="26" resetval="0x0" description="Captured Slot Power Limit Scale. For upstream ports (EP ports) only." range="" rwaccess="R"/>
    <bitfield id="PWR_LIMIT_VALUE" width="8" begin="25" end="18" resetval="0x0" description="Captured Slot Power Limit Value. For upstream ports (EP ports) only." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="ERR_RPT" width="1" begin="15" end="15" resetval="0x1" description="Role-based Error Reporting. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="L1_LATENCY" width="3" begin="11" end="9" resetval="0x0" description="Endpoint L1 Acceptable Latency. Must be" range="" rwaccess="R"/>
    <bitfield id="L0_LATENCY" width="3" begin="8" end="6" resetval="0x0" description="Endpoint L0s Acceptable Latency. Must be" range="" rwaccess="R"/>
    <bitfield id="EXT_TAG_FLD" width="1" begin="5" end="5" resetval="0x0" description="Extended Tag Field Supported. Writable from internal interface but should not be as the hardware is not capable." range="" rwaccess="R"/>
    <bitfield id="PHANTOM_FLD" width="2" begin="4" end="3" resetval="0x0" description="Phantom Field Supported. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="MAX_PAYLD_SZ" width="3" begin="2" end="0" resetval="0x1" description="Maximum Payload size supported. Writable from internal bus interface." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_DEV_STAT_CTRL" acronym="PCIE_DEV_STAT_CTRL" offset="0x1078" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="TPEND" width="1" begin="21" end="21" resetval="0x0" description="Transaction Pending" range="" rwaccess="R"/>
    <bitfield id="AUX_PWR" width="1" begin="20" end="20" resetval="0x0" description="Auxiliary Power Detected" range="" rwaccess="R"/>
    <bitfield id="UNSUP_RQ_DET" width="1" begin="19" end="19" resetval="0x0" description="Unsupported Request Detected" range="" rwaccess="RW1C"/>
    <bitfield id="FATAL_ERR" width="1" begin="18" end="18" resetval="0x0" description="Fatal Error Detected" range="" rwaccess="RW1C"/>
    <bitfield id="NFATAL_ERR" width="1" begin="17" end="17" resetval="0x0" description="Non-fatal Error Detected" range="" rwaccess="RW1C"/>
    <bitfield id="CORR_ERR" width="1" begin="16" end="16" resetval="0x0" description="Correctable Error Detected" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MAX_REQ_SZ" width="3" begin="14" end="12" resetval="0x2" description="Maximum Read Request Size" range="" rwaccess="RW"/>
    <bitfield id="NO_SNOOP" width="1" begin="11" end="11" resetval="0x1" description="Enable no snoop" range="" rwaccess="RW"/>
    <bitfield id="AUX_PWR_PM_EN" width="1" begin="10" end="10" resetval="0x0" description="AUX Power PM Enable" range="" rwaccess="RW"/>
    <bitfield id="PHANTOM_EN" width="1" begin="9" end="9" resetval="0x0" description="Phantom Function Enable" range="" rwaccess="RW"/>
    <bitfield id="XTAG_FIELD_EN" width="1" begin="8" end="8" resetval="0x0" description="Extended Tag Field Enable" range="" rwaccess="RW"/>
    <bitfield id="MAX_PAYLD" width="3" begin="7" end="5" resetval="0x0" description="Maximum Payload Size" range="" rwaccess="RW"/>
    <bitfield id="RELAXED" width="1" begin="4" end="4" resetval="0x1" description="Enable Relaxed Ordering" range="" rwaccess="RW"/>
    <bitfield id="UNSUP_REQ_RP" width="1" begin="3" end="3" resetval="0x0" description="Enable Unsupported Request Reporting" range="" rwaccess="RW"/>
    <bitfield id="FATAL_ERR_RP" width="1" begin="2" end="2" resetval="0x0" description="Fatal Error Reporting Enable" range="" rwaccess="RW"/>
    <bitfield id="NFATAL_ERR_RP" width="1" begin="1" end="1" resetval="0x0" description="Non-fatal Error Reporting Enable" range="" rwaccess="RW"/>
    <bitfield id="CORR_ERR_RP" width="1" begin="0" end="0" resetval="0x0" description="Correctable Error Reporting Enable" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_LINK_CAP" acronym="PCIE_LINK_CAP" offset="0x107C" width="32" description="">
    <bitfield id="PORT_NUM" width="8" begin="31" end="24" resetval="0x0" description="Port Number. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="BW_NOTIFY_CAP" width="1" begin="21" end="21" resetval="0x0" description="Link Bandwidth Notification Capable." range="" rwaccess="R"/>
    <bitfield id="DLL_REP_CAP" width="1" begin="20" end="20" resetval="0x0" description="Data Link Layer Active Reporting Capable." range="" rwaccess="R"/>
    <bitfield id="DOWN_ERR_REP_CAP" width="1" begin="19" end="19" resetval="0x0" description="Surprise Down Error Reporting Capable. Not supported. Always zero." range="" rwaccess="R"/>
    <bitfield id="CLK_PWR_MGMT" width="1" begin="18" end="18" resetval="0x0" description="Clock Power Management. Writable from internal bus interface.For upstream ports (EP Ports), a value of 1h in this bit indicates that the component tolerates the removal of any reference clock(s) in the L1 and L2/L3 Ready Link states. A value of 0 indicates the reference clock(s) must not be removed in these Link states. For downstream ports (RC Ports), this bit is always 0." range="" rwaccess="R"/>
    <bitfield id="L1_EXIT_LAT" width="3" begin="17" end="15" resetval="0x6" description="L1 Exit Latency when common clock is used. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="LOS_EXIT_LAT" width="3" begin="14" end="12" resetval="0x5" description="L0s Exit Latency. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="AS_LINK_PM" width="2" begin="11" end="10" resetval="0x1" description="Active State Link Power Management Support. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="MAX_LINK_WIDTH" width="6" begin="9" end="4" resetval="0x2" description="Maximum Link Width (&#215;N &#8211; corresponding to N Lanes). Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="MAX_LINK_SPEED" width="4" begin="3" end="0" resetval="0x2" description="Maximum Link Speed. Writable from internal bus interface." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_LINK_STAT_CTRL" acronym="PCIE_LINK_STAT_CTRL" offset="0x1080" width="32" description="">
    <bitfield id="LINK_BW_STATUS" width="1" begin="31" end="31" resetval="0x0" description="Link Autonomous Bandwidth Status.This bit is Set by hardware to indicate that hardware has autonomously changed Link speed or width, without the Port transitioning through DL_Down status, for reasons other than to attempt to correct unreliable Link operation. This bit must be set if the Physical Layer reports a speed or width change was initiated by the downstream component that was indicated as an autonomous change. Not applicable and reserved for EP." range="" rwaccess="RW1C"/>
    <bitfield id="LINK_BW_MGMT_STATUS" width="1" begin="30" end="30" resetval="0x0" description="Link Bandwidth Management Status.This bit is Set by hardware to indicate that either of the following has occurred without the Port transitioning through DL_Down status: &#8226; A Link retraining has completed following a write of 1b to the Retrain Link bit &#8226; Hardware has changed Link speed or width to attempt to correct unreliable Link operation, either through an LTSSM timeout or a higher level process. This bit must be set if the Physical Layer reports a speed or width change was initiated by the downstream component that was not indicated as an autonomous change. Not applicable and reserved for EP." range="" rwaccess="RW1C"/>
    <bitfield id="DLL_ACTIVE" width="1" begin="29" end="29" resetval="0x0" description="Data Link Layer ActiveThis bit indicates the status of the Data Link Control and Management State Machine. It returns a 1 to indicate the DL_Active state, 0 otherwise. Not applicable and reserved for EP." range="" rwaccess="R"/>
    <bitfield id="SLOT_CLK_CFG" width="1" begin="28" end="28" resetval="0x1" description="Slot Clock Configuration. Writable from internal bus interface.This bit indicates that the component uses the same physical reference clock that the platform provides on the connector." range="" rwaccess="R"/>
    <bitfield id="LINK_TRAINING" width="1" begin="27" end="27" resetval="0x0" description="Link Training. Not applicable to EP." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NEGOTIATED_LINK_WD" width="6" begin="25" end="20" resetval="0x1" description="Negotiated Link Width. Set automatically by hardware after link initialization." range="" rwaccess="R"/>
    <bitfield id="LINK_SPEED" width="4" begin="19" end="16" resetval="0x1" description="Link Speed. Set automatically by hardware after link initialization." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="LINK_BW_INT_EN" width="1" begin="11" end="11" resetval="0x0" description="Link Autonomous Bandwidth Interrupt Enable. Not applicable and is reserved for EP." range="" rwaccess="R"/>
    <bitfield id="LINK_BW_MGMT_INT_EN" width="1" begin="10" end="10" resetval="0x0" description="Link Bandwidth Management Interrupt Enable. Not applicable and is reserved for EP." range="" rwaccess="R"/>
    <bitfield id="HW_AUTO_WIDTH_DIS" width="1" begin="9" end="9" resetval="0x0" description="Hardware Autonomous Width Disable. Not supported and hardwired to zero." range="" rwaccess="R"/>
    <bitfield id="CLK_PWR_MGMT_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable Clock Power Management." range="" rwaccess="RW"/>
    <bitfield id="EXT_SYNC" width="1" begin="7" end="7" resetval="0x0" description="Extended Synchronization." range="" rwaccess="RW"/>
    <bitfield id="COMMON_CLK_CFG" width="1" begin="6" end="6" resetval="0x0" description="Common Clock Configuration." range="" rwaccess="RW"/>
    <bitfield id="RETRAIN_LINK" width="1" begin="5" end="5" resetval="0x0" description="Retrain Link. Not applicable and reserved for EP." range="" rwaccess="RW"/>
    <bitfield id="LINK_DISABLE" width="1" begin="4" end="4" resetval="0x0" description="This bit disables the link by directing the LTSSM to the Disabled state when set. Not applicable and is reserved for EP." range="" rwaccess="RW"/>
    <bitfield id="RCB" width="1" begin="3" end="3" resetval="0x1" description="Read Completion Boundary. Writable via internal bus interface for RC." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="ACTIVE_LINK_PM" width="2" begin="1" end="0" resetval="0x0" description="Active State Link Power Management Control" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_SLOT_CAP" acronym="PCIE_SLOT_CAP" offset="0x1084" width="32" description="">
    <bitfield id="SLOT_NUM" width="13" begin="31" end="19" resetval="0x0" description="Physical Slot Number. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="CMD_COMP_SUPP" width="1" begin="18" end="18" resetval="0x0" description="No Command Complete Support. Writable from internal bus interface.When Set, this bit indicates that this slot does not generate software notification when an issued command is completed by the Hot-Plug Controller." range="" rwaccess="R"/>
    <bitfield id="EML_PRESENT" width="1" begin="17" end="17" resetval="0x0" description="Electromechanical Interlock Present. Writable from internal bus interface.When Set, this bit indicates that an Electromechanical Interlock is implemented on the chassis for this slot." range="" rwaccess="R"/>
    <bitfield id="PWR_LMT_SCALE" width="2" begin="16" end="15" resetval="0x0" description="Slot Power Limit Scale. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="PWR_LMT_VALUE" width="8" begin="14" end="7" resetval="0x0" description="Slow Power Limit Value. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="HP_CAP" width="1" begin="6" end="6" resetval="0x1" description="Hot Plug Capable. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="HP_SURPRISE" width="1" begin="5" end="5" resetval="0x0" description="Hot Plug Surprise. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="PWR_IND" width="1" begin="4" end="4" resetval="0x0" description="Power Indicator Present. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="ATTN_IND" width="1" begin="3" end="3" resetval="0x0" description="Attention Indicator Present. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="MRL_SENSOR" width="1" begin="2" end="2" resetval="0x0" description="MRL Sensor Present. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="PWR_CTL" width="1" begin="1" end="1" resetval="0x0" description="Power Controller Present. Writable from internal bus interface. If there is no power controller, software must ensure that system power is up before reading Presence Detect state." range="" rwaccess="R"/>
    <bitfield id="ATTN_BUTTON" width="1" begin="0" end="0" resetval="0x0" description="Attention Indicator Present. Writable from internal bus interface." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_SLOT_STAT_CTRL" acronym="PCIE_SLOT_STAT_CTRL" offset="0x1088" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DLL_STATE" width="1" begin="24" end="24" resetval="0x0" description="Data Link Layer State Changed" range="" rwaccess="RW1C"/>
    <bitfield id="EM_LOCK" width="1" begin="23" end="23" resetval="0x0" description="Electromechanical Lock Status" range="" rwaccess="R"/>
    <bitfield id="PRESENCE_DET" width="1" begin="22" end="22" resetval="0x1" description="Presence Detect State" range="" rwaccess="R"/>
    <bitfield id="MRL_STATE" width="1" begin="21" end="21" resetval="0x0" description="MRL Sensor State" range="" rwaccess="R"/>
    <bitfield id="CMD_COMLETE" width="1" begin="20" end="20" resetval="0x0" description="Command Completed" range="" rwaccess="RW1C"/>
    <bitfield id="PRESENCE_CHG" width="1" begin="19" end="19" resetval="0x0" description="Presence Detect Changed" range="" rwaccess="RW1C"/>
    <bitfield id="MRL_CHANGE" width="1" begin="18" end="18" resetval="0x0" description="MRL Sensor Changed" range="" rwaccess="RW1C"/>
    <bitfield id="PWR_FAULT" width="1" begin="17" end="17" resetval="0x0" description="Power Fault Detected" range="" rwaccess="RW1C"/>
    <bitfield id="ATTN_PRESSED" width="1" begin="16" end="16" resetval="0x0" description="Attention Button Pressed." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DLL_CHG_EN" width="1" begin="12" end="12" resetval="0x0" description="Data Link Layer State Changed Enable." range="" rwaccess="RW"/>
    <bitfield id="EM_LOCK_CTL" width="1" begin="11" end="11" resetval="0x0" description="Electromechanical Interlock Control." range="" rwaccess="RW"/>
    <bitfield id="PM_CTL" width="1" begin="10" end="10" resetval="0x0" description="Power Controller Control" range="" rwaccess="RW"/>
    <bitfield id="PM_IND_CTL" width="2" begin="9" end="8" resetval="0x3" description="Power Indicator Control" range="" rwaccess="RW"/>
    <bitfield id="ATTN_IND_CTL" width="2" begin="7" end="6" resetval="0x3" description="Attention Indicator Control." range="" rwaccess="RW"/>
    <bitfield id="HP_INT_EN" width="1" begin="5" end="5" resetval="0x0" description="Hot Plug Interrupt Enable." range="" rwaccess="RW"/>
    <bitfield id="CMD_CMP_INT_EN" width="1" begin="4" end="4" resetval="0x0" description="Command Completed Interrupt Enable." range="" rwaccess="RW"/>
    <bitfield id="PRS_DET_CHG_EN" width="1" begin="3" end="3" resetval="0x0" description="Presence Detect Changed Enable." range="" rwaccess="RW"/>
    <bitfield id="MRL_CHG_EN" width="1" begin="2" end="2" resetval="0x0" description="MRL Sensor Changed Enable." range="" rwaccess="RW"/>
    <bitfield id="PWR_FLT_DET_EN" width="1" begin="1" end="1" resetval="0x0" description="Power Fault Detected Enable." range="" rwaccess="RW"/>
    <bitfield id="ATTN_BUTT_EN" width="1" begin="0" end="0" resetval="0x0" description="Attention Button Pressed Enable." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_ROOT_CTRL_CAP" acronym="PCIE_ROOT_CTRL_CAP" offset="0x108C" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="CRS_SW" width="1" begin="16" end="16" resetval="0x0" description="CRS Software Visibility. Not supported and set to 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="CRS_SW_EN" width="1" begin="4" end="4" resetval="0x0" description="CRS Software Visibility Enable. Not supported and set to 0x0." range="" rwaccess="R"/>
    <bitfield id="PME_INT_EN" width="1" begin="3" end="3" resetval="0x0" description="PME Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="SERR_FATAL_ERR" width="1" begin="2" end="2" resetval="0x0" description="System Error on Fatal Error Enable" range="" rwaccess="RW"/>
    <bitfield id="SERR_NFATAL_ERR" width="1" begin="1" end="1" resetval="0x0" description="System Error on Non-fatal Error Enable" range="" rwaccess="RW"/>
    <bitfield id="SERR_EN" width="1" begin="0" end="0" resetval="0x0" description="System Error on Correctable Error Enable" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_ROOT_STATUS" acronym="PCIE_ROOT_STATUS" offset="0x1090" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="PME_PEND" width="1" begin="17" end="17" resetval="0x0" description="Indicates that another PME is pending when the PME Status bit is Set." range="" rwaccess="R"/>
    <bitfield id="PME_STATUS" width="1" begin="16" end="16" resetval="0x0" description="Indicates that PME was asserted by the PME Requester." range="" rwaccess="RW1C"/>
    <bitfield id="PME_REQ_ID" width="16" begin="15" end="0" resetval="0x0" description="ID of the last PME Requester.This field is only valid when the PME Status bit is Set." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_DEV_CAP2" acronym="PCIE_DEV_CAP2" offset="0x1094" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="CMPL_TO_DIS_SUPP" width="1" begin="4" end="4" resetval="0x1" description="Completion timeout disable supported" range="" rwaccess="R"/>
    <bitfield id="CMPL_TO_EN" width="4" begin="3" end="0" resetval="0xF" description="Completion timeout ranges supported. Applicable to RC/EP that issue requests on own behalf." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_DEV_STAT_CTRL2" acronym="PCIE_DEV_STAT_CTRL2" offset="0x1098" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="CMPL_TO_DIS" width="1" begin="4" end="4" resetval="0x0" description="Completion timeout disable" range="" rwaccess="RW"/>
    <bitfield id="CMPL_TO" width="4" begin="3" end="0" resetval="0x0" description="Completion timeout value.It is strongly recommended that the Completion Timeout mechanism not expire in less than 10 ms." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_LINK_CTRL2" acronym="PCIE_LINK_CTRL2" offset="0x10A0" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DE_EMPH" width="1" begin="16" end="16" resetval="0x1" description="Current De-emphasis level" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="POLL_DEEMPH" width="1" begin="12" end="12" resetval="0x0" description="De-emphasis level in polling-compliance stateThis bit sets the de-emphasis level in Polling Compliance state if the entry occurred due to the Enter Compliance bit being 1." range="" rwaccess="RW"/>
    <bitfield id="CMPL_SOS" width="1" begin="11" end="11" resetval="0x0" description="Compliance SOS.When this bit is set to 1, the LTSSM is required to send SKP Ordered Sets periodically in between the modified compliance patterns." range="" rwaccess="RW"/>
    <bitfield id="ENTR_MOD_COMPL" width="1" begin="10" end="10" resetval="0x0" description="Enter modified compliance.When this bit is set to 1, the device transmits Modified Compliance Pattern if the LTSSM enters Polling Compliance substate." range="" rwaccess="RW"/>
    <bitfield id="TX_MARGIN" width="3" begin="9" end="7" resetval="0x0" description="Value of non-de-emphasized voltage level at transmitter pins." range="" rwaccess="RW"/>
    <bitfield id="SEL_DEEMPH" width="1" begin="6" end="6" resetval="0x0" description="Selectable De-emphasis.When the Link is operating at 5.0 GT/s speed, this bit selects the level of de-emphasis for an upstream component. When the Link is operating at 2.5 GT/s speed, the setting of this bit has no effect." range="" rwaccess="RW"/>
    <bitfield id="HW_AUTO_SPEED_DIS" width="1" begin="5" end="5" resetval="0x0" description="Hardware Autonomous Speed Disable." range="" rwaccess="RW"/>
    <bitfield id="ENTR_COMPL" width="1" begin="4" end="4" resetval="0x0" description="Enter Compliance.Software is permitted to force a Link to enter Compliance mode at the speed indicated in the Target Link Speed field by setting this bit to 1 in both components on a Link and then initiating a hot reset on the Link." range="" rwaccess="RW"/>
    <bitfield id="TGT_SPEED" width="4" begin="3" end="0" resetval="0x2" description="Target Link Speed." range="" rwaccess="RW"/>
  </register>
</module>
