/***************************************************************************
 *
 * Copyright 2015-2021 BES.
 * All rights reserved. All unpublished rights reserved.
 *
 * No part of this work may be used or reproduced in any form or by any
 * means, or stored in a database or retrieval system, without prior written
 * permission of BES.
 *
 * Use of this work is governed by a license granted by BES.
 * This work contains confidential and proprietary information of
 * BES. which is protected by copyright, trade secret,
 * trademark and other intellectual property rights.
 *
 ****************************************************************************/
#ifndef __BT_DRV_1502X_INTERNAL_H__
#define __BT_DRV_1502X_INTERNAL_H__


#define BT_PATCH_WR(addr, value)         (*(volatile uint32_t *)(addr)) = (value)
/***************************************************************************
 *RF conig macro
 ****************************************************************************/

//#define BT_RF_OLD_CORR_MODE
/***************************************************************************
 *BT clock gate disable
 ****************************************************************************/
#define __CLK_GATE_DISABLE__

/***************************************************************************
 *BT read controller rssi
 ****************************************************************************/
#define  BT_RSSI_MONITOR  1

/***************************************************************************
 *BT afh follow function
 ****************************************************************************/
#define  BT_AFH_FOLLOW  0

/***************************************************************************
 * BT sleep param
 *
 *   TWOSC : Time to wake-up osc_en before deepsleep_time expiration
 *   TWRM  : Time to wake-up radio module(no used)
 *   TWEXT : Time to wake-up osc_en on external wake-up request
****************************************************************************/
//BTC power off section define
#define BTC_LP_OFF       (0x0000)
#define LOGIC_POWEROFF_EN      (0x0004)
#define EM0_POWEROFF_EN       (0x0008)
#define EM1_POWEROFF_EN       (0x0010)
#define RAM0_POWEROFF_EN      (0x0020)
#define RAM1_POWEROFF_EN      (0x0040)
#define RAM2_POWEROFF_EN      (0x0080)
#define RAM3_POWEROFF_EN      (0x0100)
#define RAM4_POWEROFF_EN      (0x0200)
#define RAM5_POWEROFF_EN      (0x0400)
#define EM2_POWEROFF_EN       (0x0800)
#define EM3_POWEROFF_EN       (0x1000)

#ifdef BT_LOG_POWEROFF
#define BTC_LP_MODE         (LOGIC_POWEROFF_EN)
#define WAKEUP_OSC_AHEAD_OF_WAIT_24M_LP_CYCLE         (10)
#else
#define BTC_LP_MODE         (BTC_LP_OFF)
#define WAKEUP_OSC_AHEAD_OF_WAIT_24M_LP_CYCLE         (6)
#endif


#define SWAGC_INIT_MODE   0
#define NEW_SYNC_SWAGC_MODE   1
#define OLD_SWAGC_MODE   2

#define MAX_NB_ACTIVE_ACL                   (5)
#define HCI_HANDLE_MIN         (0x80)
#define HCI_HANDLE_MAX         (HCI_HANDLE_MIN+ MAX_NB_ACTIVE_ACL - 1)

//1502x ble link number 12
#ifdef __BT_RAMRUN__
#define BLE_ACTIVITY_MAX   16
#else
#define BLE_ACTIVITY_MAX   ((hal_get_chip_metal_id() >= HAL_CHIP_METAL_ID_2) ? 16 : 12)
#endif

#define BT_MIN_TX_PWR_IDX    (0)
#define BT_MAX_TX_PWR_IDX    (3)
#define BT_INIT_TX_PWR_IDX    BT_MAX_TX_PWR_IDX

#define BT_MIN_TX_PWR_IDX_V2    (4)
#define BT_MAX_TX_PWR_IDX_V2    (7)
#define BT_INIT_TX_PWR_IDX_V2    BT_MAX_TX_PWR_IDX_V2
 /**************************************
enable i2v read
****************************/
#define BT_I2V_VAL_RD

//set bt and ble addr
#define HCI_DBG_SET_BD_ADDR_CMD_OPCODE                0xFC32

//set clk drift and jitter
#define HCI_DBG_SET_LPCLK_DRIFT_JITTER_CMD_OPCODE     0xFC44

//set sleep enable and external wakeup enable
#define HCI_DBG_SET_SLEEP_EXWAKEUP_EN_CMD_OPCODE      0xFC47

//set edr threshold
#define HCI_DBG_SET_EDR_THRESHOLD_CMD_OPCODE          0xFC4C

//set edr alorithm
#define HCI_DBG_SET_EDR_ALGORITHM_CMD_OPCODE          0xFC4E

//set ble rl size
#define HCI_DBG_SET_RL_SIZE_CMD_OPCODE                0xFC5D

//set exernal wake up time oscillater wakeup time and radio wakeup time
#define HCI_DBG_SET_WAKEUP_TIME_CMD_OPCODE            0xFC71

//set pcm setting
#define HCI_DBG_SET_PCM_SETTING_CMD_OPCODE            0xFC74

//set tx pwr ctrl rssi thd
#define HCI_DBG_SET_RSSI_THRHLD_CMD_OPCODE            0xFC76

//set sleep setting
#define HCI_DBG_SET_SLEEP_SETTING_CMD_OPCODE          0xFC77

//set local feature
#define HCI_DBG_SET_LOCAL_FEATURE_CMD_OPCODE          0xFC81

//set local extend feature
#define HCI_DBG_SET_LOCAL_EX_FEATURE_CMD_OPCODE       0xFC82

//set bt rf timing
#define HCI_DBG_SET_BT_RF_TIMING_CMD_OPCODE           0xFC83

//set ble rf timing
#define HCI_DBG_SET_BLE_RF_TIMING_CMD_OPCODE          0xFC84

//bt setting interface
#define HCI_DBG_SET_BT_SETTING_CMD_OPCODE             0xFC86

//set customer param
#define HCI_DBG_SET_CUSTOM_PARAM_CMD_OPCODE           0xFC88

//switch sco path
#define HCI_DBG_SET_SCO_SWITCH_CMD_OPCODE             0xFC89

//set sco path
#define HCI_DBG_SET_SYNC_CONFIG_CMD_OPCODE            0xFC8F

//lmp message record
#define HCI_DBG_LMP_MESSAGE_RECORD_CMD_OPCODE         0xFC9C

//bt setting interface
#define HCI_DBG_SET_BT_SETTING_EXT1_CMD_OPCODE        0xFCAE

//set tx pwr ctrl rssi thd
#define HCI_DBG_SET_RSSI_TX_POWER_DFT_THR_CMD_OPCODE  0xFCB3

//set tx pwr mode
#define HCI_DBG_SET_TXPWR_MODE_CMD_OPCODE             0xFCC0

#define HCI_DBG_SET_SW_RSSI_CMD_OPCODE                0xfcc2


//bt setting interface
#define HCI_DBG_SET_BT_SCHE_SETTING_CMD_OPCODE        0xFCC3

//bt setting interface
#define HCI_DBG_SET_BT_IBRT_SETTING_CMD_OPCODE        0xFCC4

//bt setting interface
#define HCI_DBG_SET_BT_HW_FEAT_SETTING_CMD_OPCODE     0xFCC5

//bt setting interface
#define HCI_DBG_BT_COMMON_SETTING_T1_CMD_OPCODE       0xFCCA

//set afh assess mode
#define HCI_DBG_PERIODIC_MONITOR_CMD_OPCODE           0xFCCB
//BT/BLE RX gain and TX gain setting
#define HCI_DBG_SET_BT_BLE_TXRX_GAIN_CMD_OPCODE       0xFCCD

#define HCI_DBG_SET_PTA_PARA_CMD_OPCODE               0xFCD3

#define HCI_DBG_AFH_ASSESS_CMD_OPCODE                 0xFCD4

#define HCI_DBG_RF_IMPEDANCE_CMD_OPCODE               0xFCD5

#define DEFAULT_XTAL_FCAP                       (0xC8)

#ifdef __cplusplus
extern "C" {
#endif
#define TRC_KE_MSG_TYPE              0x00000001
#define TRC_KE_TMR_TYPE              0x00000002
#define TRC_KE_EVT_TYPE              0x00000004
#define TRC_MEM_TYPE                 0x00000008
#define TRC_SLEEP_TYPE               0x00000010
#define TRC_SW_ASS_TYPE              0x00000020
#define TRC_PROG_TYPE                0x00000040
#define TRC_CS_BLE_TYPE              0x00000080
#define TRC_CS_BT_TYPE               0x00000100
#define TRC_RX_DESC_TYPE             0x00000200
#define TRC_LLCP_TYPE                0x00000400
#define TRC_LMP_TYPE                 0x00000800
#define TRC_L2CAP_TYPE               0x00001000
#define TRC_ARB_TYPE                 0x00002000
#define TRC_LLC_STATE_TRANS_TYPE     0x00004000
#define TRC_KE_STATE_TRANS_TYPE      0x00008000
#define TRC_HCI_TYPE                 0x00010000
#define TRC_ADV_TYPE                 0x00020000
#define TRC_ACL_TYPE                 0x00040000
#define TRC_CUSTOM_TYPE              0x00080000
#define TRC_IBRT_TYPE                0x00100000
#define TRC_ALL_TYPE                 0xffffffff
#define TRC_ALL_EXCEP_CS_BT_TYPE     0xfffffeff
#define TRC_DEFAULT_TYPE             (TRC_SW_ASS_TYPE|TRC_LMP_TYPE|TRC_LLC_STATE_TRANS_TYPE|TRC_KE_STATE_TRANS_TYPE|TRC_IBRT_TYPE)

#define FAST_LOCK_ENABLE 1
#define FAST_LOCK_DISABLE 0

#define NEW_SYNC_SWAGC_MODE   1
#define OLD_SWAGC_MODE   2

#define BT_LOW_TXPWR_MODE    0
#define BLE_LOW_TXPWR_MODE   1
#define BLE_ADV_LOW_TXPWR_MODE   2

#define FACTOR_ATTENUATION_0DBM  0
#define FACTOR_ATTENUATION_6DBM  1
#define FACTOR_ATTENUATION_12DBM  2
#define FACTOR_ATTENUATION_18DBM  3


#if (__FASTACK_ECC_CONFIG_BLOCK__ == 1)    // 1 BLOCK
    #define ECC_MODU_MODE ECC_DPSK
    #define ECC_BLK_MODE ECC_1BLOCK
#elif (__FASTACK_ECC_CONFIG_BLOCK__ == 2)    // 2BLOCK
    #define ECC_MODU_MODE ECC_8PSK
    #define ECC_BLK_MODE ECC_2BLOCK
#elif (__FASTACK_ECC_CONFIG_BLOCK__ == 3)    // 3BLOCK
    #define ECC_MODU_MODE ECC_8PSK
    #define ECC_BLK_MODE ECC_3BLOCK
#endif


#define  INVALID_SYNC_WORD  (0)

#define BTDIGITAL_REG(a)                        (*(volatile uint32_t *)(a))

#define BTDIGITAL_REG_SET_FIELD(reg, mask, shift, v)\
                                                do{ \
                                                    volatile unsigned int tmp = *(volatile unsigned int *)(reg); \
                                                    tmp &= ~(mask<<shift); \
                                                    tmp |= (v<<shift); \
                                                    *(volatile unsigned int *)(reg) = tmp; \
                                                }while(0)


#define RWIP_MAX_CLOCK_TIME              ((1L<<28) - 1)
#define CLK_SUB(clock_a, clock_b)     ((uint32_t)(((clock_a) - (clock_b)) & RWIP_MAX_CLOCK_TIME))
#define CLK_ADD_2(clock_a, clock_b)     ((uint32_t)(((clock_a) + (clock_b)) & RWIP_MAX_CLOCK_TIME))
#define CLK_LOWER_EQ(clock_a, clock_b)      (CLK_SUB(clock_b, clock_a) < (RWIP_MAX_CLOCK_TIME >> 1))
#define CLK_DIFF(clock_a, clock_b)     ( (CLK_SUB((clock_b), (clock_a)) > ((RWIP_MAX_CLOCK_TIME+1) >> 1)) ? \
                          ((int32_t)((-CLK_SUB((clock_a), (clock_b))))) : ((int32_t)((CLK_SUB((clock_b), (clock_a))))) )
    /// Combined duration of Preamble and Access Address depending on the PHY used (in us)
#define BLE_PREAMBLE_ACCESS_ADDR_DUR_1MBPS      (5*8)
#define BLE_PREAMBLE_ACCESS_ADDR_DUR_2MBPS      (6*4)
#define BLE_PREAMBLE_ACCESS_ADDR_DUR_125KBPS    (80+256)
#define BLE_PREAMBLE_ACCESS_ADDR_DUR_500KBPS    (80+256)

//#define __FIX_FA_RX_GAIN___

#define FA_RX_WIN_SIZE      (0xA)
#define FA_RXPWRUP_TIMING   (0x37)
#define FA_TXPWRUP_TIMING   (0x28)
#define FA_BW2M_RXPWRUP_TIMING   (0x2b)
#define FA_BW2M_TXPWRUP_TIMING   (0x28)

#if defined (CTKD_ENABLE)|| defined (__3M_PACK__)||defined(__FASTACK_ECC_ENABLE__)
#define FA_CNT_PKT_US   (0x1F)
#else
#define FA_CNT_PKT_US   (0x4)
#endif

#define FA_FIX_TX_GIAN_IDX  (0x4)
#define FA_FIX_RX_GIAN_IDX  (0x1)
#define FA_NEW_CORR_VALUE   (0x40)
//lager than 2 will causes error synchronization
#define FA_OLD_CORR_VALUE   (0x1)
#define FA_MULTI_TX_COUNT   (0x3)
#define INVALID_FA_FREQ_TABLE       (0)

#define CMD_FILTER_LEN              (10)
#define EVT_FILTER_LEN              (10)

#define DIGITAL_POWER_ADJUST_EN (0)
#define DIGITAL_DEC_EDR_POWER_VAL (0x1F)

#define BTDRV_PACKAG_2600ZP             1
#define BTDRV_PACKAG_2700IBP            2
#define BTDRV_PACKAG_2700H              3
#define BTDRV_PACKAG_2700L              4

enum{
    ECC_8PSK = 0,
    ECC_DPSK = 1,
    ECC_GFSK = 2,
    ECC_MODU_MAX,
};

enum{
    ECC_1BLOCK = 0,
    ECC_2BLOCK = 1,
    ECC_3BLOCK = 2,
    ECC_BLOCK_MAX,
};

enum{
    FA_SYNCWORD_32BIT = 0,
    FA_SYNCWORD_64BIT = 1,
    FA_SYNCWORD_MAX,
};

enum{
    ECC_8_BYTE_MODE = 0,
    ECC_16_BYTE_MODE = 1,
    ECC_12_BYTE_MODE = 2,
    ECC_MAX_BYTE_MODE,
};

enum{
    ECC_DISABLE_PKT_TYPE_2DH3   = 0,
    ECC_DISABLE_PKT_TYPE_DM3    = 1,
    ECC_DISABLE_PKT_TYPE_3DH3   = 2,
    ECC_DISABLE_PKT_TYPE_DH3    = 3,
    ECC_DISABLE_PKT_TYPE_2DH5   = 4,
    ECC_DISABLE_PKT_TYPE_DM5    = 5,
    ECC_DISABLE_PKT_TYPE_3DH5   = 6,
    ECC_DISABLE_PKT_TYPE_DH5    = 7,
    ECC_DISABLE_PKT_TYPE_3DH1   = 8,
    ECC_DISABLE_PKT_TYPE_2DH1   = 9,
    ECC_DISABLE_PKT_TYPE_DH1    = 10,
    ECC_DISABLE_PKT_TYPE_DM1    = 11,
    ECC_DISABLE_PKT_TYPE_2EV3   = 12,
    ECC_DISABLE_PKT_TYPE_3EV3   = 13,
    ECC_DISABLE_PKT_TYPE_EV3    = 14,
    ECC_DISABLE_PKT_TYPE_2EV5   = 15,
    ECC_DISABLE_PKT_TYPE_EV4    = 16,
    ECC_DISABLE_PKT_TYPE_3EV5   = 17,
    ECC_DISABLE_PKT_TYPE_EV5    = 18,
    ECC_DISABLE_PKT_TYPE_Others = 19,
    ECC_DISABLE_PKT_TYPE_MAX,
};

enum
{
    METRIC_TYPE_TX_DM1_COUNTS = 0,
    METRIC_TYPE_TX_DH1_COUNTS,//1
    METRIC_TYPE_TX_DM3_COUNTS,//2
    METRIC_TYPE_TX_DH3_COUNTS,//3
    METRIC_TYPE_TX_DM5_COUNTS,//4
    METRIC_TYPE_TX_DH5_COUNTS,//5
    METRIC_TYPE_TX_2_DH1_COUNTS,//6
    METRIC_TYPE_TX_3_DH1_COUNTS,//7
    METRIC_TYPE_TX_2_DH3_COUNTS,//8
    METRIC_TYPE_TX_3_DH3_COUNTS,//9
    METRIC_TYPE_TX_2_DH5_COUNTS,//10
    METRIC_TYPE_TX_3_DH5_COUNTS,//11
    METRIC_TYPE_RX_DM1_COUNTS,//12
    METRIC_TYPE_RX_DH1_COUNTS,//13
    METRIC_TYPE_RX_DM3_COUNTS,//14
    METRIC_TYPE_RX_DH3_COUNTS,//15
    METRIC_TYPE_RX_DM5_COUNTS,//16
    METRIC_TYPE_RX_DH5_COUNTS,//17
    METRIC_TYPE_RX_2_DH1_COUNTS,//18
    METRIC_TYPE_RX_3_DH1_COUNTS,//19
    METRIC_TYPE_RX_2_DH3_COUNTS,//20
    METRIC_TYPE_RX_3_DH3_COUNTS,//21
    METRIC_TYPE_RX_2_DH5_COUNTS,//22
    METRIC_TYPE_RX_3_DH5_COUNTS,//23
    METRIC_TYPE_RX_HEC_ERROR_COUNTS,//24
    METRIC_TYPE_RX_CRC_ERROR_COUNTS,//25
    METRIC_TYPE_RX_FEC_ERROR_COUNTS,//26
    METRIC_TYPE_RX_GUARD_ERROR_COUNTS,//27
    METRIC_TYPE_RX_WRONGPKTFLAG_ERROR_COUNTS,//28
    METRIC_TYPE_RADIO_COUNTS,//29
    METRIC_TYPE_SLEEP_DURATION_COUNTS,//30
    METRIC_TYPE_RADIO_TX_SUCCESS_COUNTS,//31
    METRIC_TYPE_RADIO_TX_COUNTS,//32
    METRIC_TYPE_SOFTBIT_SUCCESS_COUNTS,//33
    METRIC_TYPE_SOFTBIT_COUNTS,//34
    METRIC_TYPE_RXSEQERR_COUNTS,//35
    METRIC_TYPE_RECV_FA_COUNTS,//36
    METRIC_TYPE_RX_2_EV3_COUNTS,//37
    METRIC_TYPE_RX_NOSYNC_2_EV3_COUNTS,//38
    METRIC_TYPE_MAX,
};

//RF BT TX register
#define RF_BT_TX_PWR_IDX0_REG (0x14c)
#define RF_BT_TX_PWR_IDX1_REG (0x14d)
#define RF_BT_TX_PWR_IDX2_REG (0x14e)
#define RF_BT_TX_PWR_IDX3_REG (0x14f)
#define RF_BT_TX_PWR_IDX4_REG (0x150)
#define RF_BT_TX_PWR_IDX5_REG (0x151)
#define RF_BT_TX_PWR_IDX6_REG (0x152)
#define RF_BT_TX_PWR_IDX7_REG (0x153)

//RF BLE TX register
#define RF_BLE_TX_PWR_IDX0_REG (0x154)
#define RF_BLE_TX_PWR_IDX1_REG (0x155)
#define RF_BLE_TX_PWR_IDX2_REG (0x156)
#define RF_BLE_TX_PWR_IDX3_REG (0x157)
#define RF_BLE_TX_PWR_IDX4_REG (0x158)
#define RF_BLE_TX_PWR_IDX5_REG (0x159)
#define RF_BLE_TX_PWR_IDX6_REG (0x15a)
#define RF_BLE_TX_PWR_IDX7_REG (0x15b)

enum
{
    TX_PWR_IDX_0 = 0,
    TX_PWR_IDX_1 = 1,
    TX_PWR_IDX_2 = 2,
    TX_PWR_IDX_3 = 3,
    TX_PWR_IDX_4 = 4,
    TX_PWR_IDX_5 = 5,
    TX_PWR_IDX_6 = 6,       // bt page idx
    TX_PWR_IDX_7 = 7,
};

typedef struct
{
    bool fa_tx_gain_en;
    uint8_t fa_tx_gain_idx;
    bool fa_rx_gain_en;
    uint8_t fa_rx_gain_idx;
    bool fa_2m_mode;
    uint8_t fa_rx_winsz;
    uint8_t syncword_len;
    bool fa_vendor_syncword_en;
    uint32_t syncword_high;
    uint32_t syncword_low;
    bool is_new_corr;
    uint8_t new_mode_corr_thr;
    uint8_t old_mode_corr_thr;
    bool enhance_fa_mode_en;
    bool fa_tx_preamble_en;
    bool fa_freq_table_en;
    uint32_t fa_freq_table0;
    uint32_t fa_freq_table1;
    uint32_t fa_freq_table2;
    bool fa_multi_mode0_en;
    bool fa_multi_mode1_en;
    uint8_t fa_multi_tx_count;
}btdrv_fa_basic_config_t;

typedef struct
{
    bool ecc_mode_enable;
    uint8_t ecc_modu_mode_acl;
    uint8_t ecc_modu_mode_sco;
    uint8_t ecc_blk_mode;
    uint8_t ecc_len_mode_sel;
}btdrv_ecc_basic_config_t;

typedef struct
{
    uint32_t dat_arr[4];
}ecc_trx_dat_arr_t;


typedef struct
{
    ecc_trx_dat_arr_t trx_dat;
}ecc_trx_dat_t;


struct hci_acl_data_pkt
{
    uint16_t handle  :10;
    uint16_t ecc_flg : 1;
    uint16_t softbit_flg : 1;

    //0b00 First non-automatically-flushable packet of a higher layer message
    //(start of a non-automatically-flushable L2CAP PDU) from Host to Controller.
    //0b01 Continuing fragment of a higher layer message
    //0b10 First automatically flushable packet of a higher layer message (start of an automatically-flushable L2CAP PDU)
    //0b11 A complete L2CAP PDU. Automatically flushable.

    uint16_t pb_flag :2;
    uint16_t bc_flag :2;
    uint16_t data_load_len;
    uint8_t sdu_data[0];
}__attribute__((packed));

#define MULTI_IBRT_SUPPORT_NUM     3
struct sch_adjust_timeslice_per_link
{
    uint8_t link_id;
    uint32_t timeslice;
};

struct sch_multi_ibrt_adjust_timeslice_env_t
{
    uint8_t update;
    struct sch_adjust_timeslice_per_link ibrt_link[MULTI_IBRT_SUPPORT_NUM];
};

struct sch_multi_ibrt_par_per_link
{
    /// Used flag
    bool used;
    /// Link id
    uint8_t link_id;
    /******************* acl mode param *******************/
    /// active flag, indicate this link has alive activity
    uint8_t active_flag;
    /// Activity time slice (in half-slot), 0 if not used
    uint32_t time_slice;
    /// Activity min duration (in half-us), 0 if not used
    uint32_t min_duration;
    /// Anchor point
    uint32_t anchor_point;
    /******************* sco mode param *******************/
    /// Activity time slice (in sco event count), 0 if not used
    uint32_t sco_count;
    /// Activity time anchor in sco event count offset.
    uint32_t sco_count_offset;
    /// Activity min duration in sco mode (in half-us), 0 if not used
    uint32_t min_duration_in_sco;
};

struct sch_multi_ibrt_per_mode
{
    uint32_t ibrt_interval_total;

    uint32_t sco_count_total;

    struct sch_multi_ibrt_par_per_link ibrt_link[MULTI_IBRT_SUPPORT_NUM];
};

///BD Address structure
struct bd_addr
{
    ///6-byte array address value
    uint8_t  addr[6];
};
struct dbg_afh_assess_params
{
    struct bd_addr bd_addr;

    uint8_t afh_monitor_negative_num;
    uint8_t afh_monitor_positive_num;

    uint8_t average_cnt;
    uint8_t sch_prio_dft;
    uint8_t auto_resch_att;

    uint8_t rxgain;
    int8_t  afh_good_chl_thr;

    uint8_t lt_addr;
    bool edr;

    uint16_t interval;
    uint16_t sch_expect_assess_num;
    uint16_t prog_spacing_hus;
};

enum
{
    FUNC_NOT_CARE = 0x00,
    ///Disable
    FUNC_DIS,
    ///Enable
    FUNC_EN,
};

struct hci_dbg_set_periodic_monitor_params
{
    uint8_t afh_assess;
    uint8_t rf_impedance;

    uint8_t afh_interval_factor;
    uint8_t rf_interval_factor;

    uint8_t sch_prio_dft;
    uint8_t auto_resch_att;

    uint8_t afh_average_cnt;
    int8_t  afh_good_chl_thr;

    uint16_t afh_sch_expect_assess_num;
    /// Interval (in slots)
    uint16_t monitor_interval;
    uint16_t prog_spacing_hus;
}__attribute__((packed));

struct hci_dbg_set_afh_assess_params
{
    uint8_t enable;
    uint8_t interval_factor;
    uint8_t afh_average_cnt;
    int8_t  afh_good_chl_thr;

    uint16_t afh_sch_expect_assess_num;
}__attribute__((packed));

struct hci_dbg_set_rf_impedance_params
{
    uint8_t enable;
    uint8_t interval_factor;
}__attribute__((packed));

struct hci_dbg_set_txpwr_mode_cmd
{
    uint8_t     enable;
    //1: -6dbm, 2:-12dbm
    uint8_t     factor;
    //0:bt  1:ble 2:ble adv
    uint8_t     bt_or_ble;

    uint8_t     link_id;
}__attribute__((packed));


struct per_monitor_params_tag
{
    uint8_t sch_prio_dft;
    uint8_t auto_resch_att;

    /// Interval (in slots)
    uint16_t monitor_interval;
    uint16_t prog_spacing_hus;
};

#define RX_RECORD_NUMBER 15
#define EM_BT_RXSYNCERR_BIT     ((uint16_t)0x00000001)

struct ld_rx_status_record
{
    uint32_t clock;
    uint16_t rxstat;
    uint8_t link_id;
    uint8_t type;
    uint8_t rxchannel;
    uint8_t rx_gain;
    uint8_t snr;
    uint8_t fa_ok;
}__attribute__ ((__packed__));

extern const int8_t btdrv_rxgain_ths_tbl_le[0xf * 2];
extern const int8_t btdrv_rxgain_ths_tbl_le_2m[0xf * 2];
extern int8_t  btdrv_txpwr_conv_tbl[8];
extern const int8_t btdrv_rxgain_ths_tbl_ecc[0xf * 2];
extern const int8_t btdrv_rxgain_gain_ths_3m[0xf * 2];

///only used for testmode
extern uint16_t RF_I2V_CAP_2M, RF_I2V_CAP_3M;

void bt_drv_reg_op_ll_monitor(uint16_t connhdl, uint8_t metric_type, uint32_t* ret_val);
void btdrv_ecc_basic_config(btdrv_ecc_basic_config_t* p_ecc_basic_config);
void btdrv_ecc_disable_spec_pkt_type(uint32_t ptk_type); // 1 -> disable FA, ptk type enum in bt_drv_1501_internal.h
void btdrv_ecc_config_usr_tx_dat_set(ecc_trx_dat_t* p_ecc_trx_dat);
void btdrv_ecc_config_usr_rx_dat_get(ecc_trx_dat_t* p_ecc_trx_dat);
void bt_drv_reg_op_set_rf_rx_hwgain_tbl(int8_t (*p_tbl)[3]);
void bt_drv_reg_op_set_rf_hwagc_rssi_correct_tbl(int8_t* p_tbl);
void btdrv_52m_sys_enable();
void btdrv_26m_sys_enable();
void btdrv_fa_corr_mode_setting(bool is_new_corr);
void btdrv_rf_rx_gain_adjust_req(uint32_t user, bool lowgain);
void bt_drv_reg_op_for_test_mode_disable(void);
void bt_drv_reg_op_config_controller_log(uint32_t log_mask, uint16_t* p_cmd_filter, uint8_t cmd_nb, uint8_t* p_evt_filter, uint8_t evt_nb);
void bt_drv_reg_op_set_controller_trace_curr_sw(uint32_t log_mask);
void btdrv_txpower_calib(void);

void btdrv_txpower_calib_by_efuse_2700L(void);


void btdrv_fa_config_tx_gain(bool ecc_tx_gain_en, uint8_t ecc_tx_gain_idx);
void btdrv_fa_config_rx_gain(bool ecc_rx_gain_en, uint8_t ecc_rx_gain_idx);
void bt_drv_reg_op_config_cotroller_cmd_filter(uint16_t* p_cmd_filter);
void bt_drv_reg_op_config_cotroller_evt_filter(uint8_t* p_evt_filter);
void bt_drv_rf_set_bt_sync_agc_enable(bool enable);
void bt_drv_rf_set_ble_sync_agc_enable(bool enable);
void btdrv_set_spi_trig_pos_enable(void);
void btdrv_clear_spi_trig_pos_enable(void);
void bt_drv_reg_op_afh_assess_init(void);
void bt_drv_reg_op_power_off_rx_gain_config(void);
void bt_drv_reg_op_ble_rx_gain_thr_tbl_set(void);
void bt_drv_reg_op_ble_rx_gain_thr_tbl_2m_set(void);
void bt_drv_reg_op_txpwr_conv_tbl_set(void);
void bt_drv_reg_op_init_swagc_3m_thd(void);
void bt_drv_iq_tab_set_testmode(void);
void bt_drv_reg_op_le_ext_adv_txpwr_independent(uint8_t en);
void bt_drv_ble_rf_reg_txpwr_set(uint16_t rf_reg, uint16_t val);
void bt_drv_reg_op_le_rf_reg_txpwr_set(uint16_t rf_reg, uint16_t val);
void bt_drv_reg_op_ble_sync_agc_mode_set(uint8_t en);
void btdrv_regop_set_txpwr_flg(uint32_t flg);
uint16_t bt_drv_tx_pwr_val_get(uint32_t idx);
int8_t bt_drv_reg_op_get_tx_pwr_dbm(uint16_t conhdl);
void btdrv_regop_host_set_txpwr(uint16_t acl_connhdl, uint8_t txpwr_idx);
void btdrv_regop_set_txpwr_flg(uint32_t flg);
//uint8_t btdrv_reg_op_isohci_in_nb_buffer(uint8_t link_id);
void bt_drv_reg_op_low_txpwr(uint8_t enable, uint8_t factor, uint8_t bt_or_ble, uint8_t link_id);
void btdrv_bridge_send_data(const uint8_t *buff,uint8_t len);
void bt_drv_reg_op_set_afh_rxgain(uint8_t rxgain);
void bt_drv_reg_op_per_monitor_params(const uint8_t * per_params);
uint32_t btdrv_reg_op_cig_anchor_timestamp(uint8_t link_id);
uint32_t btdrv_reg_op_cig_subevt_anchor_timestamp(uint8_t link_id);
uint32_t btdrv_reg_op_big_anchor_timestamp(uint8_t link_id);
void bt_drv_reg_op_ble_audio_config_init(void);
void bt_drv_reg_op_init(void);
void btdrv_tx_pulling_cal(void);
void bt_drv_reg_op_sel_btc_intersys(bool sel_sys_flag);
void bt_drv_reg_op_check_host_iso_packet_late(bool enable);
int bt_drv_get_packag_type(void);
void btdrv_rxbb_rccal(void);
#ifdef REDUCE_EDGE_CHL_TXPWR
void btdrv_reduce_edge_chl_txpwr_signal_mode(const unsigned char *data);
void btdrv_reduce_edge_chl_txpwr_nosignal_ble_mode(const unsigned char *data);
void btdrv_reduce_edge_chl_txpwr_nosignal_bt_mode(const unsigned char *data);
#endif
void btdrv_bt_nosigtest_txidx_hook(unsigned char *data);
void bt_drv_reg_op_wt_dev_mesh_info_enable(bool enable);
void bt_drv_reg_op_wt_pa_data_len_set(uint16_t length);
bool btdrv_reg_op_check_btc_boot_finish(void);
#ifdef __HW_AGC__
void btdrv_hwagc_lock_mode(const unsigned char *data);
#endif

#ifdef __cplusplus
}
#endif

#endif
