$date
	Sun Nov 17 19:09:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module runner_tb $end
$var wire 1 ! ss_n $end
$var wire 6 " slave_leds [5:0] $end
$var wire 1 # sclk $end
$var wire 1 $ mosi $end
$var wire 1 % miso $end
$var wire 6 & master_leds [5:0] $end
$var reg 1 ' btn_dec $end
$var reg 1 ( btn_inc $end
$var reg 1 ) clk $end
$var reg 1 * rst_n $end
$scope module master $end
$var wire 1 ' btn_dec $end
$var wire 1 ( btn_inc $end
$var wire 1 ) clk $end
$var wire 1 * rst_n $end
$var wire 1 % miso $end
$var parameter 2 + DONE $end
$var parameter 2 , IDLE $end
$var parameter 2 - SETUP $end
$var parameter 2 . TRANSMIT $end
$var reg 3 / bit_count [2:0] $end
$var reg 6 0 led_count [5:0] $end
$var reg 6 1 leds [5:0] $end
$var reg 1 $ mosi $end
$var reg 1 2 prev_btn_dec $end
$var reg 1 3 prev_btn_inc $end
$var reg 1 # sclk $end
$var reg 1 ! ss_n $end
$var reg 2 4 state [1:0] $end
$var reg 6 5 tx_data [5:0] $end
$upscope $end
$scope module slave $end
$var wire 1 ) clk $end
$var wire 1 $ mosi $end
$var wire 1 * rst_n $end
$var wire 1 # sclk $end
$var wire 1 ! ss_n $end
$var reg 3 6 bit_count [2:0] $end
$var reg 6 7 leds [5:0] $end
$var reg 1 % miso $end
$var reg 6 8 rx_shift_reg [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 .
b1 -
b0 ,
b11 +
$end
#0
$dumpvars
b0 8
b0 7
b0 6
bx 5
b0 4
03
02
b0 1
b0 0
b0 /
0*
0)
0(
0'
b0 &
0%
0$
0#
b0 "
1!
$end
#10000
1)
#20000
0)
1*
#30000
1)
#40000
0)
1(
#50000
b0 5
b1 4
b1 0
13
1)
#60000
0)
0(
#70000
03
b10 4
0!
1)
#80000
0)
#90000
1#
1)
#100000
0)
#110000
b1 /
0#
b1 6
1)
#120000
0)
#130000
1#
1)
#140000
0)
#150000
b10 /
0#
b10 6
1)
#160000
0)
1(
#170000
1#
b10 0
13
1)
#180000
0)
0(
#190000
03
b11 /
0#
b11 6
1)
#200000
0)
#210000
1#
1)
#220000
0)
#230000
b100 /
0#
b100 6
1)
#240000
0)
#250000
1#
1)
#260000
0)
#270000
b101 /
0#
b101 6
1)
#280000
0)
1(
#290000
1#
b11 0
13
1)
#300000
0)
0(
#310000
03
b110 /
0#
b0 6
1)
#320000
0)
#330000
x$
1#
1)
#340000
0)
#350000
b11 4
0#
b1 6
b0x 8
1)
#360000
0)
#370000
b11 &
b11 1
b0 4
1!
1)
#380000
0)
#390000
b0 6
1)
#400000
0)
1'
#410000
b11 5
b1 4
b10 0
12
1)
#420000
0)
0'
#430000
02
b0 /
b10 4
0!
1)
#440000
0)
#450000
0$
1#
1)
#460000
0)
#470000
b1 /
0#
b1 6
b0x0 8
1)
#480000
0)
#490000
1#
1)
#500000
0)
#510000
b10 /
0#
b10 6
b0x00 8
1)
#520000
0)
1'
#530000
1#
b1 0
12
1)
#540000
0)
0'
#550000
02
b11 /
0#
b11 6
b0x000 8
1)
#560000
0)
#570000
1#
1)
#580000
0)
#590000
b100 /
0#
b100 6
b0x0000 8
1)
#600000
0)
#610000
1$
1#
1)
#620000
0)
#630000
b101 /
0#
b101 6
bx00001 8
1)
#640000
0)
#650000
1#
1)
#660000
0)
#670000
b110 /
0#
b11 "
b11 7
b0 6
b11 8
1)
#680000
0)
#690000
x$
1#
1)
#700000
0)
#710000
b11 4
0#
b1 6
b11x 8
1)
#720000
0)
#730000
b1 &
b1 1
b0 4
1!
1)
#740000
0)
