0.6
2018.2
Jun 14 2018
20:07:38
/home/mlatif/Athestia/simpleBitPack/simpleBitPack.sim/sim_1/behav/xsim/glbl.v,1653850421,verilog,,,,glbl,,,,,,,,
/home/mlatif/Athestia/simpleBitPack/simpleBitPack.srcs/sim_1/new/simpleBitPack_tb.sv,1735214221,systemVerilog,,,,tb,,,,,,,,
/home/mlatif/Athestia/simpleBitPack/simpleBitPack.srcs/sources_1/new/SimpleBitPack.sv,1740112466,systemVerilog,,/home/mlatif/Athestia/simpleBitPack/simpleBitPack.srcs/sim_1/new/simpleBitPack_tb.sv,,SimpleBitPack,,,,,,,,
