
module top_module (
    input clk,
    input resetn,   // synchronous reset
    input in,
    output out);

wire    [31:0]  d, q;
assign  out = q[0];  

always @(posedge clk) begin
    if (~resetn) begin
        q <= 4'b0;
    end
    else q <= d; 
end
assign  d = {in,q[3:1]};

endmodule
