// Seed: 1634464761
module module_0 (
    input wire id_0
    , id_13,
    output tri0 id_1,
    output wand id_2,
    input wire id_3,
    output tri0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input tri1 id_7,
    input uwire id_8,
    input tri0 id_9,
    input tri1 id_10,
    output tri id_11
);
  assign id_11 = 1'b0;
  assign id_11 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    input tri1 id_2,
    input supply1 id_3,
    output logic id_4,
    input wor id_5,
    output uwire id_6,
    output tri0 id_7,
    output tri id_8,
    input tri id_9,
    output supply0 id_10,
    input wor id_11,
    input tri0 id_12,
    output supply1 id_13,
    output supply0 id_14,
    input wire id_15,
    output wire id_16,
    input tri1 id_17,
    input tri id_18,
    output wor id_19,
    output tri1 id_20,
    input uwire id_21,
    input tri id_22,
    input tri id_23,
    output wor id_24,
    output tri0 id_25,
    input tri id_26,
    output tri1 id_27
);
  always begin
    id_4 <= 1'h0 == 1 - 1;
    id_19 = 1;
  end
  module_0(
      id_3, id_25, id_16, id_18, id_6, id_21, id_3, id_22, id_5, id_26, id_17, id_7
  );
  always  @  (  id_0  ,  id_23  or  id_0  or  1  ,  1 'b0 or  id_18  or  posedge  1  ,  posedge  1  !=  id_11  or  posedge  1  )  begin
    id_1 = id_15;
  end
endmodule
