design_1_top_wrap_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_top_wrap_0_0/sim/design_1_top_wrap_0_0.v,incdir="../../../../cpu.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../cpu.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="../../../../cpu.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../cpu.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="../../../../cpu.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../cpu.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_uart_back_wrap_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_uart_back_wrap_0_0/sim/design_1_uart_back_wrap_0_0.v,incdir="../../../../cpu.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../cpu.srcs/sources_1/bd/design_1/ipshared/4fba"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../cpu.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../cpu.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../cpu.srcs/sources_1/bd/design_1/ipshared/4fba"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../cpu.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../cpu.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../cpu.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="../../../../cpu.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../cpu.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_uart_in_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_uart_in_0_0/sim/design_1_uart_in_0_0.v,incdir="../../../../cpu.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../cpu.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../cpu.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../cpu.srcs/sources_1/bd/design_1/ipshared/4fba"
glbl.v,Verilog,xil_defaultlib,glbl.v
