`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer:KORIVI AKHIL
// 
// Create Date: 01/08/2024 02:57:51 AM
// Design Name: 
// Module Name: Half_adder_testbench
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module Half_adder_testbench;
  reg A, B;
  wire SUM, CARRY;

  // Instantiate the Half_adder module under test
  Half_adder Half_adder_dut(.A(A), .B(B), .SUM(SUM), .CARRY(CARRY));

    initial begin
 
    A=0; B=0; #10;
    A=0; B=1; #10;
    A=1; B=0; #10;
    A=1; B=1; #10;
   $finish;
  end
endmodule
