[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ConcatWidth/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 223
LIB: work
FILE: ${SURELOG_DIR}/tests/ConcatWidth/dut.sv
n<> u<222> t<Top_level_rule> c<1> l<1:1> el<19:1>
  n<> u<1> t<Null_rule> p<222> s<221> l<1:1>
  n<> u<221> t<Source_text> p<222> c<220> l<1:1> el<18:10>
    n<> u<220> t<Description> p<221> c<219> l<1:1> el<18:10>
      n<> u<219> t<Module_declaration> p<220> c<52> l<1:1> el<18:10>
        n<> u<52> t<Module_ansi_header> p<219> c<2> s<74> l<1:1> el<6:3>
          n<module> u<2> t<Module_keyword> p<52> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<52> s<18> l<1:8> el<1:11>
          n<> u<18> t<Parameter_port_list> p<52> c<17> s<51> l<1:12> el<3:2>
            n<> u<17> t<Parameter_port_declaration> p<18> c<16> l<2:5> el<2:36>
              n<> u<16> t<Parameter_declaration> p<17> c<6> l<2:5> el<2:36>
                n<> u<6> t<Data_type_or_implicit> p<16> c<5> s<15> l<2:15> el<2:18>
                  n<> u<5> t<Data_type> p<6> c<4> l<2:15> el<2:18>
                    n<> u<4> t<IntegerAtomType_Int> p<5> l<2:15> el<2:18>
                n<> u<15> t<List_of_param_assignments> p<16> c<14> l<2:19> el<2:36>
                  n<> u<14> t<Param_assignment> p<15> c<7> l<2:19> el<2:36>
                    n<CounterWidth> u<7> t<STRING_CONST> p<14> s<13> l<2:19> el<2:31>
                    n<> u<13> t<Constant_param_expression> p<14> c<12> l<2:34> el<2:36>
                      n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<2:34> el<2:36>
                        n<> u<11> t<Constant_expression> p<12> c<10> l<2:34> el<2:36>
                          n<> u<10> t<Constant_primary> p<11> c<9> l<2:34> el<2:36>
                            n<> u<9> t<Primary_literal> p<10> c<8> l<2:34> el<2:36>
                              n<32> u<8> t<INT_CONST> p<9> l<2:34> el<2:36>
          n<> u<51> t<List_of_port_declarations> p<52> c<26> l<3:3> el<6:2>
            n<> u<26> t<Ansi_port_declaration> p<51> c<24> s<50> l<4:5> el<4:20>
              n<> u<24> t<Net_port_header> p<26> c<19> s<25> l<4:5> el<4:16>
                n<> u<19> t<PortDir_Inp> p<24> s<23> l<4:5> el<4:10>
                n<> u<23> t<Net_port_type> p<24> c<22> l<4:11> el<4:16>
                  n<> u<22> t<Data_type_or_implicit> p<23> c<21> l<4:11> el<4:16>
                    n<> u<21> t<Data_type> p<22> c<20> l<4:11> el<4:16>
                      n<> u<20> t<IntVec_TypeLogic> p<21> l<4:11> el<4:16>
              n<clk> u<25> t<STRING_CONST> p<26> l<4:17> el<4:20>
            n<> u<50> t<Ansi_port_declaration> p<51> c<48> l<5:5> el<5:40>
              n<> u<48> t<Net_port_header> p<50> c<27> s<49> l<5:5> el<5:36>
                n<> u<27> t<PortDir_Out> p<48> s<47> l<5:5> el<5:11>
                n<> u<47> t<Net_port_type> p<48> c<46> l<5:12> el<5:36>
                  n<> u<46> t<Data_type_or_implicit> p<47> c<45> l<5:12> el<5:36>
                    n<> u<45> t<Data_type> p<46> c<28> l<5:12> el<5:36>
                      n<> u<28> t<IntVec_TypeLogic> p<45> s<44> l<5:12> el<5:17>
                      n<> u<44> t<Packed_dimension> p<45> c<43> l<5:18> el<5:36>
                        n<> u<43> t<Constant_range> p<44> c<38> l<5:19> el<5:35>
                          n<> u<38> t<Constant_expression> p<43> c<32> s<42> l<5:19> el<5:33>
                            n<> u<32> t<Constant_expression> p<38> c<31> s<37> l<5:19> el<5:31>
                              n<> u<31> t<Constant_primary> p<32> c<30> l<5:19> el<5:31>
                                n<> u<30> t<Primary_literal> p<31> c<29> l<5:19> el<5:31>
                                  n<CounterWidth> u<29> t<STRING_CONST> p<30> l<5:19> el<5:31>
                            n<> u<37> t<BinOp_Minus> p<38> s<36> l<5:31> el<5:32>
                            n<> u<36> t<Constant_expression> p<38> c<35> l<5:32> el<5:33>
                              n<> u<35> t<Constant_primary> p<36> c<34> l<5:32> el<5:33>
                                n<> u<34> t<Primary_literal> p<35> c<33> l<5:32> el<5:33>
                                  n<1> u<33> t<INT_CONST> p<34> l<5:32> el<5:33>
                          n<> u<42> t<Constant_expression> p<43> c<41> l<5:34> el<5:35>
                            n<> u<41> t<Constant_primary> p<42> c<40> l<5:34> el<5:35>
                              n<> u<40> t<Primary_literal> p<41> c<39> l<5:34> el<5:35>
                                n<0> u<39> t<INT_CONST> p<40> l<5:34> el<5:35>
              n<out> u<49> t<STRING_CONST> p<50> l<5:37> el<5:40>
        n<> u<74> t<Non_port_module_item> p<219> c<73> s<102> l<8:5> el<8:26>
          n<> u<73> t<Module_or_generate_item> p<74> c<72> l<8:5> el<8:26>
            n<> u<72> t<Module_common_item> p<73> c<71> l<8:5> el<8:26>
              n<> u<71> t<Module_or_generate_item_declaration> p<72> c<70> l<8:5> el<8:26>
                n<> u<70> t<Package_or_generate_item_declaration> p<71> c<69> l<8:5> el<8:26>
                  n<> u<69> t<Data_declaration> p<70> c<68> l<8:5> el<8:26>
                    n<> u<68> t<Variable_declaration> p<69> c<64> l<8:5> el<8:26>
                      n<> u<64> t<Data_type> p<68> c<53> s<67> l<8:5> el<8:17>
                        n<> u<53> t<IntVec_TypeLogic> p<64> s<63> l<8:5> el<8:10>
                        n<> u<63> t<Packed_dimension> p<64> c<62> l<8:11> el<8:17>
                          n<> u<62> t<Constant_range> p<63> c<57> l<8:12> el<8:16>
                            n<> u<57> t<Constant_expression> p<62> c<56> s<61> l<8:12> el<8:14>
                              n<> u<56> t<Constant_primary> p<57> c<55> l<8:12> el<8:14>
                                n<> u<55> t<Primary_literal> p<56> c<54> l<8:12> el<8:14>
                                  n<63> u<54> t<INT_CONST> p<55> l<8:12> el<8:14>
                            n<> u<61> t<Constant_expression> p<62> c<60> l<8:15> el<8:16>
                              n<> u<60> t<Constant_primary> p<61> c<59> l<8:15> el<8:16>
                                n<> u<59> t<Primary_literal> p<60> c<58> l<8:15> el<8:16>
                                  n<0> u<58> t<INT_CONST> p<59> l<8:15> el<8:16>
                      n<> u<67> t<List_of_variable_decl_assignments> p<68> c<66> l<8:18> el<8:25>
                        n<> u<66> t<Variable_decl_assignment> p<67> c<65> l<8:18> el<8:25>
                          n<counter> u<65> t<STRING_CONST> p<66> l<8:18> el<8:25>
        n<> u<102> t<Non_port_module_item> p<219> c<101> s<121> l<9:5> el<9:42>
          n<> u<101> t<Module_or_generate_item> p<102> c<100> l<9:5> el<9:42>
            n<> u<100> t<Module_common_item> p<101> c<99> l<9:5> el<9:42>
              n<> u<99> t<Module_or_generate_item_declaration> p<100> c<98> l<9:5> el<9:42>
                n<> u<98> t<Package_or_generate_item_declaration> p<99> c<97> l<9:5> el<9:42>
                  n<> u<97> t<Data_declaration> p<98> c<96> l<9:5> el<9:42>
                    n<> u<96> t<Variable_declaration> p<97> c<92> l<9:5> el<9:42>
                      n<> u<92> t<Data_type> p<96> c<75> s<95> l<9:5> el<9:29>
                        n<> u<75> t<IntVec_TypeLogic> p<92> s<91> l<9:5> el<9:10>
                        n<> u<91> t<Packed_dimension> p<92> c<90> l<9:11> el<9:29>
                          n<> u<90> t<Constant_range> p<91> c<85> l<9:12> el<9:28>
                            n<> u<85> t<Constant_expression> p<90> c<79> s<89> l<9:12> el<9:26>
                              n<> u<79> t<Constant_expression> p<85> c<78> s<84> l<9:12> el<9:24>
                                n<> u<78> t<Constant_primary> p<79> c<77> l<9:12> el<9:24>
                                  n<> u<77> t<Primary_literal> p<78> c<76> l<9:12> el<9:24>
                                    n<CounterWidth> u<76> t<STRING_CONST> p<77> l<9:12> el<9:24>
                              n<> u<84> t<BinOp_Minus> p<85> s<83> l<9:24> el<9:25>
                              n<> u<83> t<Constant_expression> p<85> c<82> l<9:25> el<9:26>
                                n<> u<82> t<Constant_primary> p<83> c<81> l<9:25> el<9:26>
                                  n<> u<81> t<Primary_literal> p<82> c<80> l<9:25> el<9:26>
                                    n<1> u<80> t<INT_CONST> p<81> l<9:25> el<9:26>
                            n<> u<89> t<Constant_expression> p<90> c<88> l<9:27> el<9:28>
                              n<> u<88> t<Constant_primary> p<89> c<87> l<9:27> el<9:28>
                                n<> u<87> t<Primary_literal> p<88> c<86> l<9:27> el<9:28>
                                  n<0> u<86> t<INT_CONST> p<87> l<9:27> el<9:28>
                      n<> u<95> t<List_of_variable_decl_assignments> p<96> c<94> l<9:30> el<9:41>
                        n<> u<94> t<Variable_decl_assignment> p<95> c<93> l<9:30> el<9:41>
                          n<counter_upd> u<93> t<STRING_CONST> p<94> l<9:30> el<9:41>
        n<> u<121> t<Non_port_module_item> p<219> c<120> s<202> l<11:5> el<12:21>
          n<> u<120> t<Module_or_generate_item> p<121> c<119> l<11:5> el<12:21>
            n<> u<119> t<Module_common_item> p<120> c<118> l<11:5> el<12:21>
              n<> u<118> t<Initial_construct> p<119> c<117> l<11:5> el<12:21>
                n<> u<117> t<Statement_or_null> p<118> c<116> l<12:9> el<12:21>
                  n<> u<116> t<Statement> p<117> c<115> l<12:9> el<12:21>
                    n<> u<115> t<Statement_item> p<116> c<114> l<12:9> el<12:21>
                      n<> u<114> t<Blocking_assignment> p<115> c<113> l<12:9> el<12:20>
                        n<> u<113> t<Operator_assignment> p<114> c<107> l<12:9> el<12:20>
                          n<> u<107> t<Variable_lvalue> p<113> c<104> s<108> l<12:9> el<12:16>
                            n<> u<104> t<Ps_or_hierarchical_identifier> p<107> c<103> s<106> l<12:9> el<12:16>
                              n<counter> u<103> t<STRING_CONST> p<104> l<12:9> el<12:16>
                            n<> u<106> t<Select> p<107> c<105> l<12:17> el<12:17>
                              n<> u<105> t<Bit_select> p<106> l<12:17> el<12:17>
                          n<> u<108> t<AssignOp_Assign> p<113> s<112> l<12:17> el<12:18>
                          n<> u<112> t<Expression> p<113> c<111> l<12:19> el<12:20>
                            n<> u<111> t<Primary> p<112> c<110> l<12:19> el<12:20>
                              n<> u<110> t<Primary_literal> p<111> c<109> l<12:19> el<12:20>
                                n<0> u<109> t<INT_CONST> p<110> l<12:19> el<12:20>
        n<> u<202> t<Non_port_module_item> p<219> c<201> s<217> l<13:5> el<15:8>
          n<> u<201> t<Module_or_generate_item> p<202> c<200> l<13:5> el<15:8>
            n<> u<200> t<Module_common_item> p<201> c<199> l<13:5> el<15:8>
              n<> u<199> t<Always_construct> p<200> c<122> l<13:5> el<15:8>
                n<> u<122> t<ALWAYS> p<199> s<198> l<13:5> el<13:11>
                n<> u<198> t<Statement> p<199> c<197> l<13:12> el<15:8>
                  n<> u<197> t<Statement_item> p<198> c<196> l<13:12> el<15:8>
                    n<> u<196> t<Procedural_timing_control_statement> p<197> c<130> l<13:12> el<15:8>
                      n<> u<130> t<Procedural_timing_control> p<196> c<129> s<195> l<13:12> el<13:26>
                        n<> u<129> t<Event_control> p<130> c<128> l<13:12> el<13:26>
                          n<> u<128> t<Event_expression> p<129> c<123> l<13:14> el<13:25>
                            n<> u<123> t<Edge_Posedge> p<128> s<127> l<13:14> el<13:21>
                            n<> u<127> t<Expression> p<128> c<126> l<13:22> el<13:25>
                              n<> u<126> t<Primary> p<127> c<125> l<13:22> el<13:25>
                                n<> u<125> t<Primary_literal> p<126> c<124> l<13:22> el<13:25>
                                  n<clk> u<124> t<STRING_CONST> p<125> l<13:22> el<13:25>
                      n<> u<195> t<Statement_or_null> p<196> c<194> l<13:27> el<15:8>
                        n<> u<194> t<Statement> p<195> c<193> l<13:27> el<15:8>
                          n<> u<193> t<Statement_item> p<194> c<192> l<13:27> el<15:8>
                            n<> u<192> t<Seq_block> p<193> c<190> l<13:27> el<15:8>
                              n<> u<190> t<Statement_or_null> p<192> c<189> s<191> l<14:9> el<14:81>
                                n<> u<189> t<Statement> p<190> c<188> l<14:9> el<14:81>
                                  n<> u<188> t<Statement_item> p<189> c<187> l<14:9> el<14:81>
                                    n<> u<187> t<Blocking_assignment> p<188> c<186> l<14:9> el<14:80>
                                      n<> u<186> t<Operator_assignment> p<187> c<135> l<14:9> el<14:80>
                                        n<> u<135> t<Variable_lvalue> p<186> c<132> s<136> l<14:9> el<14:20>
                                          n<> u<132> t<Ps_or_hierarchical_identifier> p<135> c<131> s<134> l<14:9> el<14:20>
                                            n<counter_upd> u<131> t<STRING_CONST> p<132> l<14:9> el<14:20>
                                          n<> u<134> t<Select> p<135> c<133> l<14:21> el<14:21>
                                            n<> u<133> t<Bit_select> p<134> l<14:21> el<14:21>
                                        n<> u<136> t<AssignOp_Assign> p<186> s<185> l<14:21> el<14:22>
                                        n<> u<185> t<Expression> p<186> c<158> l<14:23> el<14:80>
                                          n<> u<158> t<Expression> p<185> c<157> s<184> l<14:23> el<14:48>
                                            n<> u<157> t<Primary> p<158> c<156> l<14:23> el<14:48>
                                              n<> u<156> t<Complex_func_call> p<157> c<137> l<14:23> el<14:48>
                                                n<counter> u<137> t<STRING_CONST> p<156> s<155> l<14:23> el<14:30>
                                                n<> u<155> t<Select> p<156> c<138> l<14:30> el<14:48>
                                                  n<> u<138> t<Bit_select> p<155> s<154> l<14:30> el<14:30>
                                                  n<> u<154> t<Part_select_range> p<155> c<153> l<14:31> el<14:47>
                                                    n<> u<153> t<Constant_range> p<154> c<148> l<14:31> el<14:47>
                                                      n<> u<148> t<Constant_expression> p<153> c<142> s<152> l<14:31> el<14:45>
                                                        n<> u<142> t<Constant_expression> p<148> c<141> s<147> l<14:31> el<14:43>
                                                          n<> u<141> t<Constant_primary> p<142> c<140> l<14:31> el<14:43>
                                                            n<> u<140> t<Primary_literal> p<141> c<139> l<14:31> el<14:43>
                                                              n<CounterWidth> u<139> t<STRING_CONST> p<140> l<14:31> el<14:43>
                                                        n<> u<147> t<BinOp_Minus> p<148> s<146> l<14:43> el<14:44>
                                                        n<> u<146> t<Constant_expression> p<148> c<145> l<14:44> el<14:45>
                                                          n<> u<145> t<Constant_primary> p<146> c<144> l<14:44> el<14:45>
                                                            n<> u<144> t<Primary_literal> p<145> c<143> l<14:44> el<14:45>
                                                              n<1> u<143> t<INT_CONST> p<144> l<14:44> el<14:45>
                                                      n<> u<152> t<Constant_expression> p<153> c<151> l<14:46> el<14:47>
                                                        n<> u<151> t<Constant_primary> p<152> c<150> l<14:46> el<14:47>
                                                          n<> u<150> t<Primary_literal> p<151> c<149> l<14:46> el<14:47>
                                                            n<0> u<149> t<INT_CONST> p<150> l<14:46> el<14:47>
                                          n<> u<184> t<BinOp_Plus> p<185> s<183> l<14:49> el<14:50>
                                          n<> u<183> t<Expression> p<185> c<182> l<14:51> el<14:80>
                                            n<> u<182> t<Primary> p<183> c<181> l<14:51> el<14:80>
                                              n<> u<181> t<Concatenation> p<182> c<176> l<14:51> el<14:80>
                                                n<> u<176> t<Expression> p<181> c<175> s<180> l<14:52> el<14:74>
                                                  n<> u<175> t<Primary> p<176> c<174> l<14:52> el<14:74>
                                                    n<> u<174> t<Multiple_concatenation> p<175> c<168> l<14:52> el<14:74>
                                                      n<> u<168> t<Expression> p<174> c<162> s<173> l<14:53> el<14:67>
                                                        n<> u<162> t<Expression> p<168> c<161> s<167> l<14:53> el<14:65>
                                                          n<> u<161> t<Primary> p<162> c<160> l<14:53> el<14:65>
                                                            n<> u<160> t<Primary_literal> p<161> c<159> l<14:53> el<14:65>
                                                              n<CounterWidth> u<159> t<STRING_CONST> p<160> l<14:53> el<14:65>
                                                        n<> u<167> t<BinOp_Minus> p<168> s<166> l<14:65> el<14:66>
                                                        n<> u<166> t<Expression> p<168> c<165> l<14:66> el<14:67>
                                                          n<> u<165> t<Primary> p<166> c<164> l<14:66> el<14:67>
                                                            n<> u<164> t<Primary_literal> p<165> c<163> l<14:66> el<14:67>
                                                              n<1> u<163> t<INT_CONST> p<164> l<14:66> el<14:67>
                                                      n<> u<173> t<Concatenation> p<174> c<172> l<14:67> el<14:73>
                                                        n<> u<172> t<Expression> p<173> c<171> l<14:68> el<14:72>
                                                          n<> u<171> t<Primary> p<172> c<170> l<14:68> el<14:72>
                                                            n<> u<170> t<Primary_literal> p<171> c<169> l<14:68> el<14:72>
                                                              n<> u<169> t<Number_1Tickb0> p<170> l<14:68> el<14:72>
                                                n<> u<180> t<Expression> p<181> c<179> l<14:75> el<14:79>
                                                  n<> u<179> t<Primary> p<180> c<178> l<14:75> el<14:79>
                                                    n<> u<178> t<Primary_literal> p<179> c<177> l<14:75> el<14:79>
                                                      n<> u<177> t<Number_1Tickb1> p<178> l<14:75> el<14:79>
                              n<> u<191> t<END> p<192> l<15:5> el<15:8>
        n<> u<217> t<Non_port_module_item> p<219> c<216> s<218> l<16:5> el<16:30>
          n<> u<216> t<Module_or_generate_item> p<217> c<215> l<16:5> el<16:30>
            n<> u<215> t<Module_common_item> p<216> c<214> l<16:5> el<16:30>
              n<> u<214> t<Continuous_assign> p<215> c<213> l<16:5> el<16:30>
                n<> u<213> t<List_of_net_assignments> p<214> c<212> l<16:12> el<16:29>
                  n<> u<212> t<Net_assignment> p<213> c<207> l<16:12> el<16:29>
                    n<> u<207> t<Net_lvalue> p<212> c<204> s<211> l<16:12> el<16:15>
                      n<> u<204> t<Ps_or_hierarchical_identifier> p<207> c<203> s<206> l<16:12> el<16:15>
                        n<out> u<203> t<STRING_CONST> p<204> l<16:12> el<16:15>
                      n<> u<206> t<Constant_select> p<207> c<205> l<16:16> el<16:16>
                        n<> u<205> t<Constant_bit_select> p<206> l<16:16> el<16:16>
                    n<> u<211> t<Expression> p<212> c<210> l<16:18> el<16:29>
                      n<> u<210> t<Primary> p<211> c<209> l<16:18> el<16:29>
                        n<> u<209> t<Primary_literal> p<210> c<208> l<16:18> el<16:29>
                          n<counter_upd> u<208> t<STRING_CONST> p<209> l<16:18> el<16:29>
        n<> u<218> t<ENDMODULE> p<219> l<18:1> el<18:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ConcatWidth/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ConcatWidth/dut.sv:1:1: Compile module "work@top".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             2
Begin                                                  1
ClassDefn                                              8
ClassTypespec                                          1
Constant                                              26
ContAssign                                             1
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
EventControl                                           1
Function                                               9
IODecl                                                11
Initial                                                1
IntTypespec                                           10
LogicNet                                               2
LogicTypespec                                          7
LogicVar                                               2
Module                                                 1
Operation                                             12
Package                                                1
ParamAssign                                            1
Parameter                                              1
PartSelect                                             1
Port                                                   2
Range                                                  7
RefObj                                                12
RefTypespec                                           19
Task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ConcatWidth/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process), line:34:21, endln:34:28
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_EnumTypespec: (state), line:32:13, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: (state), line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiImportTypespec:
    \_EnumTypespec: (state), line:32:13, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ConcatWidth/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConcatWidth/dut.sv, line:1:1, endln:18:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiVariables:
  \_LogicVar: (work@top.counter), line:8:18, endln:8:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConcatWidth/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@top.counter), line:8:5, endln:8:17
      |vpiParent:
      \_LogicVar: (work@top.counter), line:8:18, endln:8:25
      |vpiFullName:work@top.counter
      |vpiActual:
      \_LogicTypespec: , line:8:5, endln:8:17
    |vpiName:counter
    |vpiFullName:work@top.counter
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@top.counter_upd), line:9:30, endln:9:41
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConcatWidth/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@top.counter_upd), line:9:5, endln:9:29
      |vpiParent:
      \_LogicVar: (work@top.counter_upd), line:9:30, endln:9:41
      |vpiFullName:work@top.counter_upd
      |vpiActual:
      \_LogicTypespec: , line:9:5, endln:9:29
    |vpiName:counter_upd
    |vpiFullName:work@top.counter_upd
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@top.counter), line:8:18, endln:8:25
  |vpiReg:
  \_LogicVar: (work@top.counter_upd), line:9:30, endln:9:41
  |vpiParameter:
  \_Parameter: (work@top.CounterWidth), line:2:19, endln:2:36
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConcatWidth/dut.sv, line:1:1, endln:18:10
    |UINT:32
    |vpiTypespec:
    \_RefTypespec: (work@top.CounterWidth), line:2:15, endln:2:18
      |vpiParent:
      \_Parameter: (work@top.CounterWidth), line:2:19, endln:2:36
      |vpiFullName:work@top.CounterWidth
      |vpiActual:
      \_IntTypespec: , line:2:15, endln:2:18
    |vpiSigned:1
    |vpiName:CounterWidth
    |vpiFullName:work@top.CounterWidth
  |vpiParamAssign:
  \_ParamAssign: , line:2:19, endln:2:36
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConcatWidth/dut.sv, line:1:1, endln:18:10
    |vpiRhs:
    \_Constant: , line:2:34, endln:2:36
      |vpiParent:
      \_ParamAssign: , line:2:19, endln:2:36
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.CounterWidth), line:2:19, endln:2:36
  |vpiTypedef:
  \_IntTypespec: , line:2:15, endln:2:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConcatWidth/dut.sv, line:1:1, endln:18:10
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:4:11, endln:4:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConcatWidth/dut.sv, line:1:1, endln:18:10
  |vpiTypedef:
  \_LogicTypespec: , line:5:12, endln:5:36
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConcatWidth/dut.sv, line:1:1, endln:18:10
    |vpiRange:
    \_Range: , line:5:18, endln:5:36
      |vpiParent:
      \_LogicTypespec: , line:5:12, endln:5:36
      |vpiLeftRange:
      \_Operation: , line:5:19, endln:5:33
        |vpiParent:
        \_Range: , line:5:18, endln:5:36
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@top.CounterWidth), line:5:19, endln:5:31
          |vpiParent:
          \_Operation: , line:5:19, endln:5:33
          |vpiName:CounterWidth
          |vpiFullName:work@top.CounterWidth
          |vpiActual:
          \_Parameter: (work@top.CounterWidth), line:2:19, endln:2:36
        |vpiOperand:
        \_Constant: , line:5:32, endln:5:33
          |vpiParent:
          \_Operation: , line:5:19, endln:5:33
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:34, endln:5:35
        |vpiParent:
        \_Range: , line:5:18, endln:5:36
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:8:5, endln:8:17
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConcatWidth/dut.sv, line:1:1, endln:18:10
    |vpiRange:
    \_Range: , line:8:11, endln:8:17
      |vpiParent:
      \_LogicTypespec: , line:8:5, endln:8:17
      |vpiLeftRange:
      \_Constant: , line:8:12, endln:8:14
        |vpiParent:
        \_Range: , line:8:11, endln:8:17
        |vpiDecompile:63
        |vpiSize:64
        |UINT:63
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:8:15, endln:8:16
        |vpiParent:
        \_Range: , line:8:11, endln:8:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:9:5, endln:9:29
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConcatWidth/dut.sv, line:1:1, endln:18:10
    |vpiRange:
    \_Range: , line:9:11, endln:9:29
      |vpiParent:
      \_LogicTypespec: , line:9:5, endln:9:29
      |vpiLeftRange:
      \_Operation: , line:9:12, endln:9:26
        |vpiParent:
        \_Range: , line:9:11, endln:9:29
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@top.CounterWidth), line:9:12, endln:9:24
          |vpiParent:
          \_Operation: , line:9:12, endln:9:26
          |vpiName:CounterWidth
          |vpiFullName:work@top.CounterWidth
          |vpiActual:
          \_Parameter: (work@top.CounterWidth), line:2:19, endln:2:36
        |vpiOperand:
        \_Constant: , line:9:25, endln:9:26
          |vpiParent:
          \_Operation: , line:9:12, endln:9:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:27, endln:9:28
        |vpiParent:
        \_Range: , line:9:11, endln:9:29
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:4:11, endln:4:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConcatWidth/dut.sv, line:1:1, endln:18:10
  |vpiTypedef:
  \_LogicTypespec: , line:5:12, endln:5:36
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConcatWidth/dut.sv, line:1:1, endln:18:10
    |vpiRange:
    \_Range: , line:5:18, endln:5:36
      |vpiParent:
      \_LogicTypespec: , line:5:12, endln:5:36
      |vpiLeftRange:
      \_Operation: , line:5:19, endln:5:33
        |vpiParent:
        \_Range: , line:5:18, endln:5:36
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@top.CounterWidth), line:5:19, endln:5:31
          |vpiParent:
          \_Operation: , line:5:19, endln:5:33
          |vpiName:CounterWidth
          |vpiFullName:work@top.CounterWidth
          |vpiActual:
          \_Parameter: (work@top.CounterWidth), line:2:19, endln:2:36
        |vpiOperand:
        \_Constant: , line:5:32, endln:5:33
          |vpiParent:
          \_Operation: , line:5:19, endln:5:33
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:34, endln:5:35
        |vpiParent:
        \_Range: , line:5:18, endln:5:36
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_IntTypespec: , line:2:15, endln:2:18
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:11, endln:4:16
  |vpiImportTypespec:
  \_LogicNet: (work@top.clk), line:4:17, endln:4:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConcatWidth/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@top.clk), line:4:11, endln:4:16
      |vpiParent:
      \_LogicNet: (work@top.clk), line:4:17, endln:4:20
      |vpiFullName:work@top.clk
      |vpiActual:
      \_LogicTypespec: , line:4:11, endln:4:16
    |vpiName:clk
    |vpiFullName:work@top.clk
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:12, endln:5:36
  |vpiImportTypespec:
  \_LogicNet: (work@top.out), line:5:37, endln:5:40
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConcatWidth/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@top.out), line:5:12, endln:5:36
      |vpiParent:
      \_LogicNet: (work@top.out), line:5:37, endln:5:40
      |vpiFullName:work@top.out
      |vpiActual:
      \_LogicTypespec: , line:5:12, endln:5:36
    |vpiName:out
    |vpiFullName:work@top.out
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:5, endln:8:17
  |vpiImportTypespec:
  \_LogicVar: (work@top.counter), line:8:18, endln:8:25
  |vpiImportTypespec:
  \_LogicTypespec: , line:9:5, endln:9:29
  |vpiImportTypespec:
  \_LogicVar: (work@top.counter_upd), line:9:30, endln:9:41
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:11, endln:4:16
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:12, endln:5:36
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.clk), line:4:17, endln:4:20
  |vpiNet:
  \_LogicNet: (work@top.out), line:5:37, endln:5:40
  |vpiPort:
  \_Port: (clk), line:4:17, endln:4:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConcatWidth/dut.sv, line:1:1, endln:18:10
    |vpiName:clk
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@top.clk), line:4:11, endln:4:16
      |vpiParent:
      \_Port: (clk), line:4:17, endln:4:20
      |vpiFullName:work@top.clk
      |vpiActual:
      \_LogicTypespec: , line:4:11, endln:4:16
  |vpiPort:
  \_Port: (out), line:5:37, endln:5:40
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConcatWidth/dut.sv, line:1:1, endln:18:10
    |vpiName:out
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.out), line:5:12, endln:5:17
      |vpiParent:
      \_Port: (out), line:5:37, endln:5:40
      |vpiFullName:work@top.out
      |vpiActual:
      \_LogicTypespec: , line:5:12, endln:5:36
  |vpiProcess:
  \_Initial: , line:11:5, endln:12:21
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConcatWidth/dut.sv, line:1:1, endln:18:10
    |vpiStmt:
    \_Assignment: , line:12:9, endln:12:20
      |vpiParent:
      \_Initial: , line:11:5, endln:12:21
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_Constant: , line:12:19, endln:12:20
        |vpiParent:
        \_Assignment: , line:12:9, endln:12:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_RefObj: (work@top.counter), line:12:9, endln:12:16
        |vpiParent:
        \_Assignment: , line:12:9, endln:12:20
        |vpiName:counter
        |vpiFullName:work@top.counter
        |vpiActual:
        \_LogicVar: (work@top.counter), line:8:18, endln:8:25
  |vpiProcess:
  \_Always: , line:13:5, endln:15:8
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConcatWidth/dut.sv, line:1:1, endln:18:10
    |vpiStmt:
    \_EventControl: , line:13:12, endln:13:26
      |vpiParent:
      \_Always: , line:13:5, endln:15:8
      |vpiCondition:
      \_Operation: , line:13:14, endln:13:25
        |vpiParent:
        \_EventControl: , line:13:12, endln:13:26
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@top.clk), line:13:22, endln:13:25
          |vpiParent:
          \_Operation: , line:13:14, endln:13:25
          |vpiName:clk
          |vpiFullName:work@top.clk
          |vpiActual:
          \_LogicNet: (work@top.clk), line:4:17, endln:4:20
      |vpiStmt:
      \_Begin: (work@top), line:13:27, endln:15:8
        |vpiParent:
        \_EventControl: , line:13:12, endln:13:26
        |vpiFullName:work@top
        |vpiStmt:
        \_Assignment: , line:14:9, endln:14:80
          |vpiParent:
          \_Begin: (work@top), line:13:27, endln:15:8
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Operation: , line:14:23, endln:14:80
            |vpiParent:
            \_Assignment: , line:14:9, endln:14:80
            |vpiOpType:24
            |vpiOperand:
            \_PartSelect: counter (work@top.counter), line:14:23, endln:14:48
              |vpiParent:
              \_Operation: , line:14:23, endln:14:80
              |vpiName:counter
              |vpiFullName:work@top.counter
              |vpiDefName:counter
              |vpiActual:
              \_LogicVar: (work@top.counter), line:8:18, endln:8:25
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_Operation: , line:14:31, endln:14:45
                |vpiParent:
                \_PartSelect: counter (work@top.counter), line:14:23, endln:14:48
                |vpiOpType:11
                |vpiOperand:
                \_RefObj: (work@top.counter.CounterWidth), line:14:31, endln:14:43
                  |vpiParent:
                  \_Operation: , line:14:31, endln:14:45
                  |vpiName:CounterWidth
                  |vpiFullName:work@top.counter.CounterWidth
                  |vpiActual:
                  \_Parameter: (work@top.CounterWidth), line:2:19, endln:2:36
                |vpiOperand:
                \_Constant: , line:14:44, endln:14:45
                  |vpiParent:
                  \_Operation: , line:14:31, endln:14:45
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiRightRange:
              \_Constant: , line:14:46, endln:14:47
                |vpiParent:
                \_PartSelect: counter (work@top.counter), line:14:23, endln:14:48
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiOperand:
            \_Operation: , line:14:51, endln:14:80
              |vpiParent:
              \_Operation: , line:14:23, endln:14:80
              |vpiOpType:33
              |vpiOperand:
              \_Operation: , line:14:52, endln:14:74
                |vpiParent:
                \_Operation: , line:14:51, endln:14:80
                |vpiOpType:34
                |vpiOperand:
                \_Operation: , line:14:53, endln:14:67
                  |vpiParent:
                  \_Operation: , line:14:52, endln:14:74
                  |vpiOpType:11
                  |vpiOperand:
                  \_RefObj: (work@top.CounterWidth), line:14:53, endln:14:65
                    |vpiParent:
                    \_Operation: , line:14:53, endln:14:67
                    |vpiName:CounterWidth
                    |vpiFullName:work@top.CounterWidth
                    |vpiActual:
                    \_Parameter: (work@top.CounterWidth), line:2:19, endln:2:36
                  |vpiOperand:
                  \_Constant: , line:14:66, endln:14:67
                    |vpiParent:
                    \_Operation: , line:14:53, endln:14:67
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiOperand:
                \_Operation: , line:14:67, endln:14:73
                  |vpiParent:
                  \_Operation: , line:14:52, endln:14:74
                  |vpiOpType:33
                  |vpiOperand:
                  \_Constant: , line:14:68, endln:14:72
                    |vpiParent:
                    \_Operation: , line:14:67, endln:14:73
                    |vpiDecompile:1'b0
                    |vpiSize:1
                    |BIN:0
                    |vpiConstType:3
              |vpiOperand:
              \_Constant: , line:14:75, endln:14:79
                |vpiParent:
                \_Operation: , line:14:51, endln:14:80
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
          |vpiLhs:
          \_RefObj: (work@top.counter_upd), line:14:9, endln:14:20
            |vpiParent:
            \_Assignment: , line:14:9, endln:14:80
            |vpiName:counter_upd
            |vpiFullName:work@top.counter_upd
            |vpiActual:
            \_LogicVar: (work@top.counter_upd), line:9:30, endln:9:41
    |vpiAlwaysType:1
  |vpiContAssign:
  \_ContAssign: , line:16:12, endln:16:29
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConcatWidth/dut.sv, line:1:1, endln:18:10
    |vpiRhs:
    \_RefObj: (work@top.counter_upd), line:16:18, endln:16:29
      |vpiParent:
      \_ContAssign: , line:16:12, endln:16:29
      |vpiName:counter_upd
      |vpiFullName:work@top.counter_upd
      |vpiActual:
      \_LogicVar: (work@top.counter_upd), line:9:30, endln:9:41
    |vpiLhs:
    \_RefObj: (work@top.out), line:16:12, endln:16:15
      |vpiParent:
      \_ContAssign: , line:16:12, endln:16:29
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiActual:
      \_LogicNet: (work@top.out), line:5:37, endln:5:40
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
