\documentclass[9pt,letterpaper]{article}
\usepackage[left=1.5cm, right=1.5cm, top=2cm]{geometry}
\usepackage{ltablex}
\usepackage{makecell}
\usepackage{tabularx}
\renewcommand\familydefault{\sfdefault}
\usepackage[T1]{fontenc}
\usepackage[usenames, dvipsnames]{color}
\definecolor{parentcolor}{rgb}{0.325, 0.408, 0.584}
\definecolor{modulecolor}{rgb}{1.000, 1.000, 1.000}

\date{}

\renewcommand{\contentsname}{Modules}

\usepackage{hyperref}
\setcounter{tocdepth}{4}
\hypersetup{
    colorlinks=true, %set true if you want colored links
    linktoc=all,     %set to all if you want both sections and subsections linked
    linkcolor=black, %choose some color if you want links to stand out
}

\title{UCLA DRS DAQ Address Table}
% START: ADDRESS_TABLE_VERSION :: DO NOT EDIT
    \author{\\ v03.02.05.0C \\ 20190611}
% END: ADDRESS_TABLE_VERSION :: DO NOT EDIT
\begin{document}

\maketitle
%tableofcontents

% START: ADDRESS_TABLE :: DO NOT EDIT

    \pagebreak
    \section{Module: DRS \hfill \texttt{0x0}}

    Implements various control and monitoring functions of the DRS Logic\\

    \renewcommand{\arraystretch}{1.3}
    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{DRS.CHIP}}}

    \vspace{4mm}
    \noindent
    Registers for configuring the DRS ASIC Directly
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    DMODE & \texttt{0x0} & \texttt{[1:1]} & rw & \texttt{0x1} & set 1 = continuous domino, 0=single shot \\\hline
    STANDBY\_MODE & \texttt{0x0} & \texttt{[2:2]} & rw & \texttt{0x0} & set 1 = shutdown drs \\\hline
    TRANSPARENT\_MODE & \texttt{0x0} & \texttt{[3:3]} & rw & \texttt{0x0} & set 1 = transparent mode \\\hline
    DRS\_PLL\_LOCK & \texttt{0x0} & \texttt{[4:4]} & r & \texttt{} & DRS PLL Locked \\\hline
    CHANNEL\_CONFIG & \texttt{0x0} & \texttt{[31:24]} & rw & \texttt{0xFF} & Write Shift Register Configuration                             \\\\ \# of chn - \# of cells per ch - bit pattern                             \\\\ 8        - 1024              - 11111111b                             \\\\ 4        - 2048              - 01010101b                             \\\\ 2        - 4096              - 00010001b                             \\\\ 1        - 8192              - 00000001b \\\hline
    DTAP\_FREQ & \texttt{0x1} & \texttt{[15:0]} & r & \texttt{} & Frequency of DTAP in units of 100Hz \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{DRS.READOUT}}}

    \vspace{4mm}
    \noindent
    Registers for configuring the readout state machine
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    ROI\_MODE & \texttt{0x10} & \texttt{[0:0]} & rw & \texttt{0x1} & Set to 1 to enable Region of Interest Readout \\\hline
    BUSY & \texttt{0x10} & \texttt{[1:1]} & r & \texttt{} & DRS is busy \\\hline
    ADC\_LATENCY & \texttt{0x10} & \texttt{[9:4]} & rw & \texttt{0x9} & Latency from first sr clock to when ADC data should be valid \\\hline
    SAMPLE\_COUNT & \texttt{0x10} & \texttt{[21:12]} & rw & \texttt{0x3FF} & Number of samples to read out (0 to 1023) \\\hline
    EN\_SPIKE\_REMOVAL & \texttt{0x10} & \texttt{[22:22]} & rw & \texttt{0x1} & set 1 to enable spike removal \\\hline
    READOUT\_MASK & \texttt{0x11} & \texttt{[8:0]} & rw & \texttt{0x1FF} & 8 bit mask, set a bit to 1 to enable readout of that channel. 9th is auto-read if any channel is enabled *and* AUTO\_9TH\_CHANNEL set to 1 \\\hline
    AUTO\_9TH\_CHANNEL & \texttt{0x11} & \texttt{[9:9]} & rw & \texttt{0x1} & Set to 1 to auto read the 9th channel \\\hline
    START & \texttt{0x12} & \texttt{[0:0]} & w & Pulse & Write 1 to take the state machine out of idle mode \\\hline
    REINIT & \texttt{0x13} & \texttt{[0:0]} & w & Pulse & Write 1 to reinitialize DRS state machine (restores to idle state) \\\hline
    CONFIGURE & \texttt{0x14} & \texttt{[0:0]} & w & Pulse & Write 1 to configure the DRS. Should be done before data taking \\\hline
    DRS\_RESET & \texttt{0x15} & \texttt{[0:0]} & w & Pulse & Write 1 to completely reset the DRS state machine logic \\\hline
    DAQ\_RESET & \texttt{0x16} & \texttt{[0:0]} & w & Pulse & Write 1 to completely reset the DAQ state machine logic \\\hline
    DMA\_RESET & \texttt{0x17} & \texttt{[0:0]} & w & Pulse & Write 1 to completely reset the DMA state machine logic \\\hline
    WAIT\_VDD\_CLKS & \texttt{0x18} & \texttt{[15:0]} & rw & \texttt{0x14D} & Number of ADC clocks to wait before reading out the drs, allowing vdd to stabilize; default=0x14d=10us \\\hline
    DRS\_DIAGNOSTIC\_MODE & \texttt{0x19} & \texttt{[0:0]} & rw & \texttt{0x0} & 1 will make the DRS read out the cell ID instead of ADC data \\\hline
    POSNEG & \texttt{0x1a} & \texttt{[0:0]} & rw & \texttt{0x0} & 1 to sample on positive edge, 0 on negative \\\hline
    SROUT\_POSNEG & \texttt{0x1a} & \texttt{[1:1]} & rw & \texttt{0x0} & 1 to sample on positive edge, 0 on negative \\\hline
    SROUT\_LATENCY & \texttt{0x1a} & \texttt{[6:4]} & rw & \texttt{0x1} & Latency of the SROUT readout \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{DRS.FPGA.DNA}}}

    \vspace{4mm}
    \noindent
    FPGA Device DNA
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    DNA\_LSBS & \texttt{0x20} & \texttt{[31:0]} & r & \texttt{} & Device DNA [31:0] \\\hline
    DNA\_MSBS & \texttt{0x21} & \texttt{[24:0]} & r & \texttt{} & Device DNA [56:32] \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{DRS.FPGA.TIMESTAMP}}}

    \vspace{4mm}
    \noindent
    Timestamp
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    TIMESTAMP\_LSBS & \texttt{0x24} & \texttt{[31:0]} & r & \texttt{} & Device TIMESTAMP [31:0] \\\hline
    TIMESTAMP\_MSBS & \texttt{0x25} & \texttt{[15:0]} & r & \texttt{} & Device TIMESTAMP [47:32] \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{DRS.FPGA.XADC}}}

    \vspace{4mm}
    \noindent
    Zynq XADC
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    CALIBRATION & \texttt{0x26} & \texttt{[11:0]} & r & \texttt{} & XADC Calibration \\\hline
    VCCPINT & \texttt{0x26} & \texttt{[27:16]} & r & \texttt{} & XADC vccpint \\\hline
    VCCPAUX & \texttt{0x27} & \texttt{[11:0]} & r & \texttt{} & XADC Calibration \\\hline
    VCCODDR & \texttt{0x27} & \texttt{[27:16]} & r & \texttt{} & XADC vccoddr \\\hline
    TEMP & \texttt{0x28} & \texttt{[11:0]} & r & \texttt{} & XADC Temperature \\\hline
    VCCINT & \texttt{0x28} & \texttt{[27:16]} & r & \texttt{} & XADC vccint \\\hline
    VCCAUX & \texttt{0x29} & \texttt{[11:0]} & r & \texttt{} & XADC VCCAUX \\\hline
    VCCBRAM & \texttt{0x29} & \texttt{[27:16]} & r & \texttt{} & XADC vccbram \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{DRS.FPGA}}}

    \vspace{4mm}
    \noindent
    FPGA Status
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    BOARD\_ID & \texttt{0x2a} & \texttt{[7:0]} & rw & \texttt{0x0} & Board ID Number \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{DRS.DAQ}}}

    \vspace{4mm}
    \noindent
    DAQ
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    INJECT\_DEBUG\_PACKET & \texttt{0x30} & \texttt{[0:0]} & w & Pulse & Injects a fixed format debug packet into the DAQ \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{DRS.TRIGGER}}}

    \vspace{4mm}
    \noindent
    Trigger
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    FORCE\_TRIGGER & \texttt{0x40} & \texttt{[0:0]} & w & Pulse & Generates a trigger \\\hline
    EXT\_TRIGGER\_EN & \texttt{0x41} & \texttt{[0:0]} & rw & \texttt{0x1} & Set to 1 to enable the external trigger \\\hline
    EXT\_TRIGGER\_ACTIVE\_HI & \texttt{0x41} & \texttt{[1:1]} & rw & \texttt{0x1} & Set to 1 for active high external trigger \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{DRS.COUNTERS}}}

    \vspace{4mm}
    \noindent
    Counters
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    CNT\_SEM\_CORRECTION & \texttt{0x50} & \texttt{[15:0]} & r & \texttt{} & Number of Single Event Errors corrected by the scrubber \\\hline
    CNT\_SEM\_UNCORRECTABLE & \texttt{0x51} & \texttt{[19:16]} & r & \texttt{} & Number of Critical Single Event Errors (uncorrectable by scrubber) \\\hline
    CNT\_READOUTS\_COMPLETED & \texttt{0x52} & \texttt{[31:0]} & r & \texttt{} & Number of readouts completed since reset \\\hline
    CNT\_DMA\_READOUTS\_COMPLETED & \texttt{0x53} & \texttt{[31:0]} & r & \texttt{} & Number of readouts completed since reset \\\hline
    CNT\_LOST\_EVENT & \texttt{0x54} & \texttt{[31:16]} & r & \texttt{} & Number of trigger lost due to deadtime \\\hline
    CNT\_EVENT & \texttt{0x55} & \texttt{[31:0]} & r & \texttt{} & Number of triggers received \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{DRS.HOG}}}

    \vspace{4mm}
    \noindent
    HOG Parameters
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    GLOBAL\_DATE & \texttt{0x60} & \texttt{[31:0]} & r & \texttt{} & HOG Global Date \\\hline
    GLOBAL\_TIME & \texttt{0x61} & \texttt{[31:0]} & r & \texttt{} & HOG Global Time \\\hline
    GLOBAL\_VER & \texttt{0x62} & \texttt{[31:0]} & r & \texttt{} & HOG Global Version \\\hline
    GLOBAL\_SHA & \texttt{0x63} & \texttt{[31:0]} & r & \texttt{} & HOG Global SHA \\\hline
    TOP\_SHA & \texttt{0x64} & \texttt{[31:0]} & r & \texttt{} & HOG Top SHA \\\hline
    TOP\_VER & \texttt{0x65} & \texttt{[31:0]} & r & \texttt{} & HOG Top Version \\\hline
    HOG\_SHA & \texttt{0x66} & \texttt{[31:0]} & r & \texttt{} & HOG SHA \\\hline
    HOG\_VER & \texttt{0x67} & \texttt{[31:0]} & r & \texttt{} & HOG Version \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{DRS.SPY}}}

    \vspace{4mm}
    \noindent
    Spy Buffer
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    RESET & \texttt{0x70} & \texttt{[0:0]} & w & Pulse & Spy Buffer Reset \\\hline
    DATA & \texttt{0x71} & \texttt{[15:0]} & r & \texttt{} & Spy Read Data \\\hline
    FULL & \texttt{0x72} & \texttt{[0:0]} & r & \texttt{} & Spy Buffer Full \\\hline
    EMPTY & \texttt{0x72} & \texttt{[1:1]} & r & \texttt{} & Spy Buffer Empty \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{DRS.DMA}}}

    \vspace{4mm}
    \noindent
    DMA and ram buffer occupancy
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    RAM\_A\_OCC\_RST & \texttt{0x100} & \texttt{[0:0]} & w & Pulse & Sets RAM buffer a counter to 0 \\\hline
    RAM\_B\_OCC\_RST & \texttt{0x101} & \texttt{[0:0]} & w & Pulse & Sets RAM buffer b counter to 0 \\\hline
    RAM\_A\_OCCUPANCY & \texttt{0x102} & \texttt{[31:0]} & r & \texttt{} & RAM buffer a occupancy \\\hline
    RAM\_B\_OCCUPANCY & \texttt{0x103} & \texttt{[31:0]} & r & \texttt{} & RAM buffer b occupancy \\\hline
    DMA\_POINTER & \texttt{0x104} & \texttt{[31:0]} & r & \texttt{} & DMA controller pointer \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{DRS.GFP}}}

    \vspace{4mm}
    \noindent
    GFP Registers
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    EVENTID\_SPI\_EN & \texttt{0x200} & \texttt{[0:0]} & rw & \texttt{0x0} & 1 to enable GFP Event ID from SPI \\\hline
    EVENTID\_RX & \texttt{0x201} & \texttt{[31:0]} & r & \texttt{} & Event ID from GFP SPI Interface \\\hline
    \end{tabularx}
    \vspace{5mm}


% END: ADDRESS_TABLE :: DO NOT EDIT

\end{document}


