Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/program/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 11abf5256ec14bdf9dbb527fd6d0d1e2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_kara_mult_ram_behav xil_defaultlib.tb_kara_mult_ram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'mult_out' is not permitted [D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.srcs/sources_1/new/kara_mult_ram_top.v:129]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'in_ram_rd_data' is not permitted [D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.srcs/sources_1/new/kara_mult_ram_top.v:288]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
