// Seed: 2736976143
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input tri0 id_2
);
  wire id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd36,
    parameter id_2 = 32'd63
) (
    input uwire id_0,
    input wor _id_1,
    input supply1 _id_2,
    output wor id_3,
    output wire id_4,
    output tri1 id_5,
    output supply0 id_6,
    input tri0 id_7
);
  logic [id_2 : id_1] id_9 = 1 & -1;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_7
  );
endmodule
macromodule module_2 (
    input supply1 id_0,
    input tri0 id_1,
    input supply0 id_2
);
  parameter id_4 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
