<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/vexa/vexarraycs16_31/apbrom/APB4_Slave_0_MM</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/vexa/vexarraycs16_31/apbrom/APB4_Slave_0_MM</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">AddressMap abc_soc_top/vexa/vexarraycs16_31/apbrom/APB4_Slave_0_MM</h2>

    <!-- Registers for AddressMap abc_soc_top/vexa/vexarraycs16_31/apbrom/APB4_Slave_0_MM -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F5DA5EDC367BF561">ROMEntry0</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_381FFA8033D7567D">ROMEntry1</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D09CE578DBAD314E">ROMEntry2</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8B3942B4A677C9B3">ROMEntry3</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A4BDDDB1C54F624F">ROMEntry4</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 4</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B474F3E4A54A5B54">ROMEntry5</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 5</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_557B96B0A35C060A">ROMEntry6</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 6</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000001c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F4BCDC3470E40149">ROMEntry7</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 7</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F9F1470DCA06E005">ROMEntry8</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 8</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000024</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3CE1C9D448C29669">ROMEntry9</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 9</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000028</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ABB70EBE6A7525A1">ROMEntry10</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 10</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000002c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0BCB2D44C64EF669">ROMEntry11</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 11</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3F81A1BFA2A97C59">ROMEntry12</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 12</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000034</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1F9B78B3AE6E2782">ROMEntry13</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 13</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000038</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_65F8E4D168EC530D">ROMEntry14</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 14</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000003c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D6AFFF556AD81E10">ROMEntry15</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 15</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000040</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7947FC0143489AC0">ROMEntry16</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 16</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000044</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_050F382524AEFC7D">ROMEntry17</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 17</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000048</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B492F5D09FC57D91">ROMEntry18</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 18</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000004c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E6A558B9BA0D220E">ROMEntry19</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 19</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000050</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C430FE8B2F7A0597">ROMEntry20</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 20</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000054</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_626BD0A4DAE2D624">ROMEntry21</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 21</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000058</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1B1245E878BB83EA">ROMEntry22</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 22</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000005c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_51E88D213EAAD708">ROMEntry23</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 23</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000060</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D1AEFA4E1B1813E6">ROMEntry24</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 24</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000064</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C8CF57B015CA31ED">ROMEntry25</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 25</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000068</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0B0404E4C5AD5DA4">ROMEntry26</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 26</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000006c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BBC2A767F1A0AD07">ROMEntry27</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 27</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000070</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E32D293A587749CC">ROMEntry28</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 28</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000074</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_847F543C5D65264F">ROMEntry29</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 29</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000078</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_411497CD5440DE1B">ROMEntry30</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 30</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000007c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7975F64FE646D851">ROMEntry31</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 31</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000080</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1EC44447388264A8">ROMEntry32</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 32</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000084</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DAC750266050F518">ROMEntry33</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 33</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000088</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ED17B1A9649AD872">ROMEntry34</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 34</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000008c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FF5154590ECB5581">ROMEntry35</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 35</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000090</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1A7C0A13A7C6DB36">ROMEntry36</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 36</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000094</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B1167C0D71ECC08A">ROMEntry37</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 37</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000098</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4BCB2BE68DA787F8">ROMEntry38</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 38</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000009c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7B32B2B3C7210E1A">ROMEntry39</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 39</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_75A0E0A37762FC06">ROMEntry40</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 40</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B83258F76251550D">ROMEntry41</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 41</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8A949DFDEB0F8461">ROMEntry42</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 42</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A2D7413FBE50A52A">ROMEntry43</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 43</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8B384AA707008B90">ROMEntry44</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 44</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DFE856C8178E1B7C">ROMEntry45</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 45</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1BB4AEF31B7DC5C0">ROMEntry46</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 46</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F53BCFB8022DB3CA">ROMEntry47</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 47</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B76B4772ABCD2E87">ROMEntry48</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 48</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A5C0BDA12E4EBD8A">ROMEntry49</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 49</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4F172421849DB32F">ROMEntry50</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 50</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7F4F21D7BD8933DF">ROMEntry51</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 51</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_43C3EFB66F6AFDEB">ROMEntry52</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 52</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A64073F127C7DCBB">ROMEntry53</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 53</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2651D44620E3F252">ROMEntry54</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 54</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_52BC2B5A9D39D2A3">ROMEntry55</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 55</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E012796485F240F5">ROMEntry56</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 56</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C7CDCED82F577CBB">ROMEntry57</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 57</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CA2CECF8C21F1AF0">ROMEntry58</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 58</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DE6398CEF211B8F6">ROMEntry59</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 59</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8FA085D73FC4543F">ROMEntry60</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 60</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F19D8C77F9C49006">ROMEntry61</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 61</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0BBBFE50393DB879">ROMEntry62</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 62</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_43D513F7C68B750F">ROMEntry63</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 63</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000100</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_043F4094E5BDB082">ROMEntry64</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 64</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000104</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_77D4F216CE5E78F5">ROMEntry65</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 65</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000108</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_64972B854630C88A">ROMEntry66</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 66</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000010c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3108435038D4BA3A">ROMEntry67</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 67</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000110</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C9A0C6F440E5D525">ROMEntry68</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 68</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000114</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_847D1DF178627259">ROMEntry69</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 69</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000118</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D6734EC46DEFF774">ROMEntry70</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 70</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000011c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_301D070BAFE363E9">ROMEntry71</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 71</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000120</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8B074969BDEE0306">ROMEntry72</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 72</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000124</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_55B7D1E6DA4F14CF">ROMEntry73</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 73</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000128</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2E9103176CC5D62B">ROMEntry74</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 74</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000012c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5A61C8B66776542D">ROMEntry75</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 75</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000130</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_196F5410E99615E0">ROMEntry76</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 76</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000134</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A1BBC1617014D7DE">ROMEntry77</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 77</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000138</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_27488344481ECA39">ROMEntry78</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 78</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000013c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A57E6CF861A1ABA6">ROMEntry79</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 79</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000140</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5B4718B97F783CDD">ROMEntry80</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 80</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000144</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2CFAE34D9CD04E3C">ROMEntry81</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 81</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000148</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D8F64E0626DCFE2B">ROMEntry82</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 82</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000014c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4C0E607EBF9B7402">ROMEntry83</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 83</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000150</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AA6A28DCDBF44EF7">ROMEntry84</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 84</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000154</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_06FBDDF1CA848451">ROMEntry85</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 85</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000158</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1A73CED90461DAC7">ROMEntry86</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 86</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000015c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D98B2100326FC8E9">ROMEntry87</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 87</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000160</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0BF19DE966DEEF2B">ROMEntry88</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 88</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000164</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A54C24218D2E131E">ROMEntry89</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 89</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000168</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B3586CF7BFB21D9C">ROMEntry90</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 90</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000016c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8849496C30429CA4">ROMEntry91</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 91</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000170</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0BD62B721DC87EF3">ROMEntry92</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 92</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000174</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_10C48B47DD8CC30A">ROMEntry93</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 93</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000178</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3F794694D646C7DD">ROMEntry94</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 94</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000017c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B686B12A67B1E06A">ROMEntry95</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 95</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000180</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_79B13433F4C79285">ROMEntry96</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 96</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000184</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0F03B893CA5A66C1">ROMEntry97</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 97</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000188</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7A86AB85C0B7343D">ROMEntry98</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 98</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000018c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_536B1D47D18E5E65">ROMEntry99</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 99</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000190</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5E77388B786A3C8B">ROMEntry100</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 100</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000194</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_20CC7030949A70D8">ROMEntry101</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 101</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000198</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2B49DB67DADC4C3A">ROMEntry102</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 102</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000019c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EAD7E69D6886A529">ROMEntry103</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 103</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EFE201A9BAFE72A4">ROMEntry104</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 104</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AE9B19616FE0C5D4">ROMEntry105</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 105</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A54C5B0E84757734">ROMEntry106</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 106</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AD1E3C632F32D1C8">ROMEntry107</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 107</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AB26F082BADC6CAE">ROMEntry108</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 108</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E1146CA989F48365">ROMEntry109</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 109</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B86C7E6824AC0B3C">ROMEntry110</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 110</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_61372842D5C7033F">ROMEntry111</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 111</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6B1E97E14FFC6467">ROMEntry112</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 112</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DAE7722170002EA1">ROMEntry113</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 113</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_898589075554BF25">ROMEntry114</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 114</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7502E23F4FFE9BD9">ROMEntry115</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 115</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_565DAA238F0869F9">ROMEntry116</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 116</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0421FE7DAD3943FD">ROMEntry117</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 117</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6F03B9B4D63DD115">ROMEntry118</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 118</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_08698E37C5B6541B">ROMEntry119</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 119</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_07DC2B70823DC551">ROMEntry120</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 120</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5F2344BC8A7ECA2F">ROMEntry121</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 121</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AC070000C13B97A8">ROMEntry122</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 122</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1DCDDEE770485ED0">ROMEntry123</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 123</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_519521397755EDA7">ROMEntry124</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 124</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_21F7220B9763047E">ROMEntry125</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 125</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D221B4D193B68168">ROMEntry126</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 126</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_196B2ECBA1F3BCC1">ROMEntry127</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 127</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000200</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_15B05396CB287EBA">ROMEntry128</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 128</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000204</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B61BEFD74CB629AF">ROMEntry129</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 129</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000208</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_65D0102FEC60160E">ROMEntry130</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 130</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000020c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C0E439005470BB4D">ROMEntry131</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 131</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000210</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0349124886F1F711">ROMEntry132</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 132</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000214</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D94758D58F2B6477">ROMEntry133</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 133</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000218</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A24C2976B338A106">ROMEntry134</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 134</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000021c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AD748B27DD5E516A">ROMEntry135</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 135</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000220</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5D31A70D49CB2762">ROMEntry136</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 136</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000224</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_19A7D21C8EA28FF8">ROMEntry137</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 137</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000228</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8D8C6AF171FD9D2F">ROMEntry138</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 138</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000022c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F867893FC8226640">ROMEntry139</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 139</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000230</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5D95B418E53A117F">ROMEntry140</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 140</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000234</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D1A92013DDE3994C">ROMEntry141</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 141</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000238</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7A5C454F84666987">ROMEntry142</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 142</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000023c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6D82E5FB20E2C7C0">ROMEntry143</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 143</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000240</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BEB9F647B1EFE8D9">ROMEntry144</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 144</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000244</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_24308862B0A92346">ROMEntry145</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 145</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000248</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9A589267B89A42A2">ROMEntry146</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 146</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000024c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A1B524E9302ABFE8">ROMEntry147</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 147</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000250</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1A424ABB91CE1981">ROMEntry148</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 148</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000254</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4F7D5BD9A95675D3">ROMEntry149</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 149</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000258</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3005FE3522660FC1">ROMEntry150</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 150</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000025c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3509533F6944BB80">ROMEntry151</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 151</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000260</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_98E472A857288200">ROMEntry152</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 152</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000264</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DA5F5EE69B032503">ROMEntry153</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 153</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000268</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_70C7B9218845EB09">ROMEntry154</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 154</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000026c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1CDE479C0E20ABD1">ROMEntry155</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 155</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000270</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_20AFE6A7F29742C3">ROMEntry156</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 156</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000274</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_50EDE03C1130EDEA">ROMEntry157</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 157</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000278</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EC2CC8BAAAC8D759">ROMEntry158</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 158</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000027c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_86A2EDF4EC8B9286">ROMEntry159</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 159</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000280</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ECF3E1B4DC23B231">ROMEntry160</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 160</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000284</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F9009D5E290F5DA5">ROMEntry161</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 161</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000288</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9AB22DF3A30D80DD">ROMEntry162</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 162</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000028c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D306D6BC532E6010">ROMEntry163</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 163</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000290</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_104CE9B3A0DD23EA">ROMEntry164</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 164</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000294</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9685C221976F038D">ROMEntry165</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 165</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000298</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_40189E988AF2D895">ROMEntry166</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 166</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000029c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E19B9B4338308C81">ROMEntry167</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 167</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_750DA97D3AE1534E">ROMEntry168</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 168</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5A72C8E9C837D644">ROMEntry169</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 169</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7051BAA9B4B9D90B">ROMEntry170</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 170</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E4592C28B1709ED3">ROMEntry171</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 171</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B56759CD0711EF79">ROMEntry172</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 172</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_125EA13A9439BA0A">ROMEntry173</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 173</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_81EF0B7C49D4A15A">ROMEntry174</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 174</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9B111A3B7D2F1ED4">ROMEntry175</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 175</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_67A4BBFB25629E53">ROMEntry176</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 176</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C92D0B1691AAC71D">ROMEntry177</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 177</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_41622D30BE424965">ROMEntry178</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 178</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_596C8FB3CC7FB3FD">ROMEntry179</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 179</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_63A345F432C3B322">ROMEntry180</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 180</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0903DA3D30B5D057">ROMEntry181</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 181</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_81AD978F4C540789">ROMEntry182</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 182</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A50514A45E6EA58E">ROMEntry183</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 183</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2DB32404066684B8">ROMEntry184</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 184</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E4D3B9B6BAFD644D">ROMEntry185</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 185</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0EA1B68721CAEC99">ROMEntry186</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 186</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1B35C4CF50C8E941">ROMEntry187</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 187</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F70F8ADA3873E87E">ROMEntry188</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 188</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9DEE45C491206DDA">ROMEntry189</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 189</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_34E3DC3D9B6D224F">ROMEntry190</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 190</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B71661FA46506E0C">ROMEntry191</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 191</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000300</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D5162BB10AC59133">ROMEntry192</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 192</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000304</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F9030F14B9242C36">ROMEntry193</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 193</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000308</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D0442607393D1D89">ROMEntry194</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 194</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000030c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6B555931874FA2AD">ROMEntry195</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 195</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000310</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1839883FCC1664A2">ROMEntry196</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 196</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000314</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AD1C51BC4F62175C">ROMEntry197</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 197</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000318</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E4B3389F4B37412D">ROMEntry198</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 198</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000031c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4F758551C4625C5A">ROMEntry199</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 199</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000320</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BD3F51FDA2294B6F">ROMEntry200</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 200</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000324</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_10670CBCF30A5781">ROMEntry201</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 201</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000328</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_70A3BC9BF89998F0">ROMEntry202</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 202</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000032c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CE2ABAE2EA96CB4E">ROMEntry203</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 203</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000330</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0CC1312B04E3BFD8">ROMEntry204</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 204</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000334</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A622870C53F7244B">ROMEntry205</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 205</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000338</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_35D92C86AD0B8997">ROMEntry206</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 206</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000033c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_59CE954A4BE1CD49">ROMEntry207</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 207</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000340</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_578D54383C1058DA">ROMEntry208</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 208</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000344</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DB57796DAD2E85D1">ROMEntry209</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 209</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000348</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DC70B20988696145">ROMEntry210</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 210</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000034c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7B7B986F9E18B7CD">ROMEntry211</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 211</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000350</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F258CD22460F6881">ROMEntry212</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 212</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000354</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7BDF8DA123B5D249">ROMEntry213</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 213</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000358</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7297A41F1EB851BA">ROMEntry214</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 214</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000035c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9A60DC38E4F82FEE">ROMEntry215</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 215</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000360</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8860A63B2312DCC1">ROMEntry216</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 216</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000364</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3B598478EAFA0DD5">ROMEntry217</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 217</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000368</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3FBD99186D3DABF5">ROMEntry218</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 218</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000036c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6E1C3C20EEAF3154">ROMEntry219</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 219</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000370</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0B63170AE674650A">ROMEntry220</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 220</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000374</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D5FA884920E96C62">ROMEntry221</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 221</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000378</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2C9F8DEB3E9B694F">ROMEntry222</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 222</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000037c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CD88D855CE28F28C">ROMEntry223</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 223</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000380</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_621C334C89EA5E6E">ROMEntry224</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 224</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000384</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F68503E69C016DA7">ROMEntry225</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 225</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000388</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_638FE700B497893B">ROMEntry226</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 226</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000038c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_82684C6AB6F00D1D">ROMEntry227</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 227</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000390</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_363FD23C59EC8D8C">ROMEntry228</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 228</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000394</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9F2657DDB3D3276F">ROMEntry229</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 229</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000398</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EDCBF76F75B3C6BE">ROMEntry230</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 230</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000039c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_01BEA82843339305">ROMEntry231</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 231</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4F5D10839AB14E90">ROMEntry232</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 232</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8EFD9DB5C51806E8">ROMEntry233</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 233</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2673A9C8E97F61E0">ROMEntry234</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 234</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_852B1958FEBB3B98">ROMEntry235</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 235</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F2DCDE840ED65717">ROMEntry236</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 236</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_343DD9753F99DCFB">ROMEntry237</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 237</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9031A4098D1A1215">ROMEntry238</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 238</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F94E78C03E845E40">ROMEntry239</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 239</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E1B81F1254DF8222">ROMEntry240</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 240</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B6EEFAE453F90907">ROMEntry241</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 241</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6A533E265F3F577C">ROMEntry242</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 242</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5B420B55459CE4ED">ROMEntry243</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 243</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_424AFDF2DB96D17A">ROMEntry244</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 244</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9D8A30428D634E8C">ROMEntry245</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 245</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F3AE2E98E44BA83A">ROMEntry246</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 246</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F8171756F74AED27">ROMEntry247</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 247</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EEF6D33D0652C94C">ROMEntry248</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 248</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BB2C8999F1AC1145">ROMEntry249</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 249</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EAE175020F95C814">ROMEntry250</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 250</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_615D62A3E81144CA">ROMEntry251</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 251</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E8AF47E9C03E8B96">ROMEntry252</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 252</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_757A45CFC5949F4B">ROMEntry253</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 253</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1204546FE1994261">ROMEntry254</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 254</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_560214BB934F5708">ROMEntry255</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 255</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000400</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7E9BC86DA8C68B5E">ROMEntry256</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 256</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000404</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0B8000D73D8E4E38">ROMEntry257</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 257</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000408</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5EE6FCA35863C2AD">ROMEntry258</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 258</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000040c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C7F53A29FAC13365">ROMEntry259</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 259</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000410</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C2244A91F56F5603">ROMEntry260</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 260</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000414</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BC91955F989D2734">ROMEntry261</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 261</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000418</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D416723E3E3530DD">ROMEntry262</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 262</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000041c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_83A1D45E6508619C">ROMEntry263</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 263</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000420</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_068AD23959ADFE47">ROMEntry264</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 264</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000424</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6CB21BF99921E936">ROMEntry265</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 265</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000428</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1B5714A1C8E8584F">ROMEntry266</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 266</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000042c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_260F45C4AC126B2F">ROMEntry267</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 267</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000430</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_223EC6B9E6583E58">ROMEntry268</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 268</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000434</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_53846DC180503F07">ROMEntry269</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 269</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000438</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BF6A83578AD1F4BF">ROMEntry270</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 270</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000043c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_302979E3E52EB160">ROMEntry271</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 271</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000440</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A25C87EB7863F2BA">ROMEntry272</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 272</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000444</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3F5C640D73815ED6">ROMEntry273</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 273</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000448</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EB404C464C0CD765">ROMEntry274</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 274</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000044c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6152F3DCE3F3B411">ROMEntry275</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 275</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000450</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9D0A3FDC5D12F1C0">ROMEntry276</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 276</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000454</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A195EEECC067794E">ROMEntry277</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 277</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000458</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_807880CB797A4375">ROMEntry278</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 278</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000045c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AD6CB54B631E02EC">ROMEntry279</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 279</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000460</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9465AD514EFF4C5C">ROMEntry280</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 280</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000464</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A9D8FA033A9D88D1">ROMEntry281</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 281</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000468</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_223CB2729FCF6DCD">ROMEntry282</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 282</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000046c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B59D7B1E76043F5E">ROMEntry283</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 283</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000470</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6470D9537A59421C">ROMEntry284</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 284</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000474</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FBA55B43BD8A60C8">ROMEntry285</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 285</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000478</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A3AEDABFCC93B2D7">ROMEntry286</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 286</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000047c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_61681D96304BF721">ROMEntry287</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 287</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000480</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4DEB75A5FE59CDF2">ROMEntry288</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 288</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000484</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_517EA8657EDD0EE7">ROMEntry289</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 289</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000488</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B7FF253A8EBC1A1B">ROMEntry290</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 290</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000048c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F3005A17D6C9BE7D">ROMEntry291</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 291</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000490</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_050CB939BEE51586">ROMEntry292</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 292</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000494</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DAF63205ED8FAD11">ROMEntry293</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 293</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000498</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_732C16EDDA02D98A">ROMEntry294</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 294</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000049c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_01113BEC2ABADA95">ROMEntry295</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 295</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_473D4730A63A1A2E">ROMEntry296</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 296</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F137CDEBFD1E8677">ROMEntry297</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 297</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_588CB9996CE1BDD0">ROMEntry298</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 298</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9905479CF922300C">ROMEntry299</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 299</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_809ABCCF44787672">ROMEntry300</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 300</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2511FC910E241404">ROMEntry301</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 301</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8AE73C3A38A754E2">ROMEntry302</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 302</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FB263D2D3514571B">ROMEntry303</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 303</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5013206A56E7C2A8">ROMEntry304</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 304</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_72EFEB8689B1769D">ROMEntry305</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 305</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_71CA72DBD5D45384">ROMEntry306</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 306</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_97B43BF4C099AB2A">ROMEntry307</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 307</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F1C938EBAD07F149">ROMEntry308</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 308</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_85046F6D590D46E0">ROMEntry309</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 309</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_278253C95D71445B">ROMEntry310</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 310</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F0BA5C5DE2101965">ROMEntry311</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 311</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EB87BFB2C1A227D0">ROMEntry312</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 312</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_857FB1CC340ACB81">ROMEntry313</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 313</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2A52C3D4F8A09ED0">ROMEntry314</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 314</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_255876B1A28E58D2">ROMEntry315</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 315</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A3AE28F3DA7B7A8E">ROMEntry316</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 316</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2D2409ACC2BF756E">ROMEntry317</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 317</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_71B14A38FBB82C3D">ROMEntry318</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 318</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_104622D7AC21B58A">ROMEntry319</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 319</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000500</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_86EB8B479B800BAE">ROMEntry320</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 320</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000504</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8A370F18955A7B04">ROMEntry321</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 321</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000508</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1DBFFB1E1012CB09">ROMEntry322</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 322</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000050c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A35DF55C4D3624B0">ROMEntry323</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 323</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000510</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_209A7F3D45036BA6">ROMEntry324</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 324</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000514</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3AB120C7B56C8690">ROMEntry325</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 325</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000518</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4EC96F51A4E680C8">ROMEntry326</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 326</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000051c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CDC4155466B95441">ROMEntry327</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 327</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000520</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1C4F92E64FD61F62">ROMEntry328</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 328</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000524</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8CDCA70FE9DA174A">ROMEntry329</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 329</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000528</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B6583B82E96E1433">ROMEntry330</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 330</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000052c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F5C141F5A620055F">ROMEntry331</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 331</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000530</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_43B2E1C14F6F498D">ROMEntry332</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 332</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000534</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4F1F6C2567B8EAF3">ROMEntry333</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 333</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000538</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5287662E5B5EE514">ROMEntry334</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 334</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000053c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E5DBE83956941B2A">ROMEntry335</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 335</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000540</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_20A39D77997AB138">ROMEntry336</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 336</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000544</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_22E787FC4E3D1F01">ROMEntry337</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 337</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000548</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9AE666E8733C3E5D">ROMEntry338</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 338</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000054c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D0D17C26A55681C5">ROMEntry339</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 339</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000550</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1A0567776BFB7B9C">ROMEntry340</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 340</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000554</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C55BD6DD087F4B04">ROMEntry341</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 341</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000558</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_62F2D6044C2508FF">ROMEntry342</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 342</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000055c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_99DDE86CEE84B43A">ROMEntry343</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 343</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000560</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EBBC1B6618055906">ROMEntry344</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 344</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000564</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7FEC917C5B6E7257">ROMEntry345</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 345</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000568</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F627335F77E0FCCA">ROMEntry346</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 346</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000056c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_19B9F3635AF664D2">ROMEntry347</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 347</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000570</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_45647571DD69D1F8">ROMEntry348</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 348</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000574</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7A7AE0F045BA0FC3">ROMEntry349</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 349</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000578</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8B50EA65BAC4754A">ROMEntry350</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 350</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000057c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_43375095B2BB124E">ROMEntry351</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 351</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000580</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A3012504E393066F">ROMEntry352</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 352</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000584</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F739D3539203C0E2">ROMEntry353</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 353</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000588</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_36CB8F283708B4E8">ROMEntry354</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 354</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000058c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E78B8244722B2BCD">ROMEntry355</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 355</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000590</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_12D6B34F94DFDF54">ROMEntry356</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 356</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000594</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A9A1F6AF3F4F869B">ROMEntry357</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 357</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000598</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_604B4DB1AB39A735">ROMEntry358</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 358</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000059c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_84CFA2C7ECCCDAEB">ROMEntry359</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 359</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E2D89DADA70C6954">ROMEntry360</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 360</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AA2D867DB9679CCC">ROMEntry361</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 361</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C3480045E12962C6">ROMEntry362</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 362</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BE3800F4B7BFBF1F">ROMEntry363</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 363</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5175D259E1BD8908">ROMEntry364</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 364</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1BE5B288CC2F8EA8">ROMEntry365</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 365</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B1281C1B8B75EF8B">ROMEntry366</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 366</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6AC72AF76CDBBA34">ROMEntry367</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 367</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4EC92D1A68B8AB80">ROMEntry368</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 368</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A686001E8F7349CE">ROMEntry369</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 369</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C89D38C9A1B4D09D">ROMEntry370</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 370</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8A1F9D7661DE6C30">ROMEntry371</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 371</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8F2B1EE1B2F28A14">ROMEntry372</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 372</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_101F577D2C65F9B7">ROMEntry373</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 373</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B270D57939147D5C">ROMEntry374</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 374</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7CBE8090448C43B3">ROMEntry375</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 375</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8A3773BCB444AE18">ROMEntry376</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 376</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FAA412C6D0864E96">ROMEntry377</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 377</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FD27072248F717D3">ROMEntry378</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 378</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D49790D2844F6D43">ROMEntry379</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 379</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_50FAA343609C3872">ROMEntry380</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 380</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9FF0DD34B9877A1B">ROMEntry381</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 381</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0A02DD78759108BA">ROMEntry382</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 382</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BF20B1BD86C1D0E4">ROMEntry383</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 383</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000600</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_29E199AC24D6423B">ROMEntry384</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 384</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000604</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D6DA9633254E255D">ROMEntry385</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 385</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000608</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7B542D4B7BC67116">ROMEntry386</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 386</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000060c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_893BBE3396524C3D">ROMEntry387</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 387</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000610</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9A939497F50DAA19">ROMEntry388</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 388</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000614</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CC38CCEE85A1A7BE">ROMEntry389</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 389</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000618</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_88D17B6201474523">ROMEntry390</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 390</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000061c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D091CA54103F36E4">ROMEntry391</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 391</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000620</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_635F536D033E397F">ROMEntry392</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 392</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000624</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F050E2126DEFB462">ROMEntry393</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 393</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000628</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A2291D101D1069D9">ROMEntry394</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 394</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000062c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_18F2F4F913D5D682">ROMEntry395</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 395</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000630</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B39F0D047D557DDE">ROMEntry396</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 396</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000634</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B46C3B3B0AAC8249">ROMEntry397</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 397</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000638</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0395F81107533232">ROMEntry398</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 398</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000063c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A36FA323CDBAE191">ROMEntry399</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 399</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000640</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EA30BE16245C2B18">ROMEntry400</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 400</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000644</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2C2D87B3F46CAF65">ROMEntry401</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 401</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000648</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A9DED89EB33166B5">ROMEntry402</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 402</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000064c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_59BAF1860A8C3412">ROMEntry403</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 403</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000650</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DD6F61670946B41F">ROMEntry404</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 404</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000654</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F1DE177547290A8C">ROMEntry405</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 405</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000658</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_33264FF0287B499E">ROMEntry406</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 406</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000065c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F9916A1793DFEAE7">ROMEntry407</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 407</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000660</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_20567F33FBAB4038">ROMEntry408</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 408</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000664</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6133D669677BB661">ROMEntry409</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 409</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000668</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4DBC47DC10FD557B">ROMEntry410</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 410</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000066c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F8DAC0BA896ACEBE">ROMEntry411</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 411</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000670</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DFD1559B178F278B">ROMEntry412</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 412</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000674</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3B776AEF15118420">ROMEntry413</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 413</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000678</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_577BD705AC2700B5">ROMEntry414</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 414</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000067c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_22E89E04A93449B4">ROMEntry415</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 415</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000680</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0C239F950E655BB8">ROMEntry416</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 416</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000684</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_081061D733F037A5">ROMEntry417</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 417</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000688</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8D9EECCA54E42E49">ROMEntry418</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 418</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000068c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_935EB4265A95DF7C">ROMEntry419</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 419</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000690</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BC367B8BA9F3DE6B">ROMEntry420</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 420</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000694</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D6FED987505DA40E">ROMEntry421</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 421</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000698</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3C36F624FE936F4E">ROMEntry422</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 422</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000069c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B8D9F8CDFB2980DA">ROMEntry423</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 423</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F9C0884F737F06F9">ROMEntry424</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 424</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_053EE22D369CC76E">ROMEntry425</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 425</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2BBA080E7E0485AB">ROMEntry426</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 426</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_14B83FC51FE40B30">ROMEntry427</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 427</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_07774A7CDC557966">ROMEntry428</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 428</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E9A921F99F1BBBED">ROMEntry429</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 429</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C652B79375E9C729">ROMEntry430</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 430</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EA426A148AB99ABC">ROMEntry431</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 431</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0E95B1464653A67F">ROMEntry432</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 432</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_869DDEBD6475192D">ROMEntry433</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 433</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9B1A402000B30669">ROMEntry434</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 434</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_74FEED67FBB79F2C">ROMEntry435</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 435</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1B5866D20A6838A2">ROMEntry436</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 436</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_96D030CBC97C9D9F">ROMEntry437</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 437</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_59E0E71F2E763584">ROMEntry438</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 438</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CAD1B4651E127BB7">ROMEntry439</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 439</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A5991744FF4486B7">ROMEntry440</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 440</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_50EBE5758FC89170">ROMEntry441</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 441</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_37153EEA15931205">ROMEntry442</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 442</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_09FD7B32CB47F79A">ROMEntry443</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 443</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A557A3B1389EF172">ROMEntry444</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 444</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BF888EE5C21476B2">ROMEntry445</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 445</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_093AB4CBFDD15562">ROMEntry446</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 446</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C9DC6F30E094E568">ROMEntry447</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 447</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000700</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4911F0B66AA19F4A">ROMEntry448</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 448</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000704</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7B1F17CCFD99A4D5">ROMEntry449</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 449</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000708</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_68AA8DC2452F13AE">ROMEntry450</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 450</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000070c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_13A321B297E2CB7E">ROMEntry451</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 451</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000710</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BAC7E63CC3077797">ROMEntry452</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 452</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000714</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CA356EB5E093F946">ROMEntry453</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 453</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000718</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_16CFFB203221E855">ROMEntry454</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 454</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000071c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1CAD6A480EA0F957">ROMEntry455</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 455</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000720</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_96EAE97A8E286BC7">ROMEntry456</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 456</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000724</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6CD2B591ACBB7005">ROMEntry457</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 457</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000728</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CFFE021545DAFEAC">ROMEntry458</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 458</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000072c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2AB35A02561E4D87">ROMEntry459</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 459</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000730</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_86A7DB08BF77BC78">ROMEntry460</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 460</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000734</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_49E8103FB6B44F93">ROMEntry461</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 461</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000738</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8A6C1932F2258E44">ROMEntry462</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 462</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000073c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B71B7581B3B3EE65">ROMEntry463</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 463</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000740</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_87FD7F3349001444">ROMEntry464</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 464</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000744</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_818246D451B4FA36">ROMEntry465</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 465</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000748</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_922C8847BC00FAD4">ROMEntry466</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 466</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000074c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3A78FE3828462741">ROMEntry467</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 467</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000750</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B9ED58A64982A2FC">ROMEntry468</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 468</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000754</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DD9C25E4104A601C">ROMEntry469</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 469</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000758</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2F473A326F532715">ROMEntry470</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 470</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000075c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BC2B2B0AE10039CC">ROMEntry471</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 471</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000760</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_908B8E283CA67FA5">ROMEntry472</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 472</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000764</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6AABF3C263334011">ROMEntry473</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 473</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000768</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_53CA88E8481B0899">ROMEntry474</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 474</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000076c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2A717147B06E7ACA">ROMEntry475</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 475</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000770</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0DC0D0F9B62FE522">ROMEntry476</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 476</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000774</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_08801B42D06E2176">ROMEntry477</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 477</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000778</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4E059D806B6FD3DE">ROMEntry478</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 478</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000077c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_90794776C0CF5A82">ROMEntry479</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 479</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000780</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4B41E819B7A4D7BA">ROMEntry480</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 480</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000784</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EA8B24E2CBB5F43D">ROMEntry481</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 481</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000788</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4ACFEDE77C487298">ROMEntry482</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 482</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000078c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AEC44AE3456E9F1A">ROMEntry483</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 483</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000790</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9356EF5A5D878FB4">ROMEntry484</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 484</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000794</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4EAB2EE7D0286FFB">ROMEntry485</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 485</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000798</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E598A799F72C5CAA">ROMEntry486</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 486</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000079c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_20EEB1276774994E">ROMEntry487</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 487</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8544691D13F65E2C">ROMEntry488</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 488</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_80CCD7950CAACF55">ROMEntry489</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 489</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6495FBAD58015DFC">ROMEntry490</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 490</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_26561DDDF38B7DDD">ROMEntry491</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 491</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4F1F35DFD6C04233">ROMEntry492</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 492</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8747E455A8B166D2">ROMEntry493</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 493</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C97AC6FC8BB432F3">ROMEntry494</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 494</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D5AE0E2A0A497053">ROMEntry495</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 495</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B0602B51509396B3">ROMEntry496</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 496</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BE7F538E8E634BC7">ROMEntry497</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 497</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_24F89ABBE7C12E0F">ROMEntry498</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 498</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4A398E4B26B1A929">ROMEntry499</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 499</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A037EE736BFDE6FB">ROMEntry500</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 500</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_57CE93DA8D0A832A">ROMEntry501</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 501</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B9B7F634114908DF">ROMEntry502</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 502</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_56CDDEE768B0530F">ROMEntry503</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 503</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_21E99B11ACAA1A84">ROMEntry504</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 504</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_22BA324732A96B00">ROMEntry505</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 505</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B4AC17414B68D8C2">ROMEntry506</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 506</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D1E5F85D35D5419E">ROMEntry507</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 507</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CC2A1EE524C0F00A">ROMEntry508</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 508</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6687F89DEC6A49D1">ROMEntry509</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 509</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B73FAB5DB264189F">ROMEntry510</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 510</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2B0A0CD61BAE1769">ROMEntry511</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 511</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000800</td>
        <td class="unboxed addr">0x00000fb7</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fb8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3124F465FBE9EF53">AUTHSTATUS</a>  </b></td>
        <td class="unboxed sdescmap">Authentication Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fbc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_401F5F4C247DD9BA">DEVARCH</a>  </b></td>
        <td class="unboxed sdescmap">Device Architecture Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000fc0</td>
        <td class="unboxed addr">0x00000fc7</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fc8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F4F4685F1A43DC3C">DEVID</a>  </b></td>
        <td class="unboxed sdescmap">Device Configuration Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000fcc</td>
        <td class="unboxed addr">0x00000fcf</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fd0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3F691EBD43E6F529">PIDR4</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 4</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fd4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B08F75BA43F8F10C">PIDR5</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 5</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fd8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CA5CB32C590114BB">PIDR6</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 6</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fdc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ECCAC595EDE0F612">PIDR7</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 7</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fe0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_49C4BCE57E5F9D07">PIDR0</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fe4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_555BA67F53E4B885">PIDR1</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fe8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0D039457C3C114C4">PIDR2</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A6FF7ACF423D83BC">PIDR3</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ff0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_63534C250E545C0C">CIDR0</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ff4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_162AC8B807603DFC">CIDR1</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ff8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3EFDC6E4F7B1B37B">CIDR2</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ffc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AD89DD1038E7B60A">CIDR3</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 3</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/vexa/vexarraycs16_31/apbrom/APB4_Slave_0_MM</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_F5DA5EDC367BF561" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) ROMEntry0</span><br/>
      <span class="sdescdet">ROM Entries register 0</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780000</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00010003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00010;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_381FFA8033D7567D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) ROMEntry1</span><br/>
      <span class="sdescdet">ROM Entries register 1</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780004</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00020003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00020;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D09CE578DBAD314E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) ROMEntry2</span><br/>
      <span class="sdescdet">ROM Entries register 2</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780008</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00040003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00040;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8B3942B4A677C9B3" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000000c</span> Register(32 bit) ROMEntry3</span><br/>
      <span class="sdescdet">ROM Entries register 3</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78000c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00050003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00050;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A4BDDDB1C54F624F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(32 bit) ROMEntry4</span><br/>
      <span class="sdescdet">ROM Entries register 4</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780010</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00060003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00060;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B474F3E4A54A5B54" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000014</span> Register(32 bit) ROMEntry5</span><br/>
      <span class="sdescdet">ROM Entries register 5</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780014</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00070003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00070;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_557B96B0A35C060A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000018</span> Register(32 bit) ROMEntry6</span><br/>
      <span class="sdescdet">ROM Entries register 6</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780018</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F4BCDC3470E40149" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000001c</span> Register(32 bit) ROMEntry7</span><br/>
      <span class="sdescdet">ROM Entries register 7</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78001c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F9F1470DCA06E005" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000020</span> Register(32 bit) ROMEntry8</span><br/>
      <span class="sdescdet">ROM Entries register 8</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780020</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3CE1C9D448C29669" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000024</span> Register(32 bit) ROMEntry9</span><br/>
      <span class="sdescdet">ROM Entries register 9</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780024</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ABB70EBE6A7525A1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000028</span> Register(32 bit) ROMEntry10</span><br/>
      <span class="sdescdet">ROM Entries register 10</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780028</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0BCB2D44C64EF669" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000002c</span> Register(32 bit) ROMEntry11</span><br/>
      <span class="sdescdet">ROM Entries register 11</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78002c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3F81A1BFA2A97C59" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000030</span> Register(32 bit) ROMEntry12</span><br/>
      <span class="sdescdet">ROM Entries register 12</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780030</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1F9B78B3AE6E2782" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000034</span> Register(32 bit) ROMEntry13</span><br/>
      <span class="sdescdet">ROM Entries register 13</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780034</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_65F8E4D168EC530D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000038</span> Register(32 bit) ROMEntry14</span><br/>
      <span class="sdescdet">ROM Entries register 14</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780038</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D6AFFF556AD81E10" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000003c</span> Register(32 bit) ROMEntry15</span><br/>
      <span class="sdescdet">ROM Entries register 15</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78003c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7947FC0143489AC0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000040</span> Register(32 bit) ROMEntry16</span><br/>
      <span class="sdescdet">ROM Entries register 16</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780040</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_050F382524AEFC7D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000044</span> Register(32 bit) ROMEntry17</span><br/>
      <span class="sdescdet">ROM Entries register 17</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780044</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B492F5D09FC57D91" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000048</span> Register(32 bit) ROMEntry18</span><br/>
      <span class="sdescdet">ROM Entries register 18</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780048</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E6A558B9BA0D220E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000004c</span> Register(32 bit) ROMEntry19</span><br/>
      <span class="sdescdet">ROM Entries register 19</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78004c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C430FE8B2F7A0597" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000050</span> Register(32 bit) ROMEntry20</span><br/>
      <span class="sdescdet">ROM Entries register 20</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780050</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_626BD0A4DAE2D624" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000054</span> Register(32 bit) ROMEntry21</span><br/>
      <span class="sdescdet">ROM Entries register 21</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780054</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1B1245E878BB83EA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000058</span> Register(32 bit) ROMEntry22</span><br/>
      <span class="sdescdet">ROM Entries register 22</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780058</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_51E88D213EAAD708" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000005c</span> Register(32 bit) ROMEntry23</span><br/>
      <span class="sdescdet">ROM Entries register 23</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78005c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D1AEFA4E1B1813E6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000060</span> Register(32 bit) ROMEntry24</span><br/>
      <span class="sdescdet">ROM Entries register 24</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780060</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C8CF57B015CA31ED" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000064</span> Register(32 bit) ROMEntry25</span><br/>
      <span class="sdescdet">ROM Entries register 25</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780064</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0B0404E4C5AD5DA4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000068</span> Register(32 bit) ROMEntry26</span><br/>
      <span class="sdescdet">ROM Entries register 26</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780068</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BBC2A767F1A0AD07" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000006c</span> Register(32 bit) ROMEntry27</span><br/>
      <span class="sdescdet">ROM Entries register 27</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78006c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E32D293A587749CC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000070</span> Register(32 bit) ROMEntry28</span><br/>
      <span class="sdescdet">ROM Entries register 28</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780070</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_847F543C5D65264F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000074</span> Register(32 bit) ROMEntry29</span><br/>
      <span class="sdescdet">ROM Entries register 29</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780074</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_411497CD5440DE1B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000078</span> Register(32 bit) ROMEntry30</span><br/>
      <span class="sdescdet">ROM Entries register 30</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780078</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7975F64FE646D851" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000007c</span> Register(32 bit) ROMEntry31</span><br/>
      <span class="sdescdet">ROM Entries register 31</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78007c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1EC44447388264A8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000080</span> Register(32 bit) ROMEntry32</span><br/>
      <span class="sdescdet">ROM Entries register 32</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780080</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DAC750266050F518" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000084</span> Register(32 bit) ROMEntry33</span><br/>
      <span class="sdescdet">ROM Entries register 33</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780084</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ED17B1A9649AD872" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000088</span> Register(32 bit) ROMEntry34</span><br/>
      <span class="sdescdet">ROM Entries register 34</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780088</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FF5154590ECB5581" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000008c</span> Register(32 bit) ROMEntry35</span><br/>
      <span class="sdescdet">ROM Entries register 35</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78008c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1A7C0A13A7C6DB36" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000090</span> Register(32 bit) ROMEntry36</span><br/>
      <span class="sdescdet">ROM Entries register 36</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780090</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B1167C0D71ECC08A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000094</span> Register(32 bit) ROMEntry37</span><br/>
      <span class="sdescdet">ROM Entries register 37</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780094</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4BCB2BE68DA787F8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000098</span> Register(32 bit) ROMEntry38</span><br/>
      <span class="sdescdet">ROM Entries register 38</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780098</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7B32B2B3C7210E1A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000009c</span> Register(32 bit) ROMEntry39</span><br/>
      <span class="sdescdet">ROM Entries register 39</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78009c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_75A0E0A37762FC06" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a0</span> Register(32 bit) ROMEntry40</span><br/>
      <span class="sdescdet">ROM Entries register 40</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B83258F76251550D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a4</span> Register(32 bit) ROMEntry41</span><br/>
      <span class="sdescdet">ROM Entries register 41</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8A949DFDEB0F8461" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a8</span> Register(32 bit) ROMEntry42</span><br/>
      <span class="sdescdet">ROM Entries register 42</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A2D7413FBE50A52A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ac</span> Register(32 bit) ROMEntry43</span><br/>
      <span class="sdescdet">ROM Entries register 43</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8B384AA707008B90" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b0</span> Register(32 bit) ROMEntry44</span><br/>
      <span class="sdescdet">ROM Entries register 44</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DFE856C8178E1B7C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b4</span> Register(32 bit) ROMEntry45</span><br/>
      <span class="sdescdet">ROM Entries register 45</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1BB4AEF31B7DC5C0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b8</span> Register(32 bit) ROMEntry46</span><br/>
      <span class="sdescdet">ROM Entries register 46</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F53BCFB8022DB3CA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000bc</span> Register(32 bit) ROMEntry47</span><br/>
      <span class="sdescdet">ROM Entries register 47</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B76B4772ABCD2E87" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c0</span> Register(32 bit) ROMEntry48</span><br/>
      <span class="sdescdet">ROM Entries register 48</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A5C0BDA12E4EBD8A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c4</span> Register(32 bit) ROMEntry49</span><br/>
      <span class="sdescdet">ROM Entries register 49</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4F172421849DB32F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c8</span> Register(32 bit) ROMEntry50</span><br/>
      <span class="sdescdet">ROM Entries register 50</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7F4F21D7BD8933DF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000cc</span> Register(32 bit) ROMEntry51</span><br/>
      <span class="sdescdet">ROM Entries register 51</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_43C3EFB66F6AFDEB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d0</span> Register(32 bit) ROMEntry52</span><br/>
      <span class="sdescdet">ROM Entries register 52</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A64073F127C7DCBB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d4</span> Register(32 bit) ROMEntry53</span><br/>
      <span class="sdescdet">ROM Entries register 53</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2651D44620E3F252" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d8</span> Register(32 bit) ROMEntry54</span><br/>
      <span class="sdescdet">ROM Entries register 54</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_52BC2B5A9D39D2A3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000dc</span> Register(32 bit) ROMEntry55</span><br/>
      <span class="sdescdet">ROM Entries register 55</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E012796485F240F5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e0</span> Register(32 bit) ROMEntry56</span><br/>
      <span class="sdescdet">ROM Entries register 56</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C7CDCED82F577CBB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e4</span> Register(32 bit) ROMEntry57</span><br/>
      <span class="sdescdet">ROM Entries register 57</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CA2CECF8C21F1AF0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e8</span> Register(32 bit) ROMEntry58</span><br/>
      <span class="sdescdet">ROM Entries register 58</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DE6398CEF211B8F6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ec</span> Register(32 bit) ROMEntry59</span><br/>
      <span class="sdescdet">ROM Entries register 59</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8FA085D73FC4543F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f0</span> Register(32 bit) ROMEntry60</span><br/>
      <span class="sdescdet">ROM Entries register 60</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F19D8C77F9C49006" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f4</span> Register(32 bit) ROMEntry61</span><br/>
      <span class="sdescdet">ROM Entries register 61</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0BBBFE50393DB879" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f8</span> Register(32 bit) ROMEntry62</span><br/>
      <span class="sdescdet">ROM Entries register 62</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_43D513F7C68B750F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000fc</span> Register(32 bit) ROMEntry63</span><br/>
      <span class="sdescdet">ROM Entries register 63</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7800fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_043F4094E5BDB082" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000100</span> Register(32 bit) ROMEntry64</span><br/>
      <span class="sdescdet">ROM Entries register 64</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780100</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_77D4F216CE5E78F5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000104</span> Register(32 bit) ROMEntry65</span><br/>
      <span class="sdescdet">ROM Entries register 65</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780104</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_64972B854630C88A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000108</span> Register(32 bit) ROMEntry66</span><br/>
      <span class="sdescdet">ROM Entries register 66</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780108</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3108435038D4BA3A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000010c</span> Register(32 bit) ROMEntry67</span><br/>
      <span class="sdescdet">ROM Entries register 67</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78010c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C9A0C6F440E5D525" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000110</span> Register(32 bit) ROMEntry68</span><br/>
      <span class="sdescdet">ROM Entries register 68</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780110</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_847D1DF178627259" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000114</span> Register(32 bit) ROMEntry69</span><br/>
      <span class="sdescdet">ROM Entries register 69</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780114</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D6734EC46DEFF774" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000118</span> Register(32 bit) ROMEntry70</span><br/>
      <span class="sdescdet">ROM Entries register 70</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780118</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_301D070BAFE363E9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000011c</span> Register(32 bit) ROMEntry71</span><br/>
      <span class="sdescdet">ROM Entries register 71</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78011c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8B074969BDEE0306" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000120</span> Register(32 bit) ROMEntry72</span><br/>
      <span class="sdescdet">ROM Entries register 72</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780120</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_55B7D1E6DA4F14CF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000124</span> Register(32 bit) ROMEntry73</span><br/>
      <span class="sdescdet">ROM Entries register 73</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780124</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2E9103176CC5D62B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000128</span> Register(32 bit) ROMEntry74</span><br/>
      <span class="sdescdet">ROM Entries register 74</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780128</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5A61C8B66776542D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000012c</span> Register(32 bit) ROMEntry75</span><br/>
      <span class="sdescdet">ROM Entries register 75</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78012c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_196F5410E99615E0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000130</span> Register(32 bit) ROMEntry76</span><br/>
      <span class="sdescdet">ROM Entries register 76</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780130</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A1BBC1617014D7DE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000134</span> Register(32 bit) ROMEntry77</span><br/>
      <span class="sdescdet">ROM Entries register 77</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780134</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_27488344481ECA39" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000138</span> Register(32 bit) ROMEntry78</span><br/>
      <span class="sdescdet">ROM Entries register 78</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780138</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A57E6CF861A1ABA6" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000013c</span> Register(32 bit) ROMEntry79</span><br/>
      <span class="sdescdet">ROM Entries register 79</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78013c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5B4718B97F783CDD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000140</span> Register(32 bit) ROMEntry80</span><br/>
      <span class="sdescdet">ROM Entries register 80</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780140</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2CFAE34D9CD04E3C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000144</span> Register(32 bit) ROMEntry81</span><br/>
      <span class="sdescdet">ROM Entries register 81</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780144</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D8F64E0626DCFE2B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000148</span> Register(32 bit) ROMEntry82</span><br/>
      <span class="sdescdet">ROM Entries register 82</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780148</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4C0E607EBF9B7402" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000014c</span> Register(32 bit) ROMEntry83</span><br/>
      <span class="sdescdet">ROM Entries register 83</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78014c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AA6A28DCDBF44EF7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000150</span> Register(32 bit) ROMEntry84</span><br/>
      <span class="sdescdet">ROM Entries register 84</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780150</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_06FBDDF1CA848451" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000154</span> Register(32 bit) ROMEntry85</span><br/>
      <span class="sdescdet">ROM Entries register 85</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780154</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1A73CED90461DAC7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000158</span> Register(32 bit) ROMEntry86</span><br/>
      <span class="sdescdet">ROM Entries register 86</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780158</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D98B2100326FC8E9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000015c</span> Register(32 bit) ROMEntry87</span><br/>
      <span class="sdescdet">ROM Entries register 87</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78015c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0BF19DE966DEEF2B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000160</span> Register(32 bit) ROMEntry88</span><br/>
      <span class="sdescdet">ROM Entries register 88</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780160</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A54C24218D2E131E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000164</span> Register(32 bit) ROMEntry89</span><br/>
      <span class="sdescdet">ROM Entries register 89</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780164</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B3586CF7BFB21D9C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000168</span> Register(32 bit) ROMEntry90</span><br/>
      <span class="sdescdet">ROM Entries register 90</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780168</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8849496C30429CA4" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000016c</span> Register(32 bit) ROMEntry91</span><br/>
      <span class="sdescdet">ROM Entries register 91</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78016c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0BD62B721DC87EF3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000170</span> Register(32 bit) ROMEntry92</span><br/>
      <span class="sdescdet">ROM Entries register 92</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780170</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_10C48B47DD8CC30A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000174</span> Register(32 bit) ROMEntry93</span><br/>
      <span class="sdescdet">ROM Entries register 93</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780174</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3F794694D646C7DD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000178</span> Register(32 bit) ROMEntry94</span><br/>
      <span class="sdescdet">ROM Entries register 94</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780178</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B686B12A67B1E06A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000017c</span> Register(32 bit) ROMEntry95</span><br/>
      <span class="sdescdet">ROM Entries register 95</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78017c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_79B13433F4C79285" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000180</span> Register(32 bit) ROMEntry96</span><br/>
      <span class="sdescdet">ROM Entries register 96</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780180</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0F03B893CA5A66C1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000184</span> Register(32 bit) ROMEntry97</span><br/>
      <span class="sdescdet">ROM Entries register 97</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780184</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7A86AB85C0B7343D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000188</span> Register(32 bit) ROMEntry98</span><br/>
      <span class="sdescdet">ROM Entries register 98</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780188</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_536B1D47D18E5E65" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000018c</span> Register(32 bit) ROMEntry99</span><br/>
      <span class="sdescdet">ROM Entries register 99</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78018c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5E77388B786A3C8B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000190</span> Register(32 bit) ROMEntry100</span><br/>
      <span class="sdescdet">ROM Entries register 100</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780190</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_20CC7030949A70D8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000194</span> Register(32 bit) ROMEntry101</span><br/>
      <span class="sdescdet">ROM Entries register 101</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780194</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2B49DB67DADC4C3A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000198</span> Register(32 bit) ROMEntry102</span><br/>
      <span class="sdescdet">ROM Entries register 102</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780198</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EAD7E69D6886A529" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000019c</span> Register(32 bit) ROMEntry103</span><br/>
      <span class="sdescdet">ROM Entries register 103</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78019c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EFE201A9BAFE72A4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a0</span> Register(32 bit) ROMEntry104</span><br/>
      <span class="sdescdet">ROM Entries register 104</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AE9B19616FE0C5D4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a4</span> Register(32 bit) ROMEntry105</span><br/>
      <span class="sdescdet">ROM Entries register 105</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A54C5B0E84757734" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a8</span> Register(32 bit) ROMEntry106</span><br/>
      <span class="sdescdet">ROM Entries register 106</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AD1E3C632F32D1C8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001ac</span> Register(32 bit) ROMEntry107</span><br/>
      <span class="sdescdet">ROM Entries register 107</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AB26F082BADC6CAE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b0</span> Register(32 bit) ROMEntry108</span><br/>
      <span class="sdescdet">ROM Entries register 108</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E1146CA989F48365" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b4</span> Register(32 bit) ROMEntry109</span><br/>
      <span class="sdescdet">ROM Entries register 109</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B86C7E6824AC0B3C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b8</span> Register(32 bit) ROMEntry110</span><br/>
      <span class="sdescdet">ROM Entries register 110</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_61372842D5C7033F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001bc</span> Register(32 bit) ROMEntry111</span><br/>
      <span class="sdescdet">ROM Entries register 111</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6B1E97E14FFC6467" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c0</span> Register(32 bit) ROMEntry112</span><br/>
      <span class="sdescdet">ROM Entries register 112</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DAE7722170002EA1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c4</span> Register(32 bit) ROMEntry113</span><br/>
      <span class="sdescdet">ROM Entries register 113</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_898589075554BF25" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c8</span> Register(32 bit) ROMEntry114</span><br/>
      <span class="sdescdet">ROM Entries register 114</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7502E23F4FFE9BD9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001cc</span> Register(32 bit) ROMEntry115</span><br/>
      <span class="sdescdet">ROM Entries register 115</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_565DAA238F0869F9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001d0</span> Register(32 bit) ROMEntry116</span><br/>
      <span class="sdescdet">ROM Entries register 116</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0421FE7DAD3943FD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001d4</span> Register(32 bit) ROMEntry117</span><br/>
      <span class="sdescdet">ROM Entries register 117</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6F03B9B4D63DD115" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001d8</span> Register(32 bit) ROMEntry118</span><br/>
      <span class="sdescdet">ROM Entries register 118</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_08698E37C5B6541B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001dc</span> Register(32 bit) ROMEntry119</span><br/>
      <span class="sdescdet">ROM Entries register 119</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_07DC2B70823DC551" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001e0</span> Register(32 bit) ROMEntry120</span><br/>
      <span class="sdescdet">ROM Entries register 120</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5F2344BC8A7ECA2F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001e4</span> Register(32 bit) ROMEntry121</span><br/>
      <span class="sdescdet">ROM Entries register 121</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AC070000C13B97A8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001e8</span> Register(32 bit) ROMEntry122</span><br/>
      <span class="sdescdet">ROM Entries register 122</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1DCDDEE770485ED0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001ec</span> Register(32 bit) ROMEntry123</span><br/>
      <span class="sdescdet">ROM Entries register 123</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_519521397755EDA7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f0</span> Register(32 bit) ROMEntry124</span><br/>
      <span class="sdescdet">ROM Entries register 124</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_21F7220B9763047E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f4</span> Register(32 bit) ROMEntry125</span><br/>
      <span class="sdescdet">ROM Entries register 125</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D221B4D193B68168" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f8</span> Register(32 bit) ROMEntry126</span><br/>
      <span class="sdescdet">ROM Entries register 126</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_196B2ECBA1F3BCC1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001fc</span> Register(32 bit) ROMEntry127</span><br/>
      <span class="sdescdet">ROM Entries register 127</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7801fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_15B05396CB287EBA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000200</span> Register(32 bit) ROMEntry128</span><br/>
      <span class="sdescdet">ROM Entries register 128</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780200</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B61BEFD74CB629AF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000204</span> Register(32 bit) ROMEntry129</span><br/>
      <span class="sdescdet">ROM Entries register 129</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780204</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_65D0102FEC60160E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000208</span> Register(32 bit) ROMEntry130</span><br/>
      <span class="sdescdet">ROM Entries register 130</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780208</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C0E439005470BB4D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000020c</span> Register(32 bit) ROMEntry131</span><br/>
      <span class="sdescdet">ROM Entries register 131</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78020c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0349124886F1F711" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000210</span> Register(32 bit) ROMEntry132</span><br/>
      <span class="sdescdet">ROM Entries register 132</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780210</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D94758D58F2B6477" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000214</span> Register(32 bit) ROMEntry133</span><br/>
      <span class="sdescdet">ROM Entries register 133</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780214</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A24C2976B338A106" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000218</span> Register(32 bit) ROMEntry134</span><br/>
      <span class="sdescdet">ROM Entries register 134</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780218</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AD748B27DD5E516A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000021c</span> Register(32 bit) ROMEntry135</span><br/>
      <span class="sdescdet">ROM Entries register 135</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78021c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5D31A70D49CB2762" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000220</span> Register(32 bit) ROMEntry136</span><br/>
      <span class="sdescdet">ROM Entries register 136</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780220</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_19A7D21C8EA28FF8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000224</span> Register(32 bit) ROMEntry137</span><br/>
      <span class="sdescdet">ROM Entries register 137</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780224</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8D8C6AF171FD9D2F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000228</span> Register(32 bit) ROMEntry138</span><br/>
      <span class="sdescdet">ROM Entries register 138</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780228</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F867893FC8226640" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000022c</span> Register(32 bit) ROMEntry139</span><br/>
      <span class="sdescdet">ROM Entries register 139</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78022c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5D95B418E53A117F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000230</span> Register(32 bit) ROMEntry140</span><br/>
      <span class="sdescdet">ROM Entries register 140</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780230</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D1A92013DDE3994C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000234</span> Register(32 bit) ROMEntry141</span><br/>
      <span class="sdescdet">ROM Entries register 141</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780234</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7A5C454F84666987" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000238</span> Register(32 bit) ROMEntry142</span><br/>
      <span class="sdescdet">ROM Entries register 142</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780238</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6D82E5FB20E2C7C0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000023c</span> Register(32 bit) ROMEntry143</span><br/>
      <span class="sdescdet">ROM Entries register 143</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78023c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BEB9F647B1EFE8D9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000240</span> Register(32 bit) ROMEntry144</span><br/>
      <span class="sdescdet">ROM Entries register 144</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780240</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_24308862B0A92346" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000244</span> Register(32 bit) ROMEntry145</span><br/>
      <span class="sdescdet">ROM Entries register 145</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780244</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9A589267B89A42A2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000248</span> Register(32 bit) ROMEntry146</span><br/>
      <span class="sdescdet">ROM Entries register 146</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780248</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A1B524E9302ABFE8" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000024c</span> Register(32 bit) ROMEntry147</span><br/>
      <span class="sdescdet">ROM Entries register 147</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78024c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1A424ABB91CE1981" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000250</span> Register(32 bit) ROMEntry148</span><br/>
      <span class="sdescdet">ROM Entries register 148</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780250</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4F7D5BD9A95675D3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000254</span> Register(32 bit) ROMEntry149</span><br/>
      <span class="sdescdet">ROM Entries register 149</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780254</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3005FE3522660FC1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000258</span> Register(32 bit) ROMEntry150</span><br/>
      <span class="sdescdet">ROM Entries register 150</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780258</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3509533F6944BB80" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000025c</span> Register(32 bit) ROMEntry151</span><br/>
      <span class="sdescdet">ROM Entries register 151</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78025c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_98E472A857288200" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000260</span> Register(32 bit) ROMEntry152</span><br/>
      <span class="sdescdet">ROM Entries register 152</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780260</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DA5F5EE69B032503" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000264</span> Register(32 bit) ROMEntry153</span><br/>
      <span class="sdescdet">ROM Entries register 153</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780264</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_70C7B9218845EB09" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000268</span> Register(32 bit) ROMEntry154</span><br/>
      <span class="sdescdet">ROM Entries register 154</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780268</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1CDE479C0E20ABD1" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000026c</span> Register(32 bit) ROMEntry155</span><br/>
      <span class="sdescdet">ROM Entries register 155</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78026c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_20AFE6A7F29742C3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000270</span> Register(32 bit) ROMEntry156</span><br/>
      <span class="sdescdet">ROM Entries register 156</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780270</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_50EDE03C1130EDEA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000274</span> Register(32 bit) ROMEntry157</span><br/>
      <span class="sdescdet">ROM Entries register 157</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780274</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EC2CC8BAAAC8D759" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000278</span> Register(32 bit) ROMEntry158</span><br/>
      <span class="sdescdet">ROM Entries register 158</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780278</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_86A2EDF4EC8B9286" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000027c</span> Register(32 bit) ROMEntry159</span><br/>
      <span class="sdescdet">ROM Entries register 159</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78027c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ECF3E1B4DC23B231" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000280</span> Register(32 bit) ROMEntry160</span><br/>
      <span class="sdescdet">ROM Entries register 160</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780280</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F9009D5E290F5DA5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000284</span> Register(32 bit) ROMEntry161</span><br/>
      <span class="sdescdet">ROM Entries register 161</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780284</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9AB22DF3A30D80DD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000288</span> Register(32 bit) ROMEntry162</span><br/>
      <span class="sdescdet">ROM Entries register 162</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780288</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D306D6BC532E6010" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000028c</span> Register(32 bit) ROMEntry163</span><br/>
      <span class="sdescdet">ROM Entries register 163</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78028c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_104CE9B3A0DD23EA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000290</span> Register(32 bit) ROMEntry164</span><br/>
      <span class="sdescdet">ROM Entries register 164</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780290</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9685C221976F038D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000294</span> Register(32 bit) ROMEntry165</span><br/>
      <span class="sdescdet">ROM Entries register 165</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780294</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_40189E988AF2D895" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000298</span> Register(32 bit) ROMEntry166</span><br/>
      <span class="sdescdet">ROM Entries register 166</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780298</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E19B9B4338308C81" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000029c</span> Register(32 bit) ROMEntry167</span><br/>
      <span class="sdescdet">ROM Entries register 167</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78029c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_750DA97D3AE1534E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a0</span> Register(32 bit) ROMEntry168</span><br/>
      <span class="sdescdet">ROM Entries register 168</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5A72C8E9C837D644" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a4</span> Register(32 bit) ROMEntry169</span><br/>
      <span class="sdescdet">ROM Entries register 169</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7051BAA9B4B9D90B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a8</span> Register(32 bit) ROMEntry170</span><br/>
      <span class="sdescdet">ROM Entries register 170</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E4592C28B1709ED3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002ac</span> Register(32 bit) ROMEntry171</span><br/>
      <span class="sdescdet">ROM Entries register 171</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B56759CD0711EF79" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b0</span> Register(32 bit) ROMEntry172</span><br/>
      <span class="sdescdet">ROM Entries register 172</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_125EA13A9439BA0A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b4</span> Register(32 bit) ROMEntry173</span><br/>
      <span class="sdescdet">ROM Entries register 173</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_81EF0B7C49D4A15A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b8</span> Register(32 bit) ROMEntry174</span><br/>
      <span class="sdescdet">ROM Entries register 174</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9B111A3B7D2F1ED4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002bc</span> Register(32 bit) ROMEntry175</span><br/>
      <span class="sdescdet">ROM Entries register 175</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_67A4BBFB25629E53" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c0</span> Register(32 bit) ROMEntry176</span><br/>
      <span class="sdescdet">ROM Entries register 176</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C92D0B1691AAC71D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c4</span> Register(32 bit) ROMEntry177</span><br/>
      <span class="sdescdet">ROM Entries register 177</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_41622D30BE424965" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c8</span> Register(32 bit) ROMEntry178</span><br/>
      <span class="sdescdet">ROM Entries register 178</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_596C8FB3CC7FB3FD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002cc</span> Register(32 bit) ROMEntry179</span><br/>
      <span class="sdescdet">ROM Entries register 179</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_63A345F432C3B322" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d0</span> Register(32 bit) ROMEntry180</span><br/>
      <span class="sdescdet">ROM Entries register 180</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0903DA3D30B5D057" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d4</span> Register(32 bit) ROMEntry181</span><br/>
      <span class="sdescdet">ROM Entries register 181</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_81AD978F4C540789" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d8</span> Register(32 bit) ROMEntry182</span><br/>
      <span class="sdescdet">ROM Entries register 182</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A50514A45E6EA58E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002dc</span> Register(32 bit) ROMEntry183</span><br/>
      <span class="sdescdet">ROM Entries register 183</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2DB32404066684B8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e0</span> Register(32 bit) ROMEntry184</span><br/>
      <span class="sdescdet">ROM Entries register 184</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E4D3B9B6BAFD644D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e4</span> Register(32 bit) ROMEntry185</span><br/>
      <span class="sdescdet">ROM Entries register 185</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0EA1B68721CAEC99" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e8</span> Register(32 bit) ROMEntry186</span><br/>
      <span class="sdescdet">ROM Entries register 186</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1B35C4CF50C8E941" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002ec</span> Register(32 bit) ROMEntry187</span><br/>
      <span class="sdescdet">ROM Entries register 187</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F70F8ADA3873E87E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002f0</span> Register(32 bit) ROMEntry188</span><br/>
      <span class="sdescdet">ROM Entries register 188</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9DEE45C491206DDA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002f4</span> Register(32 bit) ROMEntry189</span><br/>
      <span class="sdescdet">ROM Entries register 189</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_34E3DC3D9B6D224F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002f8</span> Register(32 bit) ROMEntry190</span><br/>
      <span class="sdescdet">ROM Entries register 190</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B71661FA46506E0C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002fc</span> Register(32 bit) ROMEntry191</span><br/>
      <span class="sdescdet">ROM Entries register 191</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7802fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D5162BB10AC59133" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000300</span> Register(32 bit) ROMEntry192</span><br/>
      <span class="sdescdet">ROM Entries register 192</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780300</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F9030F14B9242C36" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000304</span> Register(32 bit) ROMEntry193</span><br/>
      <span class="sdescdet">ROM Entries register 193</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780304</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D0442607393D1D89" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000308</span> Register(32 bit) ROMEntry194</span><br/>
      <span class="sdescdet">ROM Entries register 194</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780308</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6B555931874FA2AD" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000030c</span> Register(32 bit) ROMEntry195</span><br/>
      <span class="sdescdet">ROM Entries register 195</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78030c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1839883FCC1664A2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000310</span> Register(32 bit) ROMEntry196</span><br/>
      <span class="sdescdet">ROM Entries register 196</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780310</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AD1C51BC4F62175C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000314</span> Register(32 bit) ROMEntry197</span><br/>
      <span class="sdescdet">ROM Entries register 197</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780314</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E4B3389F4B37412D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000318</span> Register(32 bit) ROMEntry198</span><br/>
      <span class="sdescdet">ROM Entries register 198</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780318</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4F758551C4625C5A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000031c</span> Register(32 bit) ROMEntry199</span><br/>
      <span class="sdescdet">ROM Entries register 199</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78031c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BD3F51FDA2294B6F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000320</span> Register(32 bit) ROMEntry200</span><br/>
      <span class="sdescdet">ROM Entries register 200</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780320</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_10670CBCF30A5781" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000324</span> Register(32 bit) ROMEntry201</span><br/>
      <span class="sdescdet">ROM Entries register 201</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780324</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_70A3BC9BF89998F0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000328</span> Register(32 bit) ROMEntry202</span><br/>
      <span class="sdescdet">ROM Entries register 202</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780328</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CE2ABAE2EA96CB4E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000032c</span> Register(32 bit) ROMEntry203</span><br/>
      <span class="sdescdet">ROM Entries register 203</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78032c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0CC1312B04E3BFD8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000330</span> Register(32 bit) ROMEntry204</span><br/>
      <span class="sdescdet">ROM Entries register 204</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780330</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A622870C53F7244B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000334</span> Register(32 bit) ROMEntry205</span><br/>
      <span class="sdescdet">ROM Entries register 205</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780334</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_35D92C86AD0B8997" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000338</span> Register(32 bit) ROMEntry206</span><br/>
      <span class="sdescdet">ROM Entries register 206</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780338</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_59CE954A4BE1CD49" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000033c</span> Register(32 bit) ROMEntry207</span><br/>
      <span class="sdescdet">ROM Entries register 207</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78033c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_578D54383C1058DA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000340</span> Register(32 bit) ROMEntry208</span><br/>
      <span class="sdescdet">ROM Entries register 208</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780340</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DB57796DAD2E85D1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000344</span> Register(32 bit) ROMEntry209</span><br/>
      <span class="sdescdet">ROM Entries register 209</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780344</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DC70B20988696145" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000348</span> Register(32 bit) ROMEntry210</span><br/>
      <span class="sdescdet">ROM Entries register 210</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780348</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7B7B986F9E18B7CD" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000034c</span> Register(32 bit) ROMEntry211</span><br/>
      <span class="sdescdet">ROM Entries register 211</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78034c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F258CD22460F6881" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000350</span> Register(32 bit) ROMEntry212</span><br/>
      <span class="sdescdet">ROM Entries register 212</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780350</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7BDF8DA123B5D249" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000354</span> Register(32 bit) ROMEntry213</span><br/>
      <span class="sdescdet">ROM Entries register 213</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780354</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7297A41F1EB851BA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000358</span> Register(32 bit) ROMEntry214</span><br/>
      <span class="sdescdet">ROM Entries register 214</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780358</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9A60DC38E4F82FEE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000035c</span> Register(32 bit) ROMEntry215</span><br/>
      <span class="sdescdet">ROM Entries register 215</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78035c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8860A63B2312DCC1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000360</span> Register(32 bit) ROMEntry216</span><br/>
      <span class="sdescdet">ROM Entries register 216</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780360</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3B598478EAFA0DD5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000364</span> Register(32 bit) ROMEntry217</span><br/>
      <span class="sdescdet">ROM Entries register 217</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780364</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3FBD99186D3DABF5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000368</span> Register(32 bit) ROMEntry218</span><br/>
      <span class="sdescdet">ROM Entries register 218</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780368</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6E1C3C20EEAF3154" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000036c</span> Register(32 bit) ROMEntry219</span><br/>
      <span class="sdescdet">ROM Entries register 219</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78036c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0B63170AE674650A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000370</span> Register(32 bit) ROMEntry220</span><br/>
      <span class="sdescdet">ROM Entries register 220</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780370</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D5FA884920E96C62" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000374</span> Register(32 bit) ROMEntry221</span><br/>
      <span class="sdescdet">ROM Entries register 221</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780374</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2C9F8DEB3E9B694F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000378</span> Register(32 bit) ROMEntry222</span><br/>
      <span class="sdescdet">ROM Entries register 222</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780378</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CD88D855CE28F28C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000037c</span> Register(32 bit) ROMEntry223</span><br/>
      <span class="sdescdet">ROM Entries register 223</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78037c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_621C334C89EA5E6E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000380</span> Register(32 bit) ROMEntry224</span><br/>
      <span class="sdescdet">ROM Entries register 224</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780380</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F68503E69C016DA7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000384</span> Register(32 bit) ROMEntry225</span><br/>
      <span class="sdescdet">ROM Entries register 225</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780384</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_638FE700B497893B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000388</span> Register(32 bit) ROMEntry226</span><br/>
      <span class="sdescdet">ROM Entries register 226</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780388</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_82684C6AB6F00D1D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000038c</span> Register(32 bit) ROMEntry227</span><br/>
      <span class="sdescdet">ROM Entries register 227</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78038c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_363FD23C59EC8D8C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000390</span> Register(32 bit) ROMEntry228</span><br/>
      <span class="sdescdet">ROM Entries register 228</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780390</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9F2657DDB3D3276F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000394</span> Register(32 bit) ROMEntry229</span><br/>
      <span class="sdescdet">ROM Entries register 229</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780394</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EDCBF76F75B3C6BE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000398</span> Register(32 bit) ROMEntry230</span><br/>
      <span class="sdescdet">ROM Entries register 230</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780398</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_01BEA82843339305" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000039c</span> Register(32 bit) ROMEntry231</span><br/>
      <span class="sdescdet">ROM Entries register 231</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78039c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4F5D10839AB14E90" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003a0</span> Register(32 bit) ROMEntry232</span><br/>
      <span class="sdescdet">ROM Entries register 232</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8EFD9DB5C51806E8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003a4</span> Register(32 bit) ROMEntry233</span><br/>
      <span class="sdescdet">ROM Entries register 233</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2673A9C8E97F61E0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003a8</span> Register(32 bit) ROMEntry234</span><br/>
      <span class="sdescdet">ROM Entries register 234</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_852B1958FEBB3B98" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003ac</span> Register(32 bit) ROMEntry235</span><br/>
      <span class="sdescdet">ROM Entries register 235</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F2DCDE840ED65717" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003b0</span> Register(32 bit) ROMEntry236</span><br/>
      <span class="sdescdet">ROM Entries register 236</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_343DD9753F99DCFB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003b4</span> Register(32 bit) ROMEntry237</span><br/>
      <span class="sdescdet">ROM Entries register 237</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9031A4098D1A1215" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003b8</span> Register(32 bit) ROMEntry238</span><br/>
      <span class="sdescdet">ROM Entries register 238</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F94E78C03E845E40" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003bc</span> Register(32 bit) ROMEntry239</span><br/>
      <span class="sdescdet">ROM Entries register 239</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E1B81F1254DF8222" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003c0</span> Register(32 bit) ROMEntry240</span><br/>
      <span class="sdescdet">ROM Entries register 240</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B6EEFAE453F90907" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003c4</span> Register(32 bit) ROMEntry241</span><br/>
      <span class="sdescdet">ROM Entries register 241</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6A533E265F3F577C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003c8</span> Register(32 bit) ROMEntry242</span><br/>
      <span class="sdescdet">ROM Entries register 242</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5B420B55459CE4ED" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003cc</span> Register(32 bit) ROMEntry243</span><br/>
      <span class="sdescdet">ROM Entries register 243</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_424AFDF2DB96D17A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003d0</span> Register(32 bit) ROMEntry244</span><br/>
      <span class="sdescdet">ROM Entries register 244</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9D8A30428D634E8C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003d4</span> Register(32 bit) ROMEntry245</span><br/>
      <span class="sdescdet">ROM Entries register 245</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F3AE2E98E44BA83A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003d8</span> Register(32 bit) ROMEntry246</span><br/>
      <span class="sdescdet">ROM Entries register 246</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F8171756F74AED27" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003dc</span> Register(32 bit) ROMEntry247</span><br/>
      <span class="sdescdet">ROM Entries register 247</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EEF6D33D0652C94C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003e0</span> Register(32 bit) ROMEntry248</span><br/>
      <span class="sdescdet">ROM Entries register 248</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BB2C8999F1AC1145" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003e4</span> Register(32 bit) ROMEntry249</span><br/>
      <span class="sdescdet">ROM Entries register 249</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EAE175020F95C814" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003e8</span> Register(32 bit) ROMEntry250</span><br/>
      <span class="sdescdet">ROM Entries register 250</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_615D62A3E81144CA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003ec</span> Register(32 bit) ROMEntry251</span><br/>
      <span class="sdescdet">ROM Entries register 251</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E8AF47E9C03E8B96" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003f0</span> Register(32 bit) ROMEntry252</span><br/>
      <span class="sdescdet">ROM Entries register 252</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_757A45CFC5949F4B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003f4</span> Register(32 bit) ROMEntry253</span><br/>
      <span class="sdescdet">ROM Entries register 253</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1204546FE1994261" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003f8</span> Register(32 bit) ROMEntry254</span><br/>
      <span class="sdescdet">ROM Entries register 254</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_560214BB934F5708" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003fc</span> Register(32 bit) ROMEntry255</span><br/>
      <span class="sdescdet">ROM Entries register 255</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7803fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7E9BC86DA8C68B5E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000400</span> Register(32 bit) ROMEntry256</span><br/>
      <span class="sdescdet">ROM Entries register 256</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780400</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0B8000D73D8E4E38" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000404</span> Register(32 bit) ROMEntry257</span><br/>
      <span class="sdescdet">ROM Entries register 257</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780404</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5EE6FCA35863C2AD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000408</span> Register(32 bit) ROMEntry258</span><br/>
      <span class="sdescdet">ROM Entries register 258</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780408</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C7F53A29FAC13365" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000040c</span> Register(32 bit) ROMEntry259</span><br/>
      <span class="sdescdet">ROM Entries register 259</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78040c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C2244A91F56F5603" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000410</span> Register(32 bit) ROMEntry260</span><br/>
      <span class="sdescdet">ROM Entries register 260</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780410</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BC91955F989D2734" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000414</span> Register(32 bit) ROMEntry261</span><br/>
      <span class="sdescdet">ROM Entries register 261</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780414</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D416723E3E3530DD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000418</span> Register(32 bit) ROMEntry262</span><br/>
      <span class="sdescdet">ROM Entries register 262</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780418</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_83A1D45E6508619C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000041c</span> Register(32 bit) ROMEntry263</span><br/>
      <span class="sdescdet">ROM Entries register 263</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78041c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_068AD23959ADFE47" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000420</span> Register(32 bit) ROMEntry264</span><br/>
      <span class="sdescdet">ROM Entries register 264</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780420</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6CB21BF99921E936" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000424</span> Register(32 bit) ROMEntry265</span><br/>
      <span class="sdescdet">ROM Entries register 265</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780424</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1B5714A1C8E8584F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000428</span> Register(32 bit) ROMEntry266</span><br/>
      <span class="sdescdet">ROM Entries register 266</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780428</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_260F45C4AC126B2F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000042c</span> Register(32 bit) ROMEntry267</span><br/>
      <span class="sdescdet">ROM Entries register 267</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78042c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_223EC6B9E6583E58" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000430</span> Register(32 bit) ROMEntry268</span><br/>
      <span class="sdescdet">ROM Entries register 268</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780430</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_53846DC180503F07" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000434</span> Register(32 bit) ROMEntry269</span><br/>
      <span class="sdescdet">ROM Entries register 269</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780434</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BF6A83578AD1F4BF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000438</span> Register(32 bit) ROMEntry270</span><br/>
      <span class="sdescdet">ROM Entries register 270</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780438</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_302979E3E52EB160" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000043c</span> Register(32 bit) ROMEntry271</span><br/>
      <span class="sdescdet">ROM Entries register 271</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78043c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A25C87EB7863F2BA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000440</span> Register(32 bit) ROMEntry272</span><br/>
      <span class="sdescdet">ROM Entries register 272</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780440</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3F5C640D73815ED6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000444</span> Register(32 bit) ROMEntry273</span><br/>
      <span class="sdescdet">ROM Entries register 273</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780444</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EB404C464C0CD765" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000448</span> Register(32 bit) ROMEntry274</span><br/>
      <span class="sdescdet">ROM Entries register 274</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780448</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6152F3DCE3F3B411" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000044c</span> Register(32 bit) ROMEntry275</span><br/>
      <span class="sdescdet">ROM Entries register 275</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78044c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9D0A3FDC5D12F1C0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000450</span> Register(32 bit) ROMEntry276</span><br/>
      <span class="sdescdet">ROM Entries register 276</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780450</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A195EEECC067794E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000454</span> Register(32 bit) ROMEntry277</span><br/>
      <span class="sdescdet">ROM Entries register 277</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780454</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_807880CB797A4375" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000458</span> Register(32 bit) ROMEntry278</span><br/>
      <span class="sdescdet">ROM Entries register 278</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780458</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AD6CB54B631E02EC" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000045c</span> Register(32 bit) ROMEntry279</span><br/>
      <span class="sdescdet">ROM Entries register 279</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78045c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9465AD514EFF4C5C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000460</span> Register(32 bit) ROMEntry280</span><br/>
      <span class="sdescdet">ROM Entries register 280</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780460</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A9D8FA033A9D88D1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000464</span> Register(32 bit) ROMEntry281</span><br/>
      <span class="sdescdet">ROM Entries register 281</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780464</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_223CB2729FCF6DCD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000468</span> Register(32 bit) ROMEntry282</span><br/>
      <span class="sdescdet">ROM Entries register 282</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780468</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B59D7B1E76043F5E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000046c</span> Register(32 bit) ROMEntry283</span><br/>
      <span class="sdescdet">ROM Entries register 283</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78046c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6470D9537A59421C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000470</span> Register(32 bit) ROMEntry284</span><br/>
      <span class="sdescdet">ROM Entries register 284</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780470</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FBA55B43BD8A60C8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000474</span> Register(32 bit) ROMEntry285</span><br/>
      <span class="sdescdet">ROM Entries register 285</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780474</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A3AEDABFCC93B2D7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000478</span> Register(32 bit) ROMEntry286</span><br/>
      <span class="sdescdet">ROM Entries register 286</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780478</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_61681D96304BF721" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000047c</span> Register(32 bit) ROMEntry287</span><br/>
      <span class="sdescdet">ROM Entries register 287</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78047c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4DEB75A5FE59CDF2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000480</span> Register(32 bit) ROMEntry288</span><br/>
      <span class="sdescdet">ROM Entries register 288</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780480</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_517EA8657EDD0EE7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000484</span> Register(32 bit) ROMEntry289</span><br/>
      <span class="sdescdet">ROM Entries register 289</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780484</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B7FF253A8EBC1A1B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000488</span> Register(32 bit) ROMEntry290</span><br/>
      <span class="sdescdet">ROM Entries register 290</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780488</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F3005A17D6C9BE7D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000048c</span> Register(32 bit) ROMEntry291</span><br/>
      <span class="sdescdet">ROM Entries register 291</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78048c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_050CB939BEE51586" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000490</span> Register(32 bit) ROMEntry292</span><br/>
      <span class="sdescdet">ROM Entries register 292</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780490</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DAF63205ED8FAD11" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000494</span> Register(32 bit) ROMEntry293</span><br/>
      <span class="sdescdet">ROM Entries register 293</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780494</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_732C16EDDA02D98A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000498</span> Register(32 bit) ROMEntry294</span><br/>
      <span class="sdescdet">ROM Entries register 294</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780498</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_01113BEC2ABADA95" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000049c</span> Register(32 bit) ROMEntry295</span><br/>
      <span class="sdescdet">ROM Entries register 295</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78049c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_473D4730A63A1A2E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004a0</span> Register(32 bit) ROMEntry296</span><br/>
      <span class="sdescdet">ROM Entries register 296</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F137CDEBFD1E8677" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004a4</span> Register(32 bit) ROMEntry297</span><br/>
      <span class="sdescdet">ROM Entries register 297</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_588CB9996CE1BDD0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004a8</span> Register(32 bit) ROMEntry298</span><br/>
      <span class="sdescdet">ROM Entries register 298</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9905479CF922300C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004ac</span> Register(32 bit) ROMEntry299</span><br/>
      <span class="sdescdet">ROM Entries register 299</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_809ABCCF44787672" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004b0</span> Register(32 bit) ROMEntry300</span><br/>
      <span class="sdescdet">ROM Entries register 300</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2511FC910E241404" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004b4</span> Register(32 bit) ROMEntry301</span><br/>
      <span class="sdescdet">ROM Entries register 301</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8AE73C3A38A754E2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004b8</span> Register(32 bit) ROMEntry302</span><br/>
      <span class="sdescdet">ROM Entries register 302</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FB263D2D3514571B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004bc</span> Register(32 bit) ROMEntry303</span><br/>
      <span class="sdescdet">ROM Entries register 303</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5013206A56E7C2A8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004c0</span> Register(32 bit) ROMEntry304</span><br/>
      <span class="sdescdet">ROM Entries register 304</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_72EFEB8689B1769D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004c4</span> Register(32 bit) ROMEntry305</span><br/>
      <span class="sdescdet">ROM Entries register 305</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_71CA72DBD5D45384" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004c8</span> Register(32 bit) ROMEntry306</span><br/>
      <span class="sdescdet">ROM Entries register 306</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_97B43BF4C099AB2A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004cc</span> Register(32 bit) ROMEntry307</span><br/>
      <span class="sdescdet">ROM Entries register 307</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F1C938EBAD07F149" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004d0</span> Register(32 bit) ROMEntry308</span><br/>
      <span class="sdescdet">ROM Entries register 308</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_85046F6D590D46E0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004d4</span> Register(32 bit) ROMEntry309</span><br/>
      <span class="sdescdet">ROM Entries register 309</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_278253C95D71445B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004d8</span> Register(32 bit) ROMEntry310</span><br/>
      <span class="sdescdet">ROM Entries register 310</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F0BA5C5DE2101965" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004dc</span> Register(32 bit) ROMEntry311</span><br/>
      <span class="sdescdet">ROM Entries register 311</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EB87BFB2C1A227D0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004e0</span> Register(32 bit) ROMEntry312</span><br/>
      <span class="sdescdet">ROM Entries register 312</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_857FB1CC340ACB81" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004e4</span> Register(32 bit) ROMEntry313</span><br/>
      <span class="sdescdet">ROM Entries register 313</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2A52C3D4F8A09ED0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004e8</span> Register(32 bit) ROMEntry314</span><br/>
      <span class="sdescdet">ROM Entries register 314</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_255876B1A28E58D2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004ec</span> Register(32 bit) ROMEntry315</span><br/>
      <span class="sdescdet">ROM Entries register 315</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A3AE28F3DA7B7A8E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004f0</span> Register(32 bit) ROMEntry316</span><br/>
      <span class="sdescdet">ROM Entries register 316</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2D2409ACC2BF756E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004f4</span> Register(32 bit) ROMEntry317</span><br/>
      <span class="sdescdet">ROM Entries register 317</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_71B14A38FBB82C3D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004f8</span> Register(32 bit) ROMEntry318</span><br/>
      <span class="sdescdet">ROM Entries register 318</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_104622D7AC21B58A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004fc</span> Register(32 bit) ROMEntry319</span><br/>
      <span class="sdescdet">ROM Entries register 319</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7804fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_86EB8B479B800BAE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000500</span> Register(32 bit) ROMEntry320</span><br/>
      <span class="sdescdet">ROM Entries register 320</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780500</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8A370F18955A7B04" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000504</span> Register(32 bit) ROMEntry321</span><br/>
      <span class="sdescdet">ROM Entries register 321</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780504</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1DBFFB1E1012CB09" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000508</span> Register(32 bit) ROMEntry322</span><br/>
      <span class="sdescdet">ROM Entries register 322</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780508</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A35DF55C4D3624B0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000050c</span> Register(32 bit) ROMEntry323</span><br/>
      <span class="sdescdet">ROM Entries register 323</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78050c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_209A7F3D45036BA6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000510</span> Register(32 bit) ROMEntry324</span><br/>
      <span class="sdescdet">ROM Entries register 324</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780510</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3AB120C7B56C8690" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000514</span> Register(32 bit) ROMEntry325</span><br/>
      <span class="sdescdet">ROM Entries register 325</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780514</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4EC96F51A4E680C8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000518</span> Register(32 bit) ROMEntry326</span><br/>
      <span class="sdescdet">ROM Entries register 326</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780518</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CDC4155466B95441" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000051c</span> Register(32 bit) ROMEntry327</span><br/>
      <span class="sdescdet">ROM Entries register 327</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78051c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1C4F92E64FD61F62" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000520</span> Register(32 bit) ROMEntry328</span><br/>
      <span class="sdescdet">ROM Entries register 328</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780520</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8CDCA70FE9DA174A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000524</span> Register(32 bit) ROMEntry329</span><br/>
      <span class="sdescdet">ROM Entries register 329</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780524</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B6583B82E96E1433" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000528</span> Register(32 bit) ROMEntry330</span><br/>
      <span class="sdescdet">ROM Entries register 330</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780528</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F5C141F5A620055F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000052c</span> Register(32 bit) ROMEntry331</span><br/>
      <span class="sdescdet">ROM Entries register 331</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78052c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_43B2E1C14F6F498D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000530</span> Register(32 bit) ROMEntry332</span><br/>
      <span class="sdescdet">ROM Entries register 332</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780530</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4F1F6C2567B8EAF3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000534</span> Register(32 bit) ROMEntry333</span><br/>
      <span class="sdescdet">ROM Entries register 333</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780534</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5287662E5B5EE514" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000538</span> Register(32 bit) ROMEntry334</span><br/>
      <span class="sdescdet">ROM Entries register 334</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780538</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E5DBE83956941B2A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000053c</span> Register(32 bit) ROMEntry335</span><br/>
      <span class="sdescdet">ROM Entries register 335</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78053c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_20A39D77997AB138" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000540</span> Register(32 bit) ROMEntry336</span><br/>
      <span class="sdescdet">ROM Entries register 336</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780540</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_22E787FC4E3D1F01" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000544</span> Register(32 bit) ROMEntry337</span><br/>
      <span class="sdescdet">ROM Entries register 337</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780544</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9AE666E8733C3E5D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000548</span> Register(32 bit) ROMEntry338</span><br/>
      <span class="sdescdet">ROM Entries register 338</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780548</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D0D17C26A55681C5" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000054c</span> Register(32 bit) ROMEntry339</span><br/>
      <span class="sdescdet">ROM Entries register 339</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78054c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1A0567776BFB7B9C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000550</span> Register(32 bit) ROMEntry340</span><br/>
      <span class="sdescdet">ROM Entries register 340</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780550</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C55BD6DD087F4B04" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000554</span> Register(32 bit) ROMEntry341</span><br/>
      <span class="sdescdet">ROM Entries register 341</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780554</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_62F2D6044C2508FF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000558</span> Register(32 bit) ROMEntry342</span><br/>
      <span class="sdescdet">ROM Entries register 342</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780558</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_99DDE86CEE84B43A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000055c</span> Register(32 bit) ROMEntry343</span><br/>
      <span class="sdescdet">ROM Entries register 343</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78055c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EBBC1B6618055906" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000560</span> Register(32 bit) ROMEntry344</span><br/>
      <span class="sdescdet">ROM Entries register 344</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780560</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7FEC917C5B6E7257" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000564</span> Register(32 bit) ROMEntry345</span><br/>
      <span class="sdescdet">ROM Entries register 345</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780564</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F627335F77E0FCCA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000568</span> Register(32 bit) ROMEntry346</span><br/>
      <span class="sdescdet">ROM Entries register 346</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780568</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_19B9F3635AF664D2" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000056c</span> Register(32 bit) ROMEntry347</span><br/>
      <span class="sdescdet">ROM Entries register 347</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78056c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_45647571DD69D1F8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000570</span> Register(32 bit) ROMEntry348</span><br/>
      <span class="sdescdet">ROM Entries register 348</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780570</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7A7AE0F045BA0FC3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000574</span> Register(32 bit) ROMEntry349</span><br/>
      <span class="sdescdet">ROM Entries register 349</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780574</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8B50EA65BAC4754A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000578</span> Register(32 bit) ROMEntry350</span><br/>
      <span class="sdescdet">ROM Entries register 350</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780578</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_43375095B2BB124E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000057c</span> Register(32 bit) ROMEntry351</span><br/>
      <span class="sdescdet">ROM Entries register 351</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78057c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A3012504E393066F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000580</span> Register(32 bit) ROMEntry352</span><br/>
      <span class="sdescdet">ROM Entries register 352</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780580</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F739D3539203C0E2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000584</span> Register(32 bit) ROMEntry353</span><br/>
      <span class="sdescdet">ROM Entries register 353</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780584</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_36CB8F283708B4E8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000588</span> Register(32 bit) ROMEntry354</span><br/>
      <span class="sdescdet">ROM Entries register 354</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780588</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E78B8244722B2BCD" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000058c</span> Register(32 bit) ROMEntry355</span><br/>
      <span class="sdescdet">ROM Entries register 355</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78058c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_12D6B34F94DFDF54" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000590</span> Register(32 bit) ROMEntry356</span><br/>
      <span class="sdescdet">ROM Entries register 356</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780590</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A9A1F6AF3F4F869B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000594</span> Register(32 bit) ROMEntry357</span><br/>
      <span class="sdescdet">ROM Entries register 357</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780594</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_604B4DB1AB39A735" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000598</span> Register(32 bit) ROMEntry358</span><br/>
      <span class="sdescdet">ROM Entries register 358</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780598</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_84CFA2C7ECCCDAEB" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000059c</span> Register(32 bit) ROMEntry359</span><br/>
      <span class="sdescdet">ROM Entries register 359</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78059c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E2D89DADA70C6954" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005a0</span> Register(32 bit) ROMEntry360</span><br/>
      <span class="sdescdet">ROM Entries register 360</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AA2D867DB9679CCC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005a4</span> Register(32 bit) ROMEntry361</span><br/>
      <span class="sdescdet">ROM Entries register 361</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C3480045E12962C6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005a8</span> Register(32 bit) ROMEntry362</span><br/>
      <span class="sdescdet">ROM Entries register 362</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BE3800F4B7BFBF1F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005ac</span> Register(32 bit) ROMEntry363</span><br/>
      <span class="sdescdet">ROM Entries register 363</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5175D259E1BD8908" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005b0</span> Register(32 bit) ROMEntry364</span><br/>
      <span class="sdescdet">ROM Entries register 364</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1BE5B288CC2F8EA8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005b4</span> Register(32 bit) ROMEntry365</span><br/>
      <span class="sdescdet">ROM Entries register 365</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B1281C1B8B75EF8B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005b8</span> Register(32 bit) ROMEntry366</span><br/>
      <span class="sdescdet">ROM Entries register 366</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6AC72AF76CDBBA34" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005bc</span> Register(32 bit) ROMEntry367</span><br/>
      <span class="sdescdet">ROM Entries register 367</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4EC92D1A68B8AB80" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005c0</span> Register(32 bit) ROMEntry368</span><br/>
      <span class="sdescdet">ROM Entries register 368</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A686001E8F7349CE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005c4</span> Register(32 bit) ROMEntry369</span><br/>
      <span class="sdescdet">ROM Entries register 369</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C89D38C9A1B4D09D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005c8</span> Register(32 bit) ROMEntry370</span><br/>
      <span class="sdescdet">ROM Entries register 370</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8A1F9D7661DE6C30" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005cc</span> Register(32 bit) ROMEntry371</span><br/>
      <span class="sdescdet">ROM Entries register 371</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8F2B1EE1B2F28A14" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005d0</span> Register(32 bit) ROMEntry372</span><br/>
      <span class="sdescdet">ROM Entries register 372</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_101F577D2C65F9B7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005d4</span> Register(32 bit) ROMEntry373</span><br/>
      <span class="sdescdet">ROM Entries register 373</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B270D57939147D5C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005d8</span> Register(32 bit) ROMEntry374</span><br/>
      <span class="sdescdet">ROM Entries register 374</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7CBE8090448C43B3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005dc</span> Register(32 bit) ROMEntry375</span><br/>
      <span class="sdescdet">ROM Entries register 375</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8A3773BCB444AE18" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005e0</span> Register(32 bit) ROMEntry376</span><br/>
      <span class="sdescdet">ROM Entries register 376</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FAA412C6D0864E96" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005e4</span> Register(32 bit) ROMEntry377</span><br/>
      <span class="sdescdet">ROM Entries register 377</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FD27072248F717D3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005e8</span> Register(32 bit) ROMEntry378</span><br/>
      <span class="sdescdet">ROM Entries register 378</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D49790D2844F6D43" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005ec</span> Register(32 bit) ROMEntry379</span><br/>
      <span class="sdescdet">ROM Entries register 379</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_50FAA343609C3872" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005f0</span> Register(32 bit) ROMEntry380</span><br/>
      <span class="sdescdet">ROM Entries register 380</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9FF0DD34B9877A1B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005f4</span> Register(32 bit) ROMEntry381</span><br/>
      <span class="sdescdet">ROM Entries register 381</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0A02DD78759108BA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005f8</span> Register(32 bit) ROMEntry382</span><br/>
      <span class="sdescdet">ROM Entries register 382</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BF20B1BD86C1D0E4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005fc</span> Register(32 bit) ROMEntry383</span><br/>
      <span class="sdescdet">ROM Entries register 383</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7805fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_29E199AC24D6423B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000600</span> Register(32 bit) ROMEntry384</span><br/>
      <span class="sdescdet">ROM Entries register 384</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780600</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D6DA9633254E255D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000604</span> Register(32 bit) ROMEntry385</span><br/>
      <span class="sdescdet">ROM Entries register 385</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780604</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7B542D4B7BC67116" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000608</span> Register(32 bit) ROMEntry386</span><br/>
      <span class="sdescdet">ROM Entries register 386</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780608</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_893BBE3396524C3D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000060c</span> Register(32 bit) ROMEntry387</span><br/>
      <span class="sdescdet">ROM Entries register 387</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78060c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9A939497F50DAA19" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000610</span> Register(32 bit) ROMEntry388</span><br/>
      <span class="sdescdet">ROM Entries register 388</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780610</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CC38CCEE85A1A7BE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000614</span> Register(32 bit) ROMEntry389</span><br/>
      <span class="sdescdet">ROM Entries register 389</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780614</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_88D17B6201474523" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000618</span> Register(32 bit) ROMEntry390</span><br/>
      <span class="sdescdet">ROM Entries register 390</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780618</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D091CA54103F36E4" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000061c</span> Register(32 bit) ROMEntry391</span><br/>
      <span class="sdescdet">ROM Entries register 391</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78061c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_635F536D033E397F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000620</span> Register(32 bit) ROMEntry392</span><br/>
      <span class="sdescdet">ROM Entries register 392</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780620</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F050E2126DEFB462" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000624</span> Register(32 bit) ROMEntry393</span><br/>
      <span class="sdescdet">ROM Entries register 393</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780624</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A2291D101D1069D9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000628</span> Register(32 bit) ROMEntry394</span><br/>
      <span class="sdescdet">ROM Entries register 394</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780628</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_18F2F4F913D5D682" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000062c</span> Register(32 bit) ROMEntry395</span><br/>
      <span class="sdescdet">ROM Entries register 395</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78062c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B39F0D047D557DDE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000630</span> Register(32 bit) ROMEntry396</span><br/>
      <span class="sdescdet">ROM Entries register 396</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780630</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B46C3B3B0AAC8249" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000634</span> Register(32 bit) ROMEntry397</span><br/>
      <span class="sdescdet">ROM Entries register 397</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780634</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0395F81107533232" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000638</span> Register(32 bit) ROMEntry398</span><br/>
      <span class="sdescdet">ROM Entries register 398</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780638</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A36FA323CDBAE191" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000063c</span> Register(32 bit) ROMEntry399</span><br/>
      <span class="sdescdet">ROM Entries register 399</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78063c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EA30BE16245C2B18" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000640</span> Register(32 bit) ROMEntry400</span><br/>
      <span class="sdescdet">ROM Entries register 400</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780640</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2C2D87B3F46CAF65" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000644</span> Register(32 bit) ROMEntry401</span><br/>
      <span class="sdescdet">ROM Entries register 401</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780644</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A9DED89EB33166B5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000648</span> Register(32 bit) ROMEntry402</span><br/>
      <span class="sdescdet">ROM Entries register 402</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780648</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_59BAF1860A8C3412" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000064c</span> Register(32 bit) ROMEntry403</span><br/>
      <span class="sdescdet">ROM Entries register 403</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78064c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DD6F61670946B41F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000650</span> Register(32 bit) ROMEntry404</span><br/>
      <span class="sdescdet">ROM Entries register 404</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780650</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F1DE177547290A8C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000654</span> Register(32 bit) ROMEntry405</span><br/>
      <span class="sdescdet">ROM Entries register 405</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780654</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_33264FF0287B499E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000658</span> Register(32 bit) ROMEntry406</span><br/>
      <span class="sdescdet">ROM Entries register 406</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780658</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F9916A1793DFEAE7" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000065c</span> Register(32 bit) ROMEntry407</span><br/>
      <span class="sdescdet">ROM Entries register 407</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78065c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_20567F33FBAB4038" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000660</span> Register(32 bit) ROMEntry408</span><br/>
      <span class="sdescdet">ROM Entries register 408</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780660</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6133D669677BB661" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000664</span> Register(32 bit) ROMEntry409</span><br/>
      <span class="sdescdet">ROM Entries register 409</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780664</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4DBC47DC10FD557B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000668</span> Register(32 bit) ROMEntry410</span><br/>
      <span class="sdescdet">ROM Entries register 410</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780668</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F8DAC0BA896ACEBE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000066c</span> Register(32 bit) ROMEntry411</span><br/>
      <span class="sdescdet">ROM Entries register 411</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78066c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DFD1559B178F278B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000670</span> Register(32 bit) ROMEntry412</span><br/>
      <span class="sdescdet">ROM Entries register 412</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780670</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3B776AEF15118420" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000674</span> Register(32 bit) ROMEntry413</span><br/>
      <span class="sdescdet">ROM Entries register 413</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780674</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_577BD705AC2700B5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000678</span> Register(32 bit) ROMEntry414</span><br/>
      <span class="sdescdet">ROM Entries register 414</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780678</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_22E89E04A93449B4" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000067c</span> Register(32 bit) ROMEntry415</span><br/>
      <span class="sdescdet">ROM Entries register 415</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78067c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0C239F950E655BB8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000680</span> Register(32 bit) ROMEntry416</span><br/>
      <span class="sdescdet">ROM Entries register 416</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780680</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_081061D733F037A5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000684</span> Register(32 bit) ROMEntry417</span><br/>
      <span class="sdescdet">ROM Entries register 417</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780684</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8D9EECCA54E42E49" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000688</span> Register(32 bit) ROMEntry418</span><br/>
      <span class="sdescdet">ROM Entries register 418</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780688</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_935EB4265A95DF7C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000068c</span> Register(32 bit) ROMEntry419</span><br/>
      <span class="sdescdet">ROM Entries register 419</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78068c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BC367B8BA9F3DE6B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000690</span> Register(32 bit) ROMEntry420</span><br/>
      <span class="sdescdet">ROM Entries register 420</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780690</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D6FED987505DA40E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000694</span> Register(32 bit) ROMEntry421</span><br/>
      <span class="sdescdet">ROM Entries register 421</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780694</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3C36F624FE936F4E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000698</span> Register(32 bit) ROMEntry422</span><br/>
      <span class="sdescdet">ROM Entries register 422</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780698</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B8D9F8CDFB2980DA" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000069c</span> Register(32 bit) ROMEntry423</span><br/>
      <span class="sdescdet">ROM Entries register 423</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78069c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F9C0884F737F06F9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006a0</span> Register(32 bit) ROMEntry424</span><br/>
      <span class="sdescdet">ROM Entries register 424</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_053EE22D369CC76E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006a4</span> Register(32 bit) ROMEntry425</span><br/>
      <span class="sdescdet">ROM Entries register 425</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2BBA080E7E0485AB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006a8</span> Register(32 bit) ROMEntry426</span><br/>
      <span class="sdescdet">ROM Entries register 426</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_14B83FC51FE40B30" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006ac</span> Register(32 bit) ROMEntry427</span><br/>
      <span class="sdescdet">ROM Entries register 427</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_07774A7CDC557966" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006b0</span> Register(32 bit) ROMEntry428</span><br/>
      <span class="sdescdet">ROM Entries register 428</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E9A921F99F1BBBED" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006b4</span> Register(32 bit) ROMEntry429</span><br/>
      <span class="sdescdet">ROM Entries register 429</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C652B79375E9C729" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006b8</span> Register(32 bit) ROMEntry430</span><br/>
      <span class="sdescdet">ROM Entries register 430</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EA426A148AB99ABC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006bc</span> Register(32 bit) ROMEntry431</span><br/>
      <span class="sdescdet">ROM Entries register 431</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0E95B1464653A67F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006c0</span> Register(32 bit) ROMEntry432</span><br/>
      <span class="sdescdet">ROM Entries register 432</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_869DDEBD6475192D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006c4</span> Register(32 bit) ROMEntry433</span><br/>
      <span class="sdescdet">ROM Entries register 433</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9B1A402000B30669" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006c8</span> Register(32 bit) ROMEntry434</span><br/>
      <span class="sdescdet">ROM Entries register 434</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_74FEED67FBB79F2C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006cc</span> Register(32 bit) ROMEntry435</span><br/>
      <span class="sdescdet">ROM Entries register 435</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1B5866D20A6838A2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006d0</span> Register(32 bit) ROMEntry436</span><br/>
      <span class="sdescdet">ROM Entries register 436</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_96D030CBC97C9D9F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006d4</span> Register(32 bit) ROMEntry437</span><br/>
      <span class="sdescdet">ROM Entries register 437</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_59E0E71F2E763584" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006d8</span> Register(32 bit) ROMEntry438</span><br/>
      <span class="sdescdet">ROM Entries register 438</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CAD1B4651E127BB7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006dc</span> Register(32 bit) ROMEntry439</span><br/>
      <span class="sdescdet">ROM Entries register 439</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A5991744FF4486B7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006e0</span> Register(32 bit) ROMEntry440</span><br/>
      <span class="sdescdet">ROM Entries register 440</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_50EBE5758FC89170" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006e4</span> Register(32 bit) ROMEntry441</span><br/>
      <span class="sdescdet">ROM Entries register 441</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_37153EEA15931205" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006e8</span> Register(32 bit) ROMEntry442</span><br/>
      <span class="sdescdet">ROM Entries register 442</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_09FD7B32CB47F79A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006ec</span> Register(32 bit) ROMEntry443</span><br/>
      <span class="sdescdet">ROM Entries register 443</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A557A3B1389EF172" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006f0</span> Register(32 bit) ROMEntry444</span><br/>
      <span class="sdescdet">ROM Entries register 444</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BF888EE5C21476B2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006f4</span> Register(32 bit) ROMEntry445</span><br/>
      <span class="sdescdet">ROM Entries register 445</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_093AB4CBFDD15562" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006f8</span> Register(32 bit) ROMEntry446</span><br/>
      <span class="sdescdet">ROM Entries register 446</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C9DC6F30E094E568" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006fc</span> Register(32 bit) ROMEntry447</span><br/>
      <span class="sdescdet">ROM Entries register 447</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7806fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4911F0B66AA19F4A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000700</span> Register(32 bit) ROMEntry448</span><br/>
      <span class="sdescdet">ROM Entries register 448</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780700</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7B1F17CCFD99A4D5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000704</span> Register(32 bit) ROMEntry449</span><br/>
      <span class="sdescdet">ROM Entries register 449</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780704</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_68AA8DC2452F13AE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000708</span> Register(32 bit) ROMEntry450</span><br/>
      <span class="sdescdet">ROM Entries register 450</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780708</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_13A321B297E2CB7E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000070c</span> Register(32 bit) ROMEntry451</span><br/>
      <span class="sdescdet">ROM Entries register 451</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78070c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BAC7E63CC3077797" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000710</span> Register(32 bit) ROMEntry452</span><br/>
      <span class="sdescdet">ROM Entries register 452</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780710</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CA356EB5E093F946" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000714</span> Register(32 bit) ROMEntry453</span><br/>
      <span class="sdescdet">ROM Entries register 453</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780714</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_16CFFB203221E855" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000718</span> Register(32 bit) ROMEntry454</span><br/>
      <span class="sdescdet">ROM Entries register 454</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780718</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1CAD6A480EA0F957" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000071c</span> Register(32 bit) ROMEntry455</span><br/>
      <span class="sdescdet">ROM Entries register 455</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78071c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_96EAE97A8E286BC7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000720</span> Register(32 bit) ROMEntry456</span><br/>
      <span class="sdescdet">ROM Entries register 456</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780720</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6CD2B591ACBB7005" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000724</span> Register(32 bit) ROMEntry457</span><br/>
      <span class="sdescdet">ROM Entries register 457</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780724</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CFFE021545DAFEAC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000728</span> Register(32 bit) ROMEntry458</span><br/>
      <span class="sdescdet">ROM Entries register 458</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780728</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2AB35A02561E4D87" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000072c</span> Register(32 bit) ROMEntry459</span><br/>
      <span class="sdescdet">ROM Entries register 459</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78072c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_86A7DB08BF77BC78" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000730</span> Register(32 bit) ROMEntry460</span><br/>
      <span class="sdescdet">ROM Entries register 460</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780730</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_49E8103FB6B44F93" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000734</span> Register(32 bit) ROMEntry461</span><br/>
      <span class="sdescdet">ROM Entries register 461</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780734</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8A6C1932F2258E44" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000738</span> Register(32 bit) ROMEntry462</span><br/>
      <span class="sdescdet">ROM Entries register 462</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780738</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B71B7581B3B3EE65" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000073c</span> Register(32 bit) ROMEntry463</span><br/>
      <span class="sdescdet">ROM Entries register 463</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78073c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_87FD7F3349001444" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000740</span> Register(32 bit) ROMEntry464</span><br/>
      <span class="sdescdet">ROM Entries register 464</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780740</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_818246D451B4FA36" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000744</span> Register(32 bit) ROMEntry465</span><br/>
      <span class="sdescdet">ROM Entries register 465</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780744</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_922C8847BC00FAD4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000748</span> Register(32 bit) ROMEntry466</span><br/>
      <span class="sdescdet">ROM Entries register 466</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780748</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3A78FE3828462741" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000074c</span> Register(32 bit) ROMEntry467</span><br/>
      <span class="sdescdet">ROM Entries register 467</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78074c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B9ED58A64982A2FC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000750</span> Register(32 bit) ROMEntry468</span><br/>
      <span class="sdescdet">ROM Entries register 468</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780750</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DD9C25E4104A601C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000754</span> Register(32 bit) ROMEntry469</span><br/>
      <span class="sdescdet">ROM Entries register 469</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780754</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2F473A326F532715" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000758</span> Register(32 bit) ROMEntry470</span><br/>
      <span class="sdescdet">ROM Entries register 470</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780758</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BC2B2B0AE10039CC" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000075c</span> Register(32 bit) ROMEntry471</span><br/>
      <span class="sdescdet">ROM Entries register 471</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78075c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_908B8E283CA67FA5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000760</span> Register(32 bit) ROMEntry472</span><br/>
      <span class="sdescdet">ROM Entries register 472</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780760</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6AABF3C263334011" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000764</span> Register(32 bit) ROMEntry473</span><br/>
      <span class="sdescdet">ROM Entries register 473</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780764</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_53CA88E8481B0899" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000768</span> Register(32 bit) ROMEntry474</span><br/>
      <span class="sdescdet">ROM Entries register 474</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780768</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2A717147B06E7ACA" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000076c</span> Register(32 bit) ROMEntry475</span><br/>
      <span class="sdescdet">ROM Entries register 475</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78076c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0DC0D0F9B62FE522" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000770</span> Register(32 bit) ROMEntry476</span><br/>
      <span class="sdescdet">ROM Entries register 476</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780770</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_08801B42D06E2176" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000774</span> Register(32 bit) ROMEntry477</span><br/>
      <span class="sdescdet">ROM Entries register 477</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780774</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4E059D806B6FD3DE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000778</span> Register(32 bit) ROMEntry478</span><br/>
      <span class="sdescdet">ROM Entries register 478</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780778</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_90794776C0CF5A82" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000077c</span> Register(32 bit) ROMEntry479</span><br/>
      <span class="sdescdet">ROM Entries register 479</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78077c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4B41E819B7A4D7BA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000780</span> Register(32 bit) ROMEntry480</span><br/>
      <span class="sdescdet">ROM Entries register 480</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780780</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EA8B24E2CBB5F43D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000784</span> Register(32 bit) ROMEntry481</span><br/>
      <span class="sdescdet">ROM Entries register 481</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780784</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4ACFEDE77C487298" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000788</span> Register(32 bit) ROMEntry482</span><br/>
      <span class="sdescdet">ROM Entries register 482</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780788</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AEC44AE3456E9F1A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000078c</span> Register(32 bit) ROMEntry483</span><br/>
      <span class="sdescdet">ROM Entries register 483</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78078c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9356EF5A5D878FB4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000790</span> Register(32 bit) ROMEntry484</span><br/>
      <span class="sdescdet">ROM Entries register 484</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780790</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4EAB2EE7D0286FFB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000794</span> Register(32 bit) ROMEntry485</span><br/>
      <span class="sdescdet">ROM Entries register 485</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780794</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E598A799F72C5CAA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000798</span> Register(32 bit) ROMEntry486</span><br/>
      <span class="sdescdet">ROM Entries register 486</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780798</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_20EEB1276774994E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000079c</span> Register(32 bit) ROMEntry487</span><br/>
      <span class="sdescdet">ROM Entries register 487</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a78079c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8544691D13F65E2C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007a0</span> Register(32 bit) ROMEntry488</span><br/>
      <span class="sdescdet">ROM Entries register 488</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_80CCD7950CAACF55" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007a4</span> Register(32 bit) ROMEntry489</span><br/>
      <span class="sdescdet">ROM Entries register 489</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6495FBAD58015DFC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007a8</span> Register(32 bit) ROMEntry490</span><br/>
      <span class="sdescdet">ROM Entries register 490</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_26561DDDF38B7DDD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007ac</span> Register(32 bit) ROMEntry491</span><br/>
      <span class="sdescdet">ROM Entries register 491</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4F1F35DFD6C04233" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007b0</span> Register(32 bit) ROMEntry492</span><br/>
      <span class="sdescdet">ROM Entries register 492</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8747E455A8B166D2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007b4</span> Register(32 bit) ROMEntry493</span><br/>
      <span class="sdescdet">ROM Entries register 493</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C97AC6FC8BB432F3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007b8</span> Register(32 bit) ROMEntry494</span><br/>
      <span class="sdescdet">ROM Entries register 494</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D5AE0E2A0A497053" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007bc</span> Register(32 bit) ROMEntry495</span><br/>
      <span class="sdescdet">ROM Entries register 495</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B0602B51509396B3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007c0</span> Register(32 bit) ROMEntry496</span><br/>
      <span class="sdescdet">ROM Entries register 496</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BE7F538E8E634BC7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007c4</span> Register(32 bit) ROMEntry497</span><br/>
      <span class="sdescdet">ROM Entries register 497</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_24F89ABBE7C12E0F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007c8</span> Register(32 bit) ROMEntry498</span><br/>
      <span class="sdescdet">ROM Entries register 498</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4A398E4B26B1A929" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007cc</span> Register(32 bit) ROMEntry499</span><br/>
      <span class="sdescdet">ROM Entries register 499</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A037EE736BFDE6FB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007d0</span> Register(32 bit) ROMEntry500</span><br/>
      <span class="sdescdet">ROM Entries register 500</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_57CE93DA8D0A832A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007d4</span> Register(32 bit) ROMEntry501</span><br/>
      <span class="sdescdet">ROM Entries register 501</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B9B7F634114908DF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007d8</span> Register(32 bit) ROMEntry502</span><br/>
      <span class="sdescdet">ROM Entries register 502</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_56CDDEE768B0530F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007dc</span> Register(32 bit) ROMEntry503</span><br/>
      <span class="sdescdet">ROM Entries register 503</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_21E99B11ACAA1A84" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007e0</span> Register(32 bit) ROMEntry504</span><br/>
      <span class="sdescdet">ROM Entries register 504</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_22BA324732A96B00" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007e4</span> Register(32 bit) ROMEntry505</span><br/>
      <span class="sdescdet">ROM Entries register 505</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B4AC17414B68D8C2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007e8</span> Register(32 bit) ROMEntry506</span><br/>
      <span class="sdescdet">ROM Entries register 506</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D1E5F85D35D5419E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007ec</span> Register(32 bit) ROMEntry507</span><br/>
      <span class="sdescdet">ROM Entries register 507</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CC2A1EE524C0F00A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007f0</span> Register(32 bit) ROMEntry508</span><br/>
      <span class="sdescdet">ROM Entries register 508</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6687F89DEC6A49D1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007f4</span> Register(32 bit) ROMEntry509</span><br/>
      <span class="sdescdet">ROM Entries register 509</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B73FAB5DB264189F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007f8</span> Register(32 bit) ROMEntry510</span><br/>
      <span class="sdescdet">ROM Entries register 510</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2B0A0CD61BAE1769" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007fc</span> Register(32 bit) ROMEntry511</span><br/>
      <span class="sdescdet">ROM Entries register 511</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a7807fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3124F465FBE9EF53" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fb8</span> Register(32 bit) AUTHSTATUS</span><br/>
      <span class="sdescdet">Authentication Status Register</span><br/>
      <span class="ldescdet">Reports the current status of the authentication control signals.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780fb8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x000000ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">RES0_0</td>
        <td class="fldnorm" colspan="2">HNID</td>
        <td class="fldnorm" colspan="2">HID</td>
        <td class="fldnorm" colspan="2">SNID</td>
        <td class="fldnorm" colspan="2">SID</td>
        <td class="fldnorm" colspan="2">NSNID</td>
        <td class="fldnorm" colspan="2">NSID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HNID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Hypervisor non-invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Hypervisor invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SNID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Secure non-invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Secure invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSNID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Non-secure non-invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Non-secure invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_401F5F4C247DD9BA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fbc</span> Register(32 bit) DEVARCH</span><br/>
      <span class="sdescdet">Device Architecture Register</span><br/>
      <span class="ldescdet">Identifies the architect and architecture of a CoreSight component. The architect might differ from the designer of a component, for example Arm defines the architecture but another company designs and implements the component.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780fbc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x47700af7</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="11">ARCHITECT</td>
        <td class="fldnorm" colspan="1">PRESENT</td>
        <td class="fldnorm" colspan="4">REVISION</td>
        <td class="fldnorm" colspan="16">ARCHID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="11">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="16">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:21]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARCHITECT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Returns 0x23b, denoting Arm as architect of the component</span></p>
          <p><b>Reset: </b>hex:0x23b;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Returns 1, indicating that the DEVARCH register is present</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVISION</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Architecture revision. Returns the revision of the architecture that the ARCHID field specifies.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARCHID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Architecture ID. Returns 0x0af7, identifying ROM Table Architecture v0.</span></p>
          <p><b>Reset: </b>hex:0x0af7;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F4F4685F1A43DC3C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fc8</span> Register(32 bit) DEVID</span><br/>
      <span class="sdescdet">Device Configuration Register</span><br/>
      <span class="ldescdet">This register is IMPLEMENTATION DEFINED for each Part Number and Designer. The register indicates the capabilities of the component.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780fc8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">RES0_1</td>
        <td class="fldnorm" colspan="1">PRR</td>
        <td class="fldnorm" colspan="1">SYSMEM</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="3">FORMAT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="3">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates that power request functionality is included. Set by the GPR_PRESENT parameter.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>GPR is not included (css600_apbrom)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>GPR is included (css600_apbrom_gpr)</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SYSMEM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether system memory is present on the bus. Set by the SYSMEM parameter.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>System memory is not present and the bus is a dedicated debug bus</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Indicates that there is system memory on the bus</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORMAT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates that this is a 32-bit ROM table.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3F691EBD43E6F529" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fd0</span> Register(32 bit) PIDR4</span><br/>
      <span class="sdescdet">Peripheral Identification Register 4</span><br/>
      <span class="ldescdet">The PIDR4 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780fd0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000000f</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">SIZE</td>
        <td class="fldnorm" colspan="4">DES_2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SIZE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the memory size that is used by this component. Returns 0 indicating that the component uses an UNKNOWN number of 4KB blocks. Using the SIZE field to indicate the size of the component is deprecated.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DES_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">JEP106 continuation code. Together, with PIDR2.DES_1 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B08F75BA43F8F10C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fd4</span> Register(32 bit) PIDR5</span><br/>
      <span class="sdescdet">Peripheral Identification Register 5</span><br/>
      <span class="ldescdet">The PIDR5 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780fd4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PIDR5</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PIDR5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CA5CB32C590114BB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fd8</span> Register(32 bit) PIDR6</span><br/>
      <span class="sdescdet">Peripheral Identification Register 6</span><br/>
      <span class="ldescdet">The PIDR6 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780fd8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PIDR6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PIDR6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ECCAC595EDE0F612" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fdc</span> Register(32 bit) PIDR7</span><br/>
      <span class="sdescdet">Peripheral Identification Register 7</span><br/>
      <span class="ldescdet">The PIDR7 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780fdc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PIDR7</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PIDR7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_49C4BCE57E5F9D07" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fe0</span> Register(32 bit) PIDR0</span><br/>
      <span class="sdescdet">Peripheral Identification Register 0</span><br/>
      <span class="ldescdet">The PIDR0 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780fe0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000016</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x000000ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PART_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PART_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Part number, bits[7:0]. Set by the configuration inputs part_number[7:0]</span></p>
          <p><b>Reset: </b>hex:0x16;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_555BA67F53E4B885" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fe4</span> Register(32 bit) PIDR1</span><br/>
      <span class="sdescdet">Peripheral Identification Register 1</span><br/>
      <span class="ldescdet">The PIDR1 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780fe4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000090</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x000000ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">DES_0</td>
        <td class="fldnorm" colspan="4">PART_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DES_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">JEP106 identification code, bits[3:0]. Set by the configuration inputs jep106_id[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.</span></p>
          <p><b>Reset: </b>hex:0x9;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PART_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Part number, bits[11:8]. Set by the configuration inputs part_number[11:8].</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0D039457C3C114C4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fe8</span> Register(32 bit) PIDR2</span><br/>
      <span class="sdescdet">Peripheral Identification Register 2</span><br/>
      <span class="ldescdet">The PIDR2 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780fe8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000068</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x000000f7</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td>1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">REVISION</td>
        <td class="fldnorm" colspan="1">JEDEC</td>
        <td class="fldnorm" colspan="3">DES_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="3">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVISION</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Revision. Set by the configuration inputs revision[3:0].</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">JEDEC</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">1 - Always set. Indicates that a JEDEC assigned value is used.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DES_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">JEP106 identification code, bits[6:4]. Set by the configuration inputs jep106_id[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A6FF7ACF423D83BC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fec</span> Register(32 bit) PIDR3</span><br/>
      <span class="sdescdet">Peripheral Identification Register 3</span><br/>
      <span class="ldescdet">The PIDR3 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780fec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">REVAND</td>
        <td class="fldnorm" colspan="4">CMOD</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVAND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMOD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_63534C250E545C0C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ff0</span> Register(32 bit) CIDR0</span><br/>
      <span class="sdescdet">Component Identification Register 0</span><br/>
      <span class="ldescdet">The CIDR0 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780ff0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000d</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PRMBL_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0x0D.</span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_162AC8B807603DFC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ff4</span> Register(32 bit) CIDR1</span><br/>
      <span class="sdescdet">Component Identification Register 1</span><br/>
      <span class="ldescdet">The CIDR1 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780ff4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000090</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">CLASS</td>
        <td class="fldnorm" colspan="4">PRMBL_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLASS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Component class. Returns 0x9, indicating this is a CoreSight component.</span></p>
          <p><b>Reset: </b>hex:0x9;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0x0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3EFDC6E4F7B1B37B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ff8</span> Register(32 bit) CIDR2</span><br/>
      <span class="sdescdet">Component Identification Register 2</span><br/>
      <span class="ldescdet">The CIDR2 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780ff8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000005</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PRMBL_2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0x05.</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AD89DD1038E7B60A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ffc</span> Register(32 bit) CIDR3</span><br/>
      <span class="sdescdet">Component Identification Register 3</span><br/>
      <span class="ldescdet">The CIDR3 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a780ffc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000000b1</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PRMBL_3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0xB1.</span></p>
          <p><b>Reset: </b>hex:0xb1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_31_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
