// Seed: 2330046694
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
  assign id_1 = 1;
  wire id_6;
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    input  wire  id_2,
    output uwire id_3,
    input  tri0  id_4,
    input  tri1  id_5,
    input  tri0  id_6,
    output uwire id_7,
    input  wor   id_8,
    input  tri0  id_9,
    input  wor   id_10,
    input  uwire id_11
);
  tri1 id_13 = id_1;
  wor  id_14 = 1;
  module_0(
      id_14, id_14, id_14
  );
endmodule
