<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<part_info part_name="xcvu9p-flgb2104-2-e">
<pins>
	<pin index="0"    name ="default_fpga0_ps_50mhz_clk"      iostandard="LVCMOS25"            loc="R24" />

	<pin index="1"    name ="rtc_fpga0_ps_32768hz_clk_p"      iostandard="LVDS_25"            loc="L25" />
	<pin index="2"    name ="rtc_fpga0_ps_32768hz_clk_n"      iostandard="LVDS_25"            loc="M25" />

	<pin index="3"    name ="default_fpga0_pl_100mhz_clk_p"      iostandard="LVDS_25"            loc="M10" />
	<pin index="4"    name ="default_fpga0_pl_100mhz_clk_n"      iostandard="LVDS_25"            loc="L10" />

	<pin index="5"    name ="default_fpga0_pl_200mhz_clk_p"      iostandard="LVDS_25"            loc="L8" />
	<pin index="6"    name ="default_fpga0_pl_200mhz_clk_n"      iostandard="LVDS_25"            loc="K8" />

	<pin index="7"    name ="clk1_out0_fpga0_pl_p"      iostandard="LVDS"            loc="H11" />
	<pin index="8"    name ="clk1_out0_fpga0_pl_n"      iostandard="LVDS"            loc="G11" />
	<pin index="9"    name ="clk1_out3_fpga0_pl_p"      iostandard="LVDS"            loc="F16" />
	<pin index="10"   name ="clk1_out3_fpga0_pl_n"      iostandard="LVDS"            loc="F17" />

	<pin index="11"   name ="clk2_out0_fpga0_pl_p"      iostandard="LVDS"            loc="AD8" />
	<pin index="12"   name ="clk2_out0_fpga0_pl_n"      iostandard="LVDS"            loc="AD7" />
	<pin index="13"   name ="clk2_out1_fpga0_pl_p"      iostandard="LVDS"            loc="T8" />
	<pin index="14"   name ="clk2_out1_fpga0_pl_n"      iostandard="LVDS"            loc="T7" />

	<pin index="15"   name ="CLK2_200M_P"      iostandard="DIFF_SSTL12_DCI"            loc="AH12" />
	<pin index="16"   name ="CLK2_200M_N"      iostandard="DIFF_SSTL12_DCI"            loc="AJ12" />
	<pin index="17"   name ="CLK5_200M_P"      iostandard="DIFF_SSTL12_DCI"            loc="AH18" />
	<pin index="18"   name ="CLK5_200M_N"      iostandard="DIFF_SSTL12_DCI"            loc="AH17" />

	<pin index="19"   name ="PCIEX8_CREFCLK2_P"      loc="V8" />
	<pin index="20"   name ="PCIEX8_CREFCLK2_N"      loc="V7" />

	<pin index="21" name="c0_ddr4_adr0" iostandard="SSTL12_DCI" loc ="AJ11"/>
	<pin index="22" name="c0_ddr4_adr1" iostandard="SSTL12_DCI" loc ="AD14"/>
	<pin index="23" name="c0_ddr4_adr2" iostandard="SSTL12_DCI" loc ="AK12"/>
	<pin index="24" name="c0_ddr4_adr3" iostandard="SSTL12_DCI" loc ="AE12"/>
	<pin index="25" name="c0_ddr4_adr4" iostandard="SSTL12_DCI" loc ="AG10"/>
	<pin index="26" name="c0_ddr4_adr5" iostandard="SSTL12_DCI" loc ="AF11"/>
	<pin index="27" name="c0_ddr4_adr6" iostandard="SSTL12_DCI" loc ="AL11"/>
	<pin index="28" name="c0_ddr4_adr7" iostandard="SSTL12_DCI" loc ="AE13"/>
	<pin index="29" name="c0_ddr4_adr8" iostandard="SSTL12_DCI" loc ="AL12"/>
	<pin index="30" name="c0_ddr4_adr9" iostandard="SSTL12_DCI" loc ="AF12"/>
	<pin index="31" name="c0_ddr4_adr10" iostandard="SSTL12_DCI" loc ="AK9"/>
	<pin index="32" name="c0_ddr4_adr11" iostandard="SSTL12_DCI" loc ="AK13"/>
	<pin index="33" name="c0_ddr4_adr12" iostandard="SSTL12_DCI" loc ="AG9"/>
	<pin index="34" name="c0_ddr4_adr13" iostandard="SSTL12_DCI" loc ="AE14"/>
	<pin index="35" name="c0_ddr4_adr14" iostandard="SSTL12_DCI" loc ="AK10"/>
	<pin index="36" name="c0_ddr4_adr15" iostandard="SSTL12_DCI" loc ="AF10"/>
	<pin index="37" name="c0_ddr4_adr16" iostandard="SSTL12_DCI" loc ="AC12"/>
	<pin index="38" name="c0_ddr4_act_n" iostandard="SSTL12_DCI" loc ="AL8"/>
	<pin index="39" name="c0_ddr4_ba0" iostandard="SSTL12_DCI" loc ="AJ10"/>
	<pin index="40" name="c0_ddr4_ba1" iostandard="SSTL12_DCI" loc ="AG11"/>
	<pin index="41" name="c0_ddr4_bg0" iostandard="SSTL12_DCI" loc ="AL10"/>
	<pin index="42" name="c0_ddr4_bg1" iostandard="SSTL12_DCI" loc ="AD12"/>
	<pin index="43" name="c0_ddr4_ck_c0" iostandard="DIFF_SSTL12_DCI" loc ="AH13"/>
	<pin index="44" name="c0_ddr4_ck_t0" iostandard="DIFF_SSTL12_DCI" loc ="AG13"/>
	<pin index="45" name="c0_ddr4_cke0" iostandard="SSTL12_DCI" loc ="AH9"/>
	<pin index="46" name="c0_ddr4_cs0_n" iostandard="SSTL12_DCI" loc ="AF8"/>
	<pin index="47" name="c0_ddr4_dm_dbi_n0" iostandard="POD12_DCI" loc ="AN12"/>
	<pin index="48" name="c0_ddr4_dq0" iostandard="POD12_DCI" loc ="AN11"/>
	<pin index="49" name="c0_ddr4_dq1" iostandard="POD12_DCI" loc ="AM8"/>
	<pin index="50" name="c0_ddr4_dq2" iostandard="POD12_DCI" loc ="AP11"/>
	<pin index="51" name="c0_ddr4_dq3" iostandard="POD12_DCI" loc ="AP9"/>
	<pin index="52" name="c0_ddr4_dq4" iostandard="POD12_DCI" loc ="AP10"/>
	<pin index="53" name="c0_ddr4_dq5" iostandard="POD12_DCI" loc ="AM9"/>
	<pin index="54" name="c0_ddr4_dq6" iostandard="POD12_DCI" loc ="AM11"/>
	<pin index="55" name="c0_ddr4_dq7" iostandard="POD12_DCI" loc ="AM10"/>
	<pin index="56" name="c0_ddr4_dqs_c0" iostandard="DIFF_POD12_DCI" loc ="AN8"/>
	<pin index="57" name="c0_ddr4_dqs_t0" iostandard="DIFF_POD12_DCI" loc ="AN9"/>
	<pin index="58" name="c0_ddr4_odt0" iostandard="SSTL12_DCI" loc ="AJ9"/>
	<pin index="59" name="c0_ddr4_reset_n" iostandard="LVCMOS12" loc ="AP12"/>

	<pin index="60" name="c1_ddr4_adr0" iostandard="SSTL12_DCI" loc ="AE15"/>
	<pin index="61" name="c1_ddr4_adr1" iostandard="SSTL12_DCI" loc ="AD17"/>
	<pin index="62" name="c1_ddr4_adr2" iostandard="SSTL12_DCI" loc ="AC16"/>
	<pin index="63" name="c1_ddr4_adr3" iostandard="SSTL12_DCI" loc ="AF16"/>
	<pin index="64" name="c1_ddr4_adr4" iostandard="SSTL12_DCI" loc ="AG14"/>
	<pin index="65" name="c1_ddr4_adr5" iostandard="SSTL12_DCI" loc ="AC17"/>
	<pin index="66" name="c1_ddr4_adr6" iostandard="SSTL12_DCI" loc ="AD15"/>
	<pin index="67" name="c1_ddr4_adr7" iostandard="SSTL12_DCI" loc ="AB16"/>
	<pin index="68" name="c1_ddr4_adr8" iostandard="SSTL12_DCI" loc ="AF15"/>
	<pin index="69" name="c1_ddr4_adr9" iostandard="SSTL12_DCI" loc ="AF17"/>
	<pin index="70" name="c1_ddr4_adr10" iostandard="SSTL12_DCI" loc ="AD16"/>
	<pin index="71" name="c1_ddr4_adr11" iostandard="SSTL12_DCI" loc ="AA15"/>
	<pin index="72" name="c1_ddr4_adr12" iostandard="SSTL12_DCI" loc ="AF18"/>
	<pin index="73" name="c1_ddr4_adr13" iostandard="SSTL12_DCI" loc ="AE17"/>
	<pin index="74" name="c1_ddr4_adr14" iostandard="SSTL12_DCI" loc ="AK14"/>
	<pin index="75" name="c1_ddr4_adr15" iostandard="SSTL12_DCI" loc ="AG18"/>
	<pin index="76" name="c1_ddr4_adr16" iostandard="SSTL12_DCI" loc ="AK18"/>
	<pin index="77" name="c1_ddr4_act_n" iostandard="SSTL12_DCI" loc ="AG15"/>
	<pin index="78" name="c1_ddr4_ba0" iostandard="SSTL12_DCI" loc ="AJ15"/>
	<pin index="79" name="c1_ddr4_ba1" iostandard="SSTL12_DCI" loc ="AK17"/>
	<pin index="80" name="c1_ddr4_bg0" iostandard="SSTL12_DCI" loc ="AK15"/>
	<pin index="81" name="c1_ddr4_bg1" iostandard="SSTL12_DCI" loc ="AJ17"/>
	<pin index="82" name="c1_ddr4_ck_c0" iostandard="DIFF_SSTL12_DCI" loc ="AJ14"/>
	<pin index="83" name="c1_ddr4_ck_t0" iostandard="DIFF_SSTL12_DCI" loc ="AH14"/>
	<pin index="84" name="c1_ddr4_cke0" iostandard="SSTL12_DCI" loc ="AJ16"/>
	<pin index="85" name="c1_ddr4_cs0_n" iostandard="SSTL12_DCI" loc ="AL16"/>
	<pin index="86" name="c1_ddr4_dm_dbi_n0" iostandard="POD12_DCI" loc ="AP18"/>
	<pin index="87" name="c1_ddr4_dq0" iostandard="POD12_DCI" loc ="AP13"/>
	<pin index="88" name="c1_ddr4_dq1" iostandard="POD12_DCI" loc ="AN18"/>
	<pin index="89" name="c1_ddr4_dq2" iostandard="POD12_DCI" loc ="AP15"/>
	<pin index="90" name="c1_ddr4_dq3" iostandard="POD12_DCI" loc ="AN17"/>
	<pin index="91" name="c1_ddr4_dq4" iostandard="POD12_DCI" loc ="AN13"/>
	<pin index="92" name="c1_ddr4_dq5" iostandard="POD12_DCI" loc ="AM18"/>
	<pin index="93" name="c1_ddr4_dq6" iostandard="POD12_DCI" loc ="AN16"/>
	<pin index="94" name="c1_ddr4_dq7" iostandard="POD12_DCI" loc ="AP16"/>
	<pin index="95" name="c1_ddr4_dqs_c0" iostandard="DIFF_POD12_DCI" loc ="AN14"/>
	<pin index="96" name="c1_ddr4_dqs_t0" iostandard="DIFF_POD12_DCI" loc ="AM14"/>
	<pin index="97" name="c1_ddr4_odt0" iostandard="SSTL12_DCI" loc ="AM15"/>
	<pin index="98" name="c1_ddr4_reset_n" iostandard="LVCMOS12" loc ="AP17"/>

	<pin index="99" name="pcie_perstn_rst" iostandard="LVCMOS18" loc ="P12"/>
	<pin index="100" name="pcie_rx0_n" loc ="P3"/>
	<pin index="101" name="pcie_rx0_p" loc ="P4"/>
	<pin index="102" name="pcie_rx1_n" loc ="R1"/>
	<pin index="103" name="pcie_rx1_p" loc ="R2"/>
	<pin index="104" name="pcie_rx2_n" loc ="U1"/>
	<pin index="105" name="pcie_rx2_p" loc ="U2"/>
	<pin index="106" name="pcie_rx3_n" loc ="V3"/>
	<pin index="107" name="pcie_rx3_p" loc ="V4"/>
	<pin index="108" name="pcie_rx4_n" loc ="W1"/>
	<pin index="109" name="pcie_rx4_p" loc ="W2"/>
	<pin index="110" name="pcie_rx5_n" loc ="AA1"/>
	<pin index="111" name="pcie_rx5_p" loc ="AA2"/>
	<pin index="112" name="pcie_rx6_n" loc ="AB3"/>
	<pin index="113" name="pcie_rx6_p" loc ="AB4"/>
	<pin index="114" name="pcie_rx7_n" loc ="AC1"/>
	<pin index="115" name="pcie_rx7_p" loc ="AC2"/>
	<pin index="116" name="pcie_tx0_n" loc ="N5"/>
	<pin index="117" name="pcie_tx0_p" loc ="N6"/>
	<pin index="118" name="pcie_tx1_n" loc ="R5"/>
	<pin index="119" name="pcie_tx1_p" loc ="R6"/>
	<pin index="120" name="pcie_tx2_n" loc ="T3"/>
	<pin index="121" name="pcie_tx2_p" loc ="T4"/>
	<pin index="122" name="pcie_tx3_n" loc ="U5"/>
	<pin index="123" name="pcie_tx3_p" loc ="U6"/>
	<pin index="124" name="pcie_tx4_n" loc ="W5"/>
	<pin index="125" name="pcie_tx4_p" loc ="W6"/>
	<pin index="126" name="pcie_tx5_n" loc ="Y3"/>
	<pin index="127" name="pcie_tx5_p" loc ="Y4"/>
	<pin index="128" name="pcie_tx6_n" loc ="AA5"/>
	<pin index="129" name="pcie_tx6_p" loc ="AA6"/>
	<pin index="130" name="pcie_tx7_n" loc ="AC5"/>
	<pin index="131" name="pcie_tx7_p" loc ="AC6"/>

	<pin index="132" name="fpga0_led4" loc ="M8"/>

	<pin index="133" name="fpga0_i2c_scl" loc ="C4"/>
	<pin index="134" name="fpga0_i2c_sda" loc ="B4"/>

</pins>
</part_info>
