@I [HLS-0] Workspace D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2 opened at Sat Aug 08 16:37:18 +0800 2015
@I [HLS-100] Command 'open_solution' returned 0; elapsed 0.102Total elapsed time: 1.273 sec.
@I [HLS-100] Command "set_part xc7k160tfbg484-1 "
@I [HLS-100] Command "add_library xilinx/kintex7/kintex7:xc7k160t:fbg484:-1 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.278 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.067Total elapsed time: 1.345 sec.
@I [HLS-100] Command "license_exists ap_opencl "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.039Total elapsed time: 1.384 sec.
@I [HLS-100] Command "license_exists ap_sdsoc "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.038Total elapsed time: 1.422 sec.
@I [HLS-100] Command "license_exists AUTOESL_NI "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.039Total elapsed time: 1.461 sec.
@I [HLS-100] Command "license_exists HLS "
@I [LICQ-103] Checked out feature [HLS]
@I [LIC-101] Checked out feature [HLS]
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 1.461 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0.001Total elapsed time: 1.462 sec.
@I [HLS-100] Command "import_lib C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/kintex7/kintex7 "
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/common/xilinx.lib "
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/xilinx_interface.lib "
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/plb46.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 1.464 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/fsl.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.464 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/axi4.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 1.464 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/maxi.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.465 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/saxilite.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 1.466 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003Total elapsed time: 1.466 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/common/dsp48.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.466 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/ip/dds_compiler.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.467 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/ip/xfft.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.467 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/ip/xfir.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 1.468 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.007Total elapsed time: 1.469 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/common/xilinx_old.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 1.471 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/common/xilinx_vivado.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 1.472 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.061Total elapsed time: 1.537 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 1.538 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 1.539 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 1.539 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 1.541 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.065Total elapsed time: 1.541 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/kintex7/dsp48e1.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 1.542 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.542 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 50950} {LUT 203800}    {FF 407600} {DSP48E 840}    {BRAM 890}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.542 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed medium "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.542 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.082Total elapsed time: 1.545 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/kintex7/kintex7.gen "
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 1.549 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 1.550 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003Total elapsed time: 1.553 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.004Total elapsed time: 1.557 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.011Total elapsed time: 1.568 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.015Total elapsed time: 1.568 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.014Total elapsed time: 1.583 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.013Total elapsed time: 1.595 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.004Total elapsed time: 1.600 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 1.601 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.145Total elapsed time: 1.746 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/tps/tcl/tcllib1.11.1/struct/list.tcl "
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 1.806 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.039Total elapsed time: 1.806 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/tps/tcl/tcllib1.11.1/math/bignum.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 1.818 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.08Total elapsed time: 1.826 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.28Total elapsed time: 1.826 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.827 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.283Total elapsed time: 1.828 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.284Total elapsed time: 1.828 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.829 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 25350} {LUT 101400}    {FF 202800} {DSP48E 600}    {BRAM 650}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.829 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.829 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.553Total elapsed time: 1.830 sec.
@I [HLS-100] Command "add_library xilinx/kintex7/kintex7_fpv6 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.830 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.107Total elapsed time: 1.938 sec.
@I [HLS-100] Command "license_exists ap_opencl "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.041Total elapsed time: 1.981 sec.
@I [HLS-100] Command "license_exists ap_sdsoc "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.172Total elapsed time: 2.153 sec.
@I [HLS-100] Command "license_exists AUTOESL_NI "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.042Total elapsed time: 2.194 sec.
@I [HLS-100] Command "license_exists HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 2.194 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 2.194 sec.
@I [HLS-100] Command "import_lib C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/kintex7/kintex7_fpv6 "
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/common/xilinx_fpv7.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 2.198 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/common/xilinx_fpv.hlp "
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.074Total elapsed time: 2.280 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 2.281 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 2.281 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 2.281 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 2.283 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.078Total elapsed time: 2.283 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.08Total elapsed time: 2.284 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/kintex7/kintex7_hp.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 2.284 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.095Total elapsed time: 2.290 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen "
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 2.293 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 2.293 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.463Total elapsed time: 2.294 sec.
@I [HLS-10] Setting target device to 'xc7k160tfbg484-1'
@I [HLS-100] Command 'set_part' returned 0; elapsed 1.022Total elapsed time: 2.294 sec.
@I [HLS-100] Command "create_clock -period 4 -name default "
@I [HLS-100] Command "config_clock -quiet -name default -period 4 -default=false "
@I [SYN-201] Setting up clock 'default' with a period of 4ns.
@I [HLS-100] Command 'config_clock' returned 0; elapsed 0Total elapsed time: 2.296 sec.
@I [HLS-100] Command 'create_clock' returned 0; elapsed 0.002Total elapsed time: 2.296 sec.
@I [HLS-100] Command "source ./axi_interfaces_prj/solution2/directives.tcl "
@I [HLS-100] Command "set_directive_array_partition -type cyclic -factor 8 -dim 1 axi_interfaces d_o "
@I [HLS-100] Command 'set_directive_array_partition' returned 0; elapsed 0Total elapsed time: 2.298 sec.
@I [HLS-100] Command "set_directive_interface -mode axis axi_interfaces d_o "
@I [HLS-100] Command 'set_directive_interface' returned 0; elapsed 0.001Total elapsed time: 2.299 sec.
@I [HLS-100] Command "set_directive_array_partition -type cyclic -factor 8 -dim 1 axi_interfaces d_i "
@I [HLS-100] Command 'set_directive_array_partition' returned 0; elapsed 0Total elapsed time: 2.299 sec.
@I [HLS-100] Command "set_directive_interface -mode axis axi_interfaces d_i "
@I [HLS-100] Command 'set_directive_interface' returned 0; elapsed 0Total elapsed time: 2.299 sec.
@I [HLS-100] Command "set_directive_unroll -factor 8 axi_interfaces/For_Loop "
@I [HLS-100] Command 'set_directive_unroll' returned 0; elapsed 0Total elapsed time: 2.299 sec.
@I [HLS-100] Command "set_directive_pipeline -rewind axi_interfaces/For_Loop "
@I [HLS-100] Command 'set_directive_pipeline' returned 0; elapsed 0Total elapsed time: 2.299 sec.
@I [HLS-100] Command "set_directive_interface -mode s_axilite axi_interfaces "
@I [HLS-100] Command 'set_directive_interface' returned 0; elapsed 0Total elapsed time: 2.299 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003Total elapsed time: 2.299 sec.
@I [HLS-100] Command "csynth_design "
@I [HLS-100] Command "elaborate -effort=medium -skip_syncheck=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 "
@I [HLS-10] Analyzing design file 'axi_interfaces.c' ... 
@0 [HLS-0] Analyzing design file 'axi_interfaces.c' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot" -I "C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__cdecl=  "axi_interfaces.c"  -o "D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.pp.00.o"

@I [HLS-100] Command "is_encrypted D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.pp.00.o "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 2.934 sec.
@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "axi_interfaces.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot" -I "C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__cdecl=  -o "D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.pp.0.c"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredd_o cyclic=positionBoolean0type factor=8 dim=1 
@I [HLS-0] Setting directive 'INTERFACE' axis=positionBoolean0mode port=positionBooleanTextRequiredd_o 
@I [HLS-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredd_i cyclic=positionBoolean0type factor=8 dim=1 
@I [HLS-0] Setting directive 'INTERFACE' axis=positionBoolean0mode port=positionBooleanTextRequiredd_i 
@I [HLS-0] Setting directive 'UNROLL' factor=8 
@I [HLS-0] Setting directive 'PIPELINE' rewind=positionBoolean1 
@I [HLS-0] Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 3.427 sec.
@I [HLS-0] Marker-Pragma convertor: D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.pp.0.c D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.pp.0.c.ap-line.c D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.pp.0.c.ap-line.c.CXX 1
@I [HLS-0] 
Source processor: exec C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/tps/win64/jre/bin/java -Xmx512m -classpath   "C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/lib/classes/autopilot.sourceprocessor.jar;C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar;C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar;C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar;C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/lib/classes/com.ibm.icu_4.4.2.v20110208.jar;C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/lib/classes/jargs.jar;C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/win64/tools/eclipse/plugins/org.eclipse.emf.common_2.10.0.v20140514-1158.jar;C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/win64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.10.0.v20140514-1158.jar;C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/win64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.10.0.v20140514-1158.jar;C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/win64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar;C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/win64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.pp.0.c.ap-line.c"  -m "axi_interfaces" -o "D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.pp.0.c.ap-cdt.c" -c --pp --directive D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/solution2.directive --source D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces.c --error D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S MulnS MuxnS" --ca --gf --df --pd --p2d D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db --sd --scff D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/.systemc_flag --ad

@I [HLS-0] Marker-Pragma convertor: D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.pp.0.c.ap-cdt.c D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.pragma.0.c D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.pragma.0.c.ap-line.CXX 0
@I [HLS-100] Command "source D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 4.955 sec.
@I [HLS-0] CDT processor time: 1 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.pragma.1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot" -I "C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__cdecl=  -o "D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.pragma.2.c"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot" -I "C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.g.bc"
@I [HLS-10] Validating synthesis directives ...
@0 [HLS-0] Validating synthesis directives ...
@I [HLS-100] Command "source D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.035Total elapsed time: 6.96 sec.
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.bc"  -disable-opt  -LC:/opt/winprog/Xilinx/Vivado_HLS/2015.2/win64/lib -lm_basic -o "D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/a.o.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.g.bc"  -disable-opt  -LC:/opt/winprog/Xilinx/Vivado_HLS/2015.2/win64/lib -lm_basic -o "D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/a.g.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-100] Command "opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 "
@I [HLS-100] Command "cleanup_all_models "
@I [HLS-100] Command 'cleanup_all_models' returned 0; elapsed 0Total elapsed time: 7.75 sec.
@I [HLS-10] Starting code transformations ...
@0 [HLS-0] Starting code transformations ...
@I [HLS-0] std xform: transform -hls -share-std-xform -always-inline -promote-dbg-pointer  -interface-preproc  -scalarrepl -mem2reg -keep-read-access -instcombine -dce  -promote-dbg-pointer  -bitop-raise  -indvars -loop-simplify -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -basicaa  -simplifycfg -mem2reg -globalopt  -global-constprop -deadargelim -instcombine -simplifycfg  -prune-eh -simplifycfg  -scalarrepl -instcombine -reassociate -licm  -simplifycfg -loop-simplify -indvars -instcombine  -simplifycfg -mem2reg -loop-simplify -indvars -instcombine  -gvn -gvn -instcombine -adce  -break-crit-edges  -simplifycfg -loop-delete  -global-array-opt -dce -dse -adce  -find-syn-modules -top axi_interfaces  -deadargelim  -mem2reg -instcombine -dce  -presyn-prepare -auto-rom-infer  -interface-preproc  -syn-check -check-rec-only  -find-region -simplifycfg -func-extr -function-inline  -globaldce -mem2reg -instcombine -dce   -gvn -globaldce -adce -adse  -constprop -instcombine -bit-constprop  -instcombine -dce -simplifycfg -bitop-raise  -simplifycfg -dce -loop-delete -reassociate  -globalopt -global-privatize -mem2reg -dce  -global-constprop -pointer-simplify -constprop -dce  -func-inst -deadargelim  -promote-dbg-pointer  -norm-name   D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/a.g.0.bc -o D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/a.g.1.bc -f  -phase std-opt
@I [HLS-0] Std xform time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/a.g.1.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0.007Total elapsed time: 7.412 sec.
@I [HLS-10] Checking synthesizability ...
@0 [HLS-0] Checking synthesizability ...
@I [HLS-0] syn check 1/2: transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine  -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce  -array-normalize -instcombine -dce  -array-seg-normalize -instcombine -dce  -array-flatten -instcombine -dce  -array-burst -dce  -deadargelim -promote-global-argument  -function-inline -globaldce -dce  -doublePtrSimplify -doublePtrElim -dce  -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -dse -adse -instcombine  -ptrLegalization  -simplifycfg -dce -instcombine  -pointer-simplify -ptrArgReplace -dce -instcombine   -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine -ptrLegalization   -simplifycfg -deadargelim  -instcombine -dce -inst-simplify  -function-uniquify -directive-preproc -mem2reg -dse -dce  -globaldce    D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/a.g.1.bc -o D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/a.g.2.prechk.bc -f
@I [HLS-0] Syn check 1/2 time: 0 seconds per iteration
@I [HLS-0] syn check 2/2: transform -syn-check   D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/a.g.2.prechk.bc -o D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/a.g.2.bc -f  -phase syn-check
@I [HLS-0] Syn check 2/2 time: 0 seconds per iteration
@I [HLS-0] Compiler optimizing ...
@I [HLS-0] Share syncheck's 1.bc for syn flow: copy D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/a.g.1.bc to D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/a.o.1.bc
@I [HLS-0] presyn 1: transform -hls -tmp D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db -type-info  -function-uniquify -directive-preproc -mem2reg -dse -dce  -disaggr -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify  -clib-intrinsic-prepare -dce  -func-buffer -dce -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -ptrArgReplace -mem2reg -instcombine -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -pointer-simplify -dce  -port-alignment -dce  -interface-preproc  -data-pack -instcombine -dce   -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce -simplifycfg  -find-region -instcombine  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -attach-range  -gvn -disable-agg-range -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce  -ptrArgReplace -mem2reg  -instcombine -simplifycfg -dce  -auto-par -instcombine -dce  -array-transform-check  -array-reshape -instcombine -simplifycfg -dce  -ptrArgReplace -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce  -ptrArgReplace -mem2reg  -instcombine -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -instcombine -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -inst-simplify -dce -norm-name  -function-inline -globaldce  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -loop-bound  -arraycheck -bitwidthmin -on-by-dataflow  -loop-delete -instcombine -simplifycfg -dce -loop-simplify -clean-region -simplifycfg -loop-stream -instcombine -simplifycfg -dce -globaldce  -stream-intrinsic-preproc -dce  -check-ap-stream -check-dataflow-syntax  -legalize-stream-variable -legalize-global -legalize-global-1  -extract-subproc -scalar-propagation -globaldce -mem2reg  -check-dataflow-channels -function-stream -dce -globaldce  -prop-fifo-spec -internal-stream-gen  -array-streaming -instcombine -simplifycfg -dce    -function-uniquify -directive-preproc -mem2reg -dse -dce  -group-axi-access    -simplifycfg -dce -loop-delete  -norm-name  D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/a.o.1.bc -o D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/a.o.1.tmp.bc -f
@I [XFORM-501] Unrolling loop 'For_Loop' (axi_interfaces.c:64) in function 'axi_interfaces' partially with a factor of 8.
@I [XFORM-102] Partitioning array 'acc' automatically.
@I [XFORM-101] Partitioning array 'd_i' (axi_interfaces.c:57) in dimension 1 with a cyclic factor 8.
@I [XFORM-101] Partitioning array 'd_o' (axi_interfaces.c:57) in dimension 1 with a cyclic factor 8.
@I [HLS-0] Presyn 1 time: 0 seconds per iteration
@I [HLS-0] presyn 2: transform -hls -keep-callgraph -scalarrepl -mem2reg  -port-alignment -attach-range -dce  -pipe-mux-gen  -indvars -loop-bound  -inst-simplify -instcombine -dce  -merge-array-access -mem2reg -dce  -clean-region -mergereturn -if-conv  -instcombine -dce -constprop  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -scalarrepl -mem2reg  -global-constprop -deadargelim -deadargelim  -instcombine -dce -simplifycfg    -ptrArgReplace -mem2reg -function-inline  -globaldce -mem2reg -instcombine -dce -expr-balance  -instcombine -dce  -bitwidthmin  -directive-preproc  -inst-rectify -instcombine -dce  -functionattrs  -constprop -instcombine -bit-constprop  -simplify-global-access  -globalopt -globaldce  -inst-simplify -instcombine -elimdeaddata -dce  -loop-delete -simplifycfg   -norm-name D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/a.o.1.tmp.bc -o D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/a.o.2.bc -f  -phase presyn
@I [HLS-0] Presyn 2 time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/a.o.2.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0.009Total elapsed time: 7.907 sec.
@I [HLS-0] build ssdm: transform -hls -function-uniquify -auto-function-inline -globaldce  -ptrArgReplace -mem2reg -instcombine -dce  -loop-simplify -indvars -licm -loop-dep  -loop-bound -licm -loop-simplify -flattenloopnest  -array-flatten -gvn -instcombine -dce  -array-map -dce -func-legal  -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify   -array-burst -promote-global-argument -dce  -axi4-lower -array-seg-normalize  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm  -inst-simplify -dce  -globaldce -array-streaming -instcombine  -dce   -deadargelim -doublePtrSimplify  -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg  -instcombine  -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine  -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound  -loop-simplify -loop-preproc  -constprop -global-constprop -gvn -mem2reg -instcombine -dce  -loop-merge -dce  -bitwidthmin  -scalar-propagation -globaldce -mem2reg  -interface-preproc -interface-gen  -deadargelim -directive-preproc -inst-simplify -dce  -gvn -mem2reg -instcombine -dce -adse  -loop-bound  -instcombine -cfgopt -simplifycfg -loop-simplify  -clean-region -io-protocol  -find-region -mem2reg  -bitop-raise  -inst-simplify -inst-rectify -instcombine -adce -deadargelim  -loop-simplify -phi-opt -bitop-raise  -cfgopt -simplifycfg -strip-dead-prototypes  -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa  -inst-simplify -simplifycfg   -mergereturn -inst-simplify -inst-rectify  -dce -bitop-lower  -loop-rewind -pointer-simplify -dce -cfgopt  -norm-name -legalize -read-loop-dep -dce -bitwidth   -cdfg-build  D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/a.o.2.bc -o D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/a.o.3.bc -f  -phase build-ssdm
@I [XFORM-531] Rewinding loop 'For_Loop' (axi_interfaces.c:64) in function 'axi_interfaces'.
@I [HLS-0] Build ssdm time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/a.o.3.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0.025Total elapsed time: 8.146 sec.
@I [HLS-0] Finish building internal data model.
@I [HLS-100] Command 'opt_and_import_c' returned 0; elapsed 1.093Total elapsed time: 8.168 sec.
@I [HLS-111] Elapsed time: 8.18 seconds; current memory usage: 70.3 MB.
@I [HLS-100] Command 'elaborate' returned 0; elapsed 5.874Total elapsed time: 8.174 sec.
@I [HLS-100] Command "autosyn "
@I [HLS-10] Starting hardware synthesis ...
@0 [HLS-0] Starting hardware synthesis ...
@I [HLS-0] Synthesizing C/C++ design ...
@I [HLS-10] Synthesizing 'axi_interfaces' ...
@0 [HLS-0] Synthesizing 'axi_interfaces' ...
@I [HLS-100] Command "ap_set_top_model axi_interfaces "
@I [HLS-100] Command 'ap_set_top_model' returned 0; elapsed 0Total elapsed time: 8.211 sec.
@I [HLS-100] Command "get_model_list axi_interfaces -filter all-wo-channel -topdown "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 8.211 sec.
@I [HLS-100] Command "preproc_iomode -model axi_interfaces "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0.001Total elapsed time: 8.212 sec.
@I [HLS-100] Command "get_model_list axi_interfaces -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 8.212 sec.
@I [HLS-0] Model list for configure: axi_interfaces
@I [HLS-0] Configuring Module : axi_interfaces ...
@I [HLS-100] Command "set_default_model axi_interfaces "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 8.212 sec.
@I [HLS-100] Command "apply_spec_resource_limit axi_interfaces "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 8.212 sec.
@I [HLS-0] Model list for preprocess: axi_interfaces
@I [HLS-0] Preprocessing Module: axi_interfaces ...
@I [HLS-100] Command "set_default_model axi_interfaces "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 8.212 sec.
@I [HLS-100] Command "cdfg_preprocess -model axi_interfaces "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0.004Total elapsed time: 8.216 sec.
@I [HLS-100] Command "rtl_gen_preprocess axi_interfaces "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0.001Total elapsed time: 8.217 sec.
@I [HLS-0] Model list for synthesis: axi_interfaces
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'axi_interfaces' 
@0 [HLS-0] -- Scheduling module 'axi_interfaces' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model axi_interfaces "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 8.217 sec.
@I [HLS-100] Command "schedule -model axi_interfaces "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'For_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.037Total elapsed time: 8.254 sec.
@I [HLS-111] Elapsed time: 0.086 seconds; current memory usage: 70.7 MB.
@I [HLS-100] Command "report -o D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.027Total elapsed time: 8.308 sec.
@I [HLS-100] Command "db_write -o D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.028Total elapsed time: 8.336 sec.
@I [HLS-0] Finish scheduling axi_interfaces.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'axi_interfaces' 
@0 [HLS-0] -- Exploring micro-architecture for module 'axi_interfaces' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model axi_interfaces "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 8.378 sec.
@I [HLS-100] Command "bind -model axi_interfaces "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=axi_interfaces
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.007Total elapsed time: 8.385 sec.
@I [HLS-111] Elapsed time: 0.134 seconds; current memory usage: 70.9 MB.
@I [HLS-100] Command "report -o D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.014Total elapsed time: 8.409 sec.
@I [HLS-100] Command "db_write -o D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.031Total elapsed time: 8.439 sec.
@I [HLS-0] Finish binding axi_interfaces.
@I [HLS-100] Command "get_model_list axi_interfaces -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 8.439 sec.
@I [HLS-0] Preprocessing for RTLGen ...
@I [HLS-100] Command "rtl_gen_preprocess axi_interfaces "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0.001Total elapsed time: 8.440 sec.
@I [HLS-0] Model list for RTL generation: axi_interfaces
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'axi_interfaces' 
@0 [HLS-0] -- Generating RTL for module 'axi_interfaces' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model axi_interfaces -vendor xilinx -mg_file D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.compgen.tcl "
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_o_0' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_o_1' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_o_2' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_o_3' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_o_4' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_o_5' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_o_6' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_o_7' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_i_0' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_i_1' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_i_2' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_i_3' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_i_4' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_i_5' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_i_6' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_i_7' to 'axis'.
@I [RTGEN-500] Setting interface mode on function 'axi_interfaces' to 's_axilite & ap_ctrl_hs'.
@W [RTGEN-101] Register 'acc_0' is power-on initialization.
@W [RTGEN-101] Register 'acc_1' is power-on initialization.
@W [RTGEN-101] Register 'acc_2' is power-on initialization.
@W [RTGEN-101] Register 'acc_3' is power-on initialization.
@W [RTGEN-101] Register 'acc_4' is power-on initialization.
@W [RTGEN-101] Register 'acc_5' is power-on initialization.
@W [RTGEN-101] Register 'acc_6' is power-on initialization.
@W [RTGEN-101] Register 'acc_7' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'axi_interfaces'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.175Total elapsed time: 8.655 sec.
@I [HLS-111] Elapsed time: 0.269 seconds; current memory usage: 71.7 MB.
@I [HLS-100] Command "source D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 8.750 sec.
@I [HLS-100] Command "gen_rtl axi_interfaces -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/syn/systemc/axi_interfaces -synmodules axi_interfaces "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.007Total elapsed time: 8.759 sec.
@I [HLS-100] Command "gen_rtl axi_interfaces -istop -style xilinx -f -lang vhdl -o D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/syn/vhdl/axi_interfaces "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.015Total elapsed time: 8.774 sec.
@I [HLS-100] Command "gen_rtl axi_interfaces -istop -style xilinx -f -lang vlog -o D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/syn/verilog/axi_interfaces "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.014Total elapsed time: 8.788 sec.
@I [HLS-100] Command "export_constraint_db -o D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.constraint.tcl -f -tool general "
@I [HLS-100] Command 'export_constraint_db' returned 0; elapsed 0.003Total elapsed time: 8.792 sec.
@I [HLS-100] Command "report -model axi_interfaces -o D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.design.xml -verbose -f -dv "
@I [HLS-100] Command 'report' returned 0; elapsed 0.018Total elapsed time: 8.810 sec.
@I [HLS-100] Command "gen_tb_info axi_interfaces -o D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces -p D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0.015Total elapsed time: 8.862 sec.
@I [HLS-100] Command "report -model axi_interfaces -o D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/syn/report/axi_interfaces_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.023Total elapsed time: 8.886 sec.
@I [HLS-100] Command "report -model axi_interfaces -o D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/syn/report/axi_interfaces_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.011Total elapsed time: 8.896 sec.
@I [HLS-100] Command "report -model axi_interfaces -o D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.028Total elapsed time: 8.924 sec.
@I [HLS-100] Command "db_write -model axi_interfaces -o D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.047Total elapsed time: 8.973 sec.
@I [HLS-100] Command "sc_get_clocks axi_interfaces "
@I [HLS-100] Command 'sc_get_clocks' returned 0; elapsed 0Total elapsed time: 9.91 sec.
@I [HLS-100] Command "sc_get_portdomain axi_interfaces "
@I [HLS-100] Command 'sc_get_portdomain' returned 0; elapsed 0Total elapsed time: 9.91 sec.
@I [HLS-0] Model list for RTL component generation: axi_interfaces
@I [HLS-0] Handling components in module [axi_interfaces] ... 
@I [HLS-100] Command "source D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.compgen.tcl "
@I [HLS-0] Found component axi_interfaces_AXILiteS_s_axi.
@I [HLS-0] Append model axi_interfaces_AXILiteS_s_axi
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.029Total elapsed time: 9.199 sec.
@I [HLS-0] Append model axi_interfaces
@I [HLS-0] Generating RTL model list ...
@I [HLS-0] All models in this session: axi_interfaces_AXILiteS_s_axi axi_interfaces
@I [HLS-0] To file: write model axi_interfaces_AXILiteS_s_axi
@I [HLS-0] To file: write model axi_interfaces
@I [HLS-0] Finished generating RTL model list.


@I [HLS-0] RTL Generation done.
@I [HLS-0] CAS Generation done.
@I [HLS-0] CBC Generation done.
@I [HLS-100] Command "export_ssdm D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/a.export.ll "
@I [HLS-100] Command 'export_ssdm' returned 0; elapsed 0.003Total elapsed time: 9.256 sec.
@I [HLS-100] Command "source D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 9.263 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/generic/autopilot/common.gen "
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/generic/autopilot/APCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 9.265 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003Total elapsed time: 9.266 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/generic/autopilot/op.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 9.267 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/generic/autopilot/op_simcore.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 9.269 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/generic/autopilot/interface.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 9.269 sec.
@I [HLS-100] Command "source D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 9.270 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/kintex7/kintex7.gen "
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 9.274 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 9.275 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003Total elapsed time: 9.278 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.004Total elapsed time: 9.282 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.009Total elapsed time: 9.291 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.013Total elapsed time: 9.291 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.013Total elapsed time: 9.304 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 9.314 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.005Total elapsed time: 9.320 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 9.320 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.126Total elapsed time: 9.446 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.037Total elapsed time: 9.483 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.211Total elapsed time: 9.483 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 9.485 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.215Total elapsed time: 9.486 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.216Total elapsed time: 9.486 sec.
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen "
@I [HLS-100] Command "source C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003Total elapsed time: 9.489 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003Total elapsed time: 9.489 sec.
@I [HLS-100] Command "source D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 9.515 sec.
@I [HLS-100] Command "source D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 9.517 sec.
@I [HLS-100] Command "source D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 9.519 sec.
@I [HLS-100] Command "source D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 9.521 sec.
@I [HLS-100] Command "source D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/.autopilot/db/axi_interfaces.compgen.tcl "
@I [HLS-100] Command "source ./AXILiteS.slave.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 9.564 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.101Total elapsed time: 9.623 sec.
@I [HLS-10] Finished generating all RTL models.
@0 [HLS-0] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'axi_interfaces'.
@I [WVHDL-304] Generating RTL VHDL for 'axi_interfaces'.
@I [WVLOG-307] Generating RTL Verilog for 'axi_interfaces'.
@I [HLS-100] Command 'autosyn' returned 0; elapsed 1.474Total elapsed time: 9.648 sec.
@I [HLS-100] Command 'csynth_design' returned 0; elapsed 7.349Total elapsed time: 9.648 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 8.51Total elapsed time: 9.648 sec.
@I [HLS-100] Command "cleanup_all "
@I [HLS-100] Command 'cleanup_all' returned 0; elapsed 0.005Total elapsed time: 9.653 sec.
