<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="unionModulosVHDL.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TopLevelDesign.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TopLevelDesign.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TopLevelDesign.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TopLevelDesign.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevelDesign.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TopLevelDesign.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TopLevelDesign.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TopLevelDesign.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevelDesign_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TopLevelDesign_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TopLevelDesign_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TopLevelDesign_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TopLevelDesign_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevelDesign_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopLevelDesign_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="medioSumador.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="medioSumador.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="medioSumador.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nombreEntidadCompuertaOR.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="nombreEntidadCompuertaOR.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="nombreEntidadCompuertaOR.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nombreEntidadMedioSumador.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="nombreEntidadMedioSumador.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="nombreEntidadMedioSumador.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1587683222" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1587683222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587683222" xil_pn:in_ck="6595155627442879119" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1587683222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopLevelDesign.vhd"/>
      <outfile xil_pn:name="compuertaOR.vhd"/>
      <outfile xil_pn:name="medioSumador.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1587683222" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3396861331648066760" xil_pn:start_ts="1587683222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587683222" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="996243164819145930" xil_pn:start_ts="1587683222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587683222" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8663204098134491247" xil_pn:start_ts="1587683222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587683222" xil_pn:in_ck="6595155627442879119" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1587683222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopLevelDesign.vhd"/>
      <outfile xil_pn:name="compuertaOR.vhd"/>
      <outfile xil_pn:name="medioSumador.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1587683232" xil_pn:in_ck="6595155627442879119" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6220857532197223141" xil_pn:start_ts="1587683222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="TopLevelDesign_beh.prj"/>
      <outfile xil_pn:name="TopLevelDesign_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1587683232" xil_pn:in_ck="8865856516675668468" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="9172467597322783794" xil_pn:start_ts="1587683232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TopLevelDesign_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1688040895" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1688040895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688040895" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6615168901933670666" xil_pn:start_ts="1688040895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688040895" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8663204098134491247" xil_pn:start_ts="1688040895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688040895" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1688040895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688040895" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3396861331648066760" xil_pn:start_ts="1688040895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688040895" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1688040895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688040895" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5202163857943995803" xil_pn:start_ts="1688040895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688060516" xil_pn:in_ck="6595155627442879119" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-338691879910838034" xil_pn:start_ts="1688060509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="TopLevelDesign.lso"/>
      <outfile xil_pn:name="TopLevelDesign.ngc"/>
      <outfile xil_pn:name="TopLevelDesign.ngr"/>
      <outfile xil_pn:name="TopLevelDesign.prj"/>
      <outfile xil_pn:name="TopLevelDesign.stx"/>
      <outfile xil_pn:name="TopLevelDesign.syr"/>
      <outfile xil_pn:name="TopLevelDesign.xst"/>
      <outfile xil_pn:name="TopLevelDesign_beh.prj"/>
      <outfile xil_pn:name="TopLevelDesign_vhdl.prj"/>
      <outfile xil_pn:name="TopLevelDesign_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
