<dec f='codebrowser/include/hw/pci/pci.h' l='267' type='uint8_t *'/>
<offset>960</offset>
<doc f='codebrowser/include/hw/pci/pci.h' l='265'>/* Used to enable config checks on load. Note that writable bits are
     * never checked even if set in cmask. */</doc>
<use f='codebrowser/hw/pci/pci.c' l='464' u='r' c='get_pci_config_device'/>
<use f='codebrowser/hw/pci/pci.c' l='468' u='r' c='get_pci_config_device'/>
<use f='codebrowser/hw/pci/pci.c' l='704' u='r' c='pci_init_cmask'/>
<use f='codebrowser/hw/pci/pci.c' l='705' u='r' c='pci_init_cmask'/>
<use f='codebrowser/hw/pci/pci.c' l='706' u='r' c='pci_init_cmask'/>
<use f='codebrowser/hw/pci/pci.c' l='707' u='r' c='pci_init_cmask'/>
<use f='codebrowser/hw/pci/pci.c' l='708' u='r' c='pci_init_cmask'/>
<use f='codebrowser/hw/pci/pci.c' l='709' u='r' c='pci_init_cmask'/>
<use f='codebrowser/hw/pci/pci.c' l='710' u='r' c='pci_init_cmask'/>
<use f='codebrowser/hw/pci/pci.c' l='711' u='r' c='pci_init_cmask'/>
<use f='codebrowser/hw/pci/pci.c' l='792' u='r' c='pci_init_mask_bridge'/>
<use f='codebrowser/hw/pci/pci.c' l='793' u='r' c='pci_init_mask_bridge'/>
<use f='codebrowser/hw/pci/pci.c' l='794' u='r' c='pci_init_mask_bridge'/>
<use f='codebrowser/hw/pci/pci.c' l='796' u='r' c='pci_init_mask_bridge'/>
<use f='codebrowser/hw/pci/pci.c' l='852' u='w' c='pci_config_alloc'/>
<use f='codebrowser/hw/pci/pci.c' l='861' u='r' c='pci_config_free'/>
<use f='codebrowser/hw/pci/pci.c' l='1127' u='r' c='pci_register_bar'/>
<use f='codebrowser/hw/pci/pci.c' l='1130' u='r' c='pci_register_bar'/>
<use f='codebrowser/hw/pci/pci.c' l='2305' u='r' c='pci_add_capability'/>
<use f='codebrowser/hw/pci/pci.c' l='2320' u='r' c='pci_del_capability'/>
<use f='codebrowser/hw/pci/pcie.c' l='51' u='r' c='pcie_cap_v1_fill'/>
<use f='codebrowser/hw/pci/pcie.c' l='727' u='r' c='pcie_add_capability'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='750' u='r' c='pcie_aer_root_init'/>
<use f='codebrowser/hw/pci/slotid_cap.c' l='35' u='r' c='slotid_cap_init'/>
