[14:48:42.495] <TB2>     INFO: *** Welcome to pxar ***
[14:48:42.495] <TB2>     INFO: *** Today: 2016/09/12
[14:48:42.502] <TB2>     INFO: *** Version: 47bc-dirty
[14:48:42.502] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C15.dat
[14:48:42.502] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:48:42.502] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//defaultMaskFile.dat
[14:48:42.502] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters_C15.dat
[14:48:42.580] <TB2>     INFO:         clk: 4
[14:48:42.580] <TB2>     INFO:         ctr: 4
[14:48:42.580] <TB2>     INFO:         sda: 19
[14:48:42.580] <TB2>     INFO:         tin: 9
[14:48:42.580] <TB2>     INFO:         level: 15
[14:48:42.580] <TB2>     INFO:         triggerdelay: 0
[14:48:42.580] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:48:42.580] <TB2>     INFO: Log level: DEBUG
[14:48:42.590] <TB2>     INFO: Found DTB DTB_WWXLHF
[14:48:42.598] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[14:48:42.601] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[14:48:42.603] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[14:48:44.163] <TB2>     INFO: DUT info: 
[14:48:44.163] <TB2>     INFO: The DUT currently contains the following objects:
[14:48:44.163] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:48:44.163] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[14:48:44.163] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[14:48:44.163] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:48:44.163] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:44.163] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:44.163] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:44.163] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:44.163] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:44.163] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:44.163] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:44.163] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:44.163] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:44.163] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:44.163] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:44.163] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:44.163] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:44.163] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:44.163] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:44.163] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:48:44.164] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:48:44.165] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:48:44.166] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:48:44.167] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:48:44.169] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32976896
[14:48:44.169] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x18916f0
[14:48:44.169] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1805770
[14:48:44.169] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fc075d94010
[14:48:44.169] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fc07bfff510
[14:48:44.169] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33042432 fPxarMemory = 0x7fc075d94010
[14:48:44.170] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 365.8mA
[14:48:44.171] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 461.4mA
[14:48:44.171] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[14:48:44.171] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:48:44.572] <TB2>     INFO: enter 'restricted' command line mode
[14:48:44.572] <TB2>     INFO: enter test to run
[14:48:44.572] <TB2>     INFO:   test: FPIXTest no parameter change
[14:48:44.572] <TB2>     INFO:   running: fpixtest
[14:48:44.572] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:48:44.575] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:48:44.575] <TB2>     INFO: ######################################################################
[14:48:44.575] <TB2>     INFO: PixTestFPIXTest::doTest()
[14:48:44.575] <TB2>     INFO: ######################################################################
[14:48:44.579] <TB2>     INFO: ######################################################################
[14:48:44.579] <TB2>     INFO: PixTestPretest::doTest()
[14:48:44.579] <TB2>     INFO: ######################################################################
[14:48:44.582] <TB2>     INFO:    ----------------------------------------------------------------------
[14:48:44.582] <TB2>     INFO:    PixTestPretest::programROC() 
[14:48:44.582] <TB2>     INFO:    ----------------------------------------------------------------------
[14:49:02.598] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:49:02.598] <TB2>     INFO: IA differences per ROC:  20.9 16.1 18.5 17.7 19.3 19.3 19.3 17.7 16.9 17.7 20.1 19.3 17.7 21.7 17.7 19.3
[14:49:02.663] <TB2>     INFO:    ----------------------------------------------------------------------
[14:49:02.663] <TB2>     INFO:    PixTestPretest::checkIdig() 
[14:49:02.663] <TB2>     INFO:    ----------------------------------------------------------------------
[14:49:03.916] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[14:49:04.418] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:49:04.919] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[14:49:05.421] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:49:05.923] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:49:06.424] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[14:49:06.926] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:49:07.428] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[14:49:07.929] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:49:08.431] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[14:49:08.932] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:49:09.434] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:49:09.936] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:49:10.437] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:49:10.939] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[14:49:11.440] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:49:11.694] <TB2>     INFO: Idig [mA/ROC]: 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[14:49:11.694] <TB2>     INFO: Test took 9034 ms.
[14:49:11.694] <TB2>     INFO: PixTestPretest::checkIdig() done.
[14:49:11.726] <TB2>     INFO:    ----------------------------------------------------------------------
[14:49:11.726] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:49:11.726] <TB2>     INFO:    ----------------------------------------------------------------------
[14:49:11.828] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[14:49:11.929] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 25.4188 mA
[14:49:12.030] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  71 Ia 23.8187 mA
[14:49:12.131] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  72 Ia 23.8187 mA
[14:49:12.231] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  73 Ia 24.6187 mA
[14:49:12.332] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  70 Ia 23.8187 mA
[14:49:12.433] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  71 Ia 24.6187 mA
[14:49:12.533] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  68 Ia 23.8187 mA
[14:49:12.634] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  69 Ia 23.8187 mA
[14:49:12.734] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  70 Ia 23.8187 mA
[14:49:12.835] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  71 Ia 23.8187 mA
[14:49:12.935] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  72 Ia 23.8187 mA
[14:49:13.036] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  73 Ia 24.6187 mA
[14:49:13.138] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 20.6188 mA
[14:49:13.238] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  98 Ia 25.4188 mA
[14:49:13.339] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  91 Ia 23.8187 mA
[14:49:13.440] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  92 Ia 23.8187 mA
[14:49:13.540] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  93 Ia 24.6187 mA
[14:49:13.641] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  90 Ia 23.8187 mA
[14:49:13.742] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  91 Ia 23.8187 mA
[14:49:13.843] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  92 Ia 23.8187 mA
[14:49:13.943] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  93 Ia 23.8187 mA
[14:49:14.044] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  94 Ia 24.6187 mA
[14:49:14.145] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  91 Ia 23.8187 mA
[14:49:14.245] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  92 Ia 23.8187 mA
[14:49:14.347] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.0188 mA
[14:49:14.447] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  84 Ia 24.6187 mA
[14:49:14.548] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  81 Ia 23.8187 mA
[14:49:14.648] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  82 Ia 23.8187 mA
[14:49:14.749] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  83 Ia 24.6187 mA
[14:49:14.850] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  80 Ia 23.8187 mA
[14:49:14.951] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  81 Ia 23.8187 mA
[14:49:15.051] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  82 Ia 23.8187 mA
[14:49:15.152] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  83 Ia 24.6187 mA
[14:49:15.253] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  80 Ia 23.8187 mA
[14:49:15.354] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  81 Ia 23.8187 mA
[14:49:15.454] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  82 Ia 23.8187 mA
[14:49:15.556] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.0188 mA
[14:49:15.657] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 23.8187 mA
[14:49:15.757] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  85 Ia 24.6187 mA
[14:49:15.859] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  82 Ia 23.8187 mA
[14:49:15.959] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  83 Ia 23.8187 mA
[14:49:16.060] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  84 Ia 23.8187 mA
[14:49:16.160] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  85 Ia 24.6187 mA
[14:49:16.261] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  82 Ia 23.8187 mA
[14:49:16.362] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  83 Ia 23.8187 mA
[14:49:16.462] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  84 Ia 24.6187 mA
[14:49:16.563] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  81 Ia 23.8187 mA
[14:49:16.663] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  82 Ia 23.8187 mA
[14:49:16.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.8187 mA
[14:49:16.866] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  79 Ia 24.6187 mA
[14:49:16.967] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  76 Ia 23.8187 mA
[14:49:17.068] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  77 Ia 23.8187 mA
[14:49:17.168] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  78 Ia 23.8187 mA
[14:49:17.269] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  79 Ia 24.6187 mA
[14:49:17.370] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  76 Ia 23.8187 mA
[14:49:17.471] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  77 Ia 23.8187 mA
[14:49:17.571] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  78 Ia 23.8187 mA
[14:49:17.672] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  79 Ia 24.6187 mA
[14:49:17.774] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  76 Ia 23.8187 mA
[14:49:17.874] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  77 Ia 23.8187 mA
[14:49:17.976] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.8187 mA
[14:49:18.077] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  79 Ia 23.8187 mA
[14:49:18.177] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  80 Ia 24.6187 mA
[14:49:18.279] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  77 Ia 23.8187 mA
[14:49:18.379] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  78 Ia 23.8187 mA
[14:49:18.480] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  79 Ia 23.8187 mA
[14:49:18.581] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  80 Ia 24.6187 mA
[14:49:18.682] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  77 Ia 23.8187 mA
[14:49:18.782] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  78 Ia 23.8187 mA
[14:49:18.883] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  79 Ia 23.8187 mA
[14:49:18.984] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  80 Ia 24.6187 mA
[14:49:19.084] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  77 Ia 23.8187 mA
[14:49:19.186] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.8187 mA
[14:49:19.287] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  79 Ia 23.8187 mA
[14:49:19.387] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  80 Ia 24.6187 mA
[14:49:19.488] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  77 Ia 23.0188 mA
[14:49:19.589] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  83 Ia 25.4188 mA
[14:49:19.690] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  76 Ia 23.0188 mA
[14:49:19.791] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  82 Ia 25.4188 mA
[14:49:19.892] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  75 Ia 23.0188 mA
[14:49:19.992] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  81 Ia 24.6187 mA
[14:49:20.093] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  78 Ia 23.8187 mA
[14:49:20.194] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  79 Ia 23.8187 mA
[14:49:20.295] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  80 Ia 23.8187 mA
[14:49:20.396] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.2188 mA
[14:49:20.497] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  89 Ia 24.6187 mA
[14:49:20.598] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  86 Ia 23.8187 mA
[14:49:20.699] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  87 Ia 23.8187 mA
[14:49:20.800] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  88 Ia 24.6187 mA
[14:49:20.900] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  85 Ia 23.8187 mA
[14:49:20.001] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  86 Ia 24.6187 mA
[14:49:21.101] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  83 Ia 23.8187 mA
[14:49:21.201] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  84 Ia 23.8187 mA
[14:49:21.302] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  85 Ia 23.8187 mA
[14:49:21.403] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  86 Ia 23.8187 mA
[14:49:21.504] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  87 Ia 23.8187 mA
[14:49:21.605] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 21.4188 mA
[14:49:21.706] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  94 Ia 25.4188 mA
[14:49:21.806] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  87 Ia 23.8187 mA
[14:49:21.907] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  88 Ia 23.8187 mA
[14:49:22.008] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  89 Ia 23.8187 mA
[14:49:22.108] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  90 Ia 24.6187 mA
[14:49:22.210] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  87 Ia 23.8187 mA
[14:49:22.310] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  88 Ia 23.8187 mA
[14:49:22.411] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  89 Ia 24.6187 mA
[14:49:22.511] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  86 Ia 23.8187 mA
[14:49:22.612] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  87 Ia 23.8187 mA
[14:49:22.712] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  88 Ia 23.8187 mA
[14:49:22.814] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.2188 mA
[14:49:22.915] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  89 Ia 24.6187 mA
[14:49:23.015] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  86 Ia 24.6187 mA
[14:49:23.116] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  83 Ia 23.8187 mA
[14:49:23.217] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  84 Ia 23.8187 mA
[14:49:23.317] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  85 Ia 24.6187 mA
[14:49:23.418] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  82 Ia 23.8187 mA
[14:49:23.518] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  83 Ia 23.8187 mA
[14:49:23.619] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  84 Ia 23.8187 mA
[14:49:23.720] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  85 Ia 24.6187 mA
[14:49:23.820] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  82 Ia 23.8187 mA
[14:49:23.921] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  83 Ia 23.8187 mA
[14:49:24.023] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.8187 mA
[14:49:24.123] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  79 Ia 24.6187 mA
[14:49:24.225] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  76 Ia 23.8187 mA
[14:49:24.326] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  77 Ia 23.8187 mA
[14:49:24.426] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  78 Ia 23.8187 mA
[14:49:24.527] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  79 Ia 24.6187 mA
[14:49:24.627] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  76 Ia 23.8187 mA
[14:49:24.728] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  77 Ia 23.8187 mA
[14:49:24.829] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  78 Ia 23.8187 mA
[14:49:24.930] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  79 Ia 24.6187 mA
[14:49:25.031] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  76 Ia 23.8187 mA
[14:49:25.131] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  77 Ia 23.8187 mA
[14:49:25.232] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.8187 mA
[14:49:25.333] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  79 Ia 23.8187 mA
[14:49:25.434] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  80 Ia 24.6187 mA
[14:49:25.534] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  77 Ia 23.8187 mA
[14:49:25.635] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  78 Ia 23.8187 mA
[14:49:25.736] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  79 Ia 23.8187 mA
[14:49:25.837] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  80 Ia 24.6187 mA
[14:49:25.938] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  77 Ia 23.8187 mA
[14:49:26.039] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  78 Ia 23.8187 mA
[14:49:26.140] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  79 Ia 23.8187 mA
[14:49:26.240] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  80 Ia 24.6187 mA
[14:49:26.341] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  77 Ia 23.8187 mA
[14:49:26.442] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.2188 mA
[14:49:26.543] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  89 Ia 24.6187 mA
[14:49:26.644] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  86 Ia 23.8187 mA
[14:49:26.745] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  87 Ia 24.6187 mA
[14:49:26.846] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  84 Ia 23.8187 mA
[14:49:26.946] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  85 Ia 23.8187 mA
[14:49:27.047] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  86 Ia 23.8187 mA
[14:49:27.148] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  87 Ia 23.8187 mA
[14:49:27.248] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  88 Ia 23.8187 mA
[14:49:27.348] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  89 Ia 23.8187 mA
[14:49:27.449] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  90 Ia 24.6187 mA
[14:49:27.550] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  87 Ia 24.6187 mA
[14:49:27.652] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 25.4188 mA
[14:49:27.752] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  71 Ia 24.6187 mA
[14:49:27.853] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  68 Ia 23.8187 mA
[14:49:27.954] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  69 Ia 23.8187 mA
[14:49:28.055] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  70 Ia 24.6187 mA
[14:49:28.155] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  67 Ia 23.8187 mA
[14:49:28.256] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  68 Ia 23.8187 mA
[14:49:28.357] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  69 Ia 23.8187 mA
[14:49:28.458] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  70 Ia 24.6187 mA
[14:49:28.559] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  67 Ia 23.8187 mA
[14:49:28.660] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  68 Ia 23.8187 mA
[14:49:28.760] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  69 Ia 23.8187 mA
[14:49:28.862] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.2188 mA
[14:49:28.962] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  89 Ia 24.6187 mA
[14:49:29.063] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  86 Ia 24.6187 mA
[14:49:29.164] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  83 Ia 23.8187 mA
[14:49:29.265] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  84 Ia 23.8187 mA
[14:49:29.366] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  85 Ia 23.8187 mA
[14:49:29.466] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  86 Ia 24.6187 mA
[14:49:29.567] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  83 Ia 23.8187 mA
[14:49:29.668] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  84 Ia 23.8187 mA
[14:49:29.769] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  85 Ia 23.8187 mA
[14:49:29.869] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  86 Ia 24.6187 mA
[14:49:29.970] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  83 Ia 23.8187 mA
[14:49:30.071] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.0188 mA
[14:49:30.172] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 24.6187 mA
[14:49:30.273] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  81 Ia 23.8187 mA
[14:49:30.374] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  82 Ia 24.6187 mA
[14:49:30.474] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  79 Ia 23.8187 mA
[14:49:30.575] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  80 Ia 23.8187 mA
[14:49:30.676] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  81 Ia 24.6187 mA
[14:49:30.776] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  78 Ia 23.0188 mA
[14:49:30.877] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  84 Ia 25.4188 mA
[14:49:30.978] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  77 Ia 23.0188 mA
[14:49:31.079] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  83 Ia 24.6187 mA
[14:49:31.179] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  80 Ia 23.8187 mA
[14:49:31.206] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  73
[14:49:31.206] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  92
[14:49:31.206] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  82
[14:49:31.206] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  82
[14:49:31.206] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  77
[14:49:31.206] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  77
[14:49:31.206] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  80
[14:49:31.206] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  87
[14:49:31.207] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  88
[14:49:31.207] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  83
[14:49:31.207] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  77
[14:49:31.207] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  77
[14:49:31.207] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  87
[14:49:31.207] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  69
[14:49:31.207] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  83
[14:49:31.207] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  80
[14:49:33.034] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 381.9 mA = 23.8688 mA/ROC
[14:49:33.034] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  20.1  18.5  19.3  18.5  19.3  19.3  19.3  19.3  18.5  18.5  20.1  19.3  18.5  19.3
[14:49:33.068] <TB2>     INFO:    ----------------------------------------------------------------------
[14:49:33.068] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[14:49:33.068] <TB2>     INFO:    ----------------------------------------------------------------------
[14:49:33.204] <TB2>     INFO: Expecting 231680 events.
[14:49:41.402] <TB2>     INFO: 231680 events read in total (7481ms).
[14:49:41.553] <TB2>     INFO: Test took 8482ms.
[14:49:41.755] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 98 and Delta(CalDel) = 57
[14:49:41.759] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 57
[14:49:41.763] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 110 and Delta(CalDel) = 60
[14:49:41.766] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 80 and Delta(CalDel) = 62
[14:49:41.769] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 89 and Delta(CalDel) = 64
[14:49:41.773] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 61
[14:49:41.776] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 82 and Delta(CalDel) = 62
[14:49:41.780] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 80 and Delta(CalDel) = 62
[14:49:41.783] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 95 and Delta(CalDel) = 64
[14:49:41.787] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 89 and Delta(CalDel) = 60
[14:49:41.790] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 85 and Delta(CalDel) = 64
[14:49:41.794] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 89 and Delta(CalDel) = 64
[14:49:41.799] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 108 and Delta(CalDel) = 63
[14:49:41.802] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 113 and Delta(CalDel) = 63
[14:49:41.806] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 92 and Delta(CalDel) = 62
[14:49:41.810] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 81 and Delta(CalDel) = 60
[14:49:41.851] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:49:41.886] <TB2>     INFO:    ----------------------------------------------------------------------
[14:49:41.886] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:49:41.886] <TB2>     INFO:    ----------------------------------------------------------------------
[14:49:42.022] <TB2>     INFO: Expecting 231680 events.
[14:49:50.279] <TB2>     INFO: 231680 events read in total (7542ms).
[14:49:50.283] <TB2>     INFO: Test took 8393ms.
[14:49:50.305] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 30
[14:49:50.616] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29.5
[14:49:50.620] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 29.5
[14:49:50.624] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[14:49:50.628] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 32
[14:49:50.632] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31
[14:49:50.636] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31
[14:49:50.640] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 31
[14:49:50.643] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 31.5
[14:49:50.647] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29
[14:49:50.651] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31.5
[14:49:50.654] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[14:49:50.658] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 31
[14:49:50.661] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[14:49:50.664] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 31
[14:49:50.668] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 30
[14:49:50.700] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:49:50.700] <TB2>     INFO: CalDel:      113   114   116   143   148   133   133   126   130   119   138   143   132   143   129   115
[14:49:50.700] <TB2>     INFO: VthrComp:     51    51    52    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:49:50.704] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C0.dat
[14:49:50.704] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C1.dat
[14:49:50.704] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C2.dat
[14:49:50.705] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C3.dat
[14:49:50.705] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C4.dat
[14:49:50.705] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C5.dat
[14:49:50.705] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C6.dat
[14:49:50.705] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C7.dat
[14:49:50.705] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C8.dat
[14:49:50.705] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C9.dat
[14:49:50.705] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C10.dat
[14:49:50.705] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C11.dat
[14:49:50.706] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C12.dat
[14:49:50.706] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C13.dat
[14:49:50.706] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C14.dat
[14:49:50.706] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C15.dat
[14:49:50.706] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:49:50.706] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:49:50.706] <TB2>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[14:49:50.706] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:49:50.793] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:49:50.793] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:49:50.793] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:49:50.793] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:49:50.796] <TB2>     INFO: ######################################################################
[14:49:50.796] <TB2>     INFO: PixTestTiming::doTest()
[14:49:50.796] <TB2>     INFO: ######################################################################
[14:49:50.796] <TB2>     INFO:    ----------------------------------------------------------------------
[14:49:50.796] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[14:49:50.796] <TB2>     INFO:    ----------------------------------------------------------------------
[14:49:50.796] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:49:52.692] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:49:54.965] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:49:57.239] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:49:59.511] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:50:01.784] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:50:04.057] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:50:06.331] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:50:08.603] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:50:10.876] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:50:13.150] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:50:15.423] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:50:17.696] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:50:19.405] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:50:21.678] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:50:23.953] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:50:26.225] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:50:27.747] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:50:29.266] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:50:30.787] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:50:32.305] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:50:33.824] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:50:35.344] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:50:36.864] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:50:38.384] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:50:39.904] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:50:41.427] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:50:42.948] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:50:44.471] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:50:45.993] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:50:47.516] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:50:49.037] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:50:50.559] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:50:52.079] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:50:53.600] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:50:55.120] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:50:56.640] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:50:58.161] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:50:59.682] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:51:01.202] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:51:02.723] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:51:04.996] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:51:07.269] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:51:09.542] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:51:11.815] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:51:14.088] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:51:16.362] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:51:18.634] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:51:20.908] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:51:23.181] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:51:25.455] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:51:27.728] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:51:30.002] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:51:32.275] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:51:34.548] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:51:36.820] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:51:39.094] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:51:41.370] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:51:43.643] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:51:45.916] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:51:48.189] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:51:50.463] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:51:52.735] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:51:55.009] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:51:57.281] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:51:59.555] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:52:01.828] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:52:04.101] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:52:06.374] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:52:08.648] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:52:10.921] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:52:13.195] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:52:15.468] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:52:16.987] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:52:18.506] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:52:20.025] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:52:21.544] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:52:23.063] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:52:24.583] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:52:26.102] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:52:27.622] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:52:29.141] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:52:30.662] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:52:32.181] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:52:33.701] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:52:35.221] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:52:36.741] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:52:38.260] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:52:39.781] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:52:41.303] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:52:42.827] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:52:44.349] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:52:45.873] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:52:47.396] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:52:48.920] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:52:50.443] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:52:51.967] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:52:53.488] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:52:55.008] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:52:56.528] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:52:58.050] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:52:59.571] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:53:01.091] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:53:02.610] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:53:04.131] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:53:06.404] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:53:08.677] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:53:10.950] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:53:13.223] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:53:15.497] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:53:17.770] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:53:20.044] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:53:22.317] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:53:24.590] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:53:26.863] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:53:29.136] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:53:31.409] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:53:33.685] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:53:35.959] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:53:38.232] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:53:40.505] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:53:42.778] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:53:45.051] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:53:47.324] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:53:49.597] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:53:51.870] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:53:54.145] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:53:56.418] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:53:59.076] <TB2>     INFO: TBM Phase Settings: 204
[14:53:59.076] <TB2>     INFO: 400MHz Phase: 3
[14:53:59.076] <TB2>     INFO: 160MHz Phase: 6
[14:53:59.076] <TB2>     INFO: Functional Phase Area: 4
[14:53:59.079] <TB2>     INFO: Test took 248283 ms.
[14:53:59.079] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:53:59.079] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:59.079] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[14:53:59.079] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:59.079] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:54:00.221] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:54:01.741] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:54:03.260] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:54:04.781] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:54:06.300] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:54:07.820] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:54:09.341] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:54:10.860] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:54:12.380] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:54:13.900] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:54:15.420] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:54:16.940] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:54:18.459] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:54:19.979] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:54:21.498] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:54:23.018] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:54:24.538] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:54:26.811] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:54:29.085] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:54:31.358] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:54:33.632] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:54:35.905] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:54:37.425] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:54:38.945] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:54:40.466] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:54:42.739] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:54:45.013] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:54:47.286] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:54:49.559] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:54:51.833] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:54:53.354] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:54:54.874] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:54:56.394] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:54:58.667] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:55:00.949] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:55:03.222] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:55:05.495] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:55:07.769] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:55:09.289] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:55:10.808] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:55:12.328] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:55:13.848] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:55:15.367] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:55:16.887] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:55:18.406] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:55:19.926] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:55:21.446] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:55:22.965] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:55:24.486] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:55:26.006] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:55:27.526] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:55:29.046] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:55:30.566] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:55:32.087] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:55:33.607] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:55:35.128] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:55:36.647] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:55:38.167] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:55:39.687] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:55:41.207] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:55:42.727] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:55:44.247] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:55:45.767] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:55:47.670] <TB2>     INFO: ROC Delay Settings: 219
[14:55:47.670] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[14:55:47.670] <TB2>     INFO: ROC Port 0 Delay: 3
[14:55:47.670] <TB2>     INFO: ROC Port 1 Delay: 3
[14:55:47.670] <TB2>     INFO: Functional ROC Area: 3
[14:55:47.673] <TB2>     INFO: Test took 108594 ms.
[14:55:47.673] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[14:55:47.674] <TB2>     INFO:    ----------------------------------------------------------------------
[14:55:47.674] <TB2>     INFO:    PixTestTiming::TimingTest()
[14:55:47.674] <TB2>     INFO:    ----------------------------------------------------------------------
[14:55:48.813] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 403b 4038 403a 403b 403b 403b 403b 4038 e062 c000 a101 80b1 4038 4038 4038 4038 4038 4038 4038 4038 e062 c000 
[14:55:48.813] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4038 4039 4038 4038 4038 4038 4038 4039 e022 c000 a102 80c0 4038 4038 4038 4038 4038 4038 4038 4038 e022 c000 
[14:55:48.813] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4038 4038 4038 4038 4039 4039 4039 4039 e022 c000 a103 8000 4038 4038 4038 4038 4038 4038 4038 4038 e022 c000 
[14:55:48.813] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:56:03.084] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:03.084] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:56:17.251] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:17.251] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:56:31.356] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:31.356] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:56:45.534] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:45.534] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:56:59.703] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:59.703] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:57:13.838] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:13.839] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:57:28.010] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:28.010] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:57:42.169] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:42.169] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:57:56.262] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:56.262] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:58:10.323] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:10.707] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:10.720] <TB2>     INFO: Decoding statistics:
[14:58:10.720] <TB2>     INFO:   General information:
[14:58:10.720] <TB2>     INFO: 	 16bit words read:         240000000
[14:58:10.720] <TB2>     INFO: 	 valid events total:       20000000
[14:58:10.720] <TB2>     INFO: 	 empty events:             20000000
[14:58:10.720] <TB2>     INFO: 	 valid events with pixels: 0
[14:58:10.720] <TB2>     INFO: 	 valid pixel hits:         0
[14:58:10.720] <TB2>     INFO:   Event errors: 	           0
[14:58:10.720] <TB2>     INFO: 	 start marker:             0
[14:58:10.720] <TB2>     INFO: 	 stop marker:              0
[14:58:10.720] <TB2>     INFO: 	 overflow:                 0
[14:58:10.720] <TB2>     INFO: 	 invalid 5bit words:       0
[14:58:10.720] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:58:10.720] <TB2>     INFO:   TBM errors: 		           0
[14:58:10.720] <TB2>     INFO: 	 flawed TBM headers:       0
[14:58:10.720] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:58:10.720] <TB2>     INFO: 	 event ID mismatches:      0
[14:58:10.720] <TB2>     INFO:   ROC errors: 		           0
[14:58:10.720] <TB2>     INFO: 	 missing ROC header(s):    0
[14:58:10.720] <TB2>     INFO: 	 misplaced readback start: 0
[14:58:10.720] <TB2>     INFO:   Pixel decoding errors:	   0
[14:58:10.720] <TB2>     INFO: 	 pixel data incomplete:    0
[14:58:10.720] <TB2>     INFO: 	 pixel address:            0
[14:58:10.720] <TB2>     INFO: 	 pulse height fill bit:    0
[14:58:10.720] <TB2>     INFO: 	 buffer corruption:        0
[14:58:10.720] <TB2>     INFO:    ----------------------------------------------------------------------
[14:58:10.720] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:58:10.720] <TB2>     INFO:    ----------------------------------------------------------------------
[14:58:10.720] <TB2>     INFO:    ----------------------------------------------------------------------
[14:58:10.720] <TB2>     INFO:    Read back bit status: 1
[14:58:10.720] <TB2>     INFO:    ----------------------------------------------------------------------
[14:58:10.720] <TB2>     INFO:    ----------------------------------------------------------------------
[14:58:10.720] <TB2>     INFO:    Timings are good!
[14:58:10.720] <TB2>     INFO:    ----------------------------------------------------------------------
[14:58:10.720] <TB2>     INFO: Test took 143046 ms.
[14:58:10.720] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:58:10.720] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:58:10.721] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:58:10.721] <TB2>     INFO: PixTestTiming::doTest took 499928 ms.
[14:58:10.721] <TB2>     INFO: PixTestTiming::doTest() done
[14:58:10.721] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:58:10.721] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:58:10.721] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:58:10.721] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:58:10.721] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:58:10.722] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:58:10.722] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:58:11.072] <TB2>     INFO: ######################################################################
[14:58:11.072] <TB2>     INFO: PixTestAlive::doTest()
[14:58:11.072] <TB2>     INFO: ######################################################################
[14:58:11.075] <TB2>     INFO:    ----------------------------------------------------------------------
[14:58:11.075] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:58:11.075] <TB2>     INFO:    ----------------------------------------------------------------------
[14:58:11.076] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:58:11.421] <TB2>     INFO: Expecting 41600 events.
[14:58:15.497] <TB2>     INFO: 41600 events read in total (3361ms).
[14:58:15.498] <TB2>     INFO: Test took 4422ms.
[14:58:15.506] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:15.506] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:58:15.506] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:58:15.882] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:58:15.882] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:58:15.883] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:58:15.885] <TB2>     INFO:    ----------------------------------------------------------------------
[14:58:15.885] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:58:15.886] <TB2>     INFO:    ----------------------------------------------------------------------
[14:58:15.887] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:58:16.230] <TB2>     INFO: Expecting 41600 events.
[14:58:19.201] <TB2>     INFO: 41600 events read in total (2256ms).
[14:58:19.202] <TB2>     INFO: Test took 3315ms.
[14:58:19.202] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:19.202] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:58:19.202] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:58:19.202] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:58:19.608] <TB2>     INFO: PixTestAlive::maskTest() done
[14:58:19.608] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:58:19.611] <TB2>     INFO:    ----------------------------------------------------------------------
[14:58:19.611] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:58:19.611] <TB2>     INFO:    ----------------------------------------------------------------------
[14:58:19.613] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:58:19.956] <TB2>     INFO: Expecting 41600 events.
[14:58:24.011] <TB2>     INFO: 41600 events read in total (3340ms).
[14:58:24.012] <TB2>     INFO: Test took 4399ms.
[14:58:24.020] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:24.020] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:58:24.020] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:58:24.399] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:58:24.399] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:58:24.399] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:58:24.399] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:58:24.407] <TB2>     INFO: ######################################################################
[14:58:24.407] <TB2>     INFO: PixTestTrim::doTest()
[14:58:24.407] <TB2>     INFO: ######################################################################
[14:58:24.409] <TB2>     INFO:    ----------------------------------------------------------------------
[14:58:24.409] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:58:24.409] <TB2>     INFO:    ----------------------------------------------------------------------
[14:58:24.486] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:58:24.486] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:58:24.503] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:58:24.503] <TB2>     INFO:     run 1 of 1
[14:58:24.503] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:58:24.846] <TB2>     INFO: Expecting 5025280 events.
[14:59:10.442] <TB2>     INFO: 1438088 events read in total (44882ms).
[14:59:54.998] <TB2>     INFO: 2859224 events read in total (89438ms).
[15:00:39.721] <TB2>     INFO: 4291440 events read in total (134161ms).
[15:01:02.670] <TB2>     INFO: 5025280 events read in total (157110ms).
[15:01:02.707] <TB2>     INFO: Test took 158204ms.
[15:01:02.761] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:02.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:01:04.300] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:01:05.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:01:07.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:01:08.463] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:01:09.804] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:01:11.214] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:01:12.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:01:13.973] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:01:15.329] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:01:16.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:01:17.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:01:19.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:01:20.641] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:01:22.023] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:01:23.363] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:01:24.689] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295682048
[15:01:24.693] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6362 minThrLimit = 97.6342 minThrNLimit = 121.633 -> result = 97.6362 -> 97
[15:01:24.694] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.9162 minThrLimit = 95.8842 minThrNLimit = 118.03 -> result = 95.9162 -> 95
[15:01:24.694] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.335 minThrLimit = 102.314 minThrNLimit = 123.131 -> result = 102.335 -> 102
[15:01:24.695] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.4587 minThrLimit = 86.4431 minThrNLimit = 103.491 -> result = 86.4587 -> 86
[15:01:24.695] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.2671 minThrLimit = 85.242 minThrNLimit = 104.808 -> result = 85.2671 -> 85
[15:01:24.695] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.2099 minThrLimit = 93.1877 minThrNLimit = 110.658 -> result = 93.2099 -> 93
[15:01:24.696] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.7164 minThrLimit = 88.6679 minThrNLimit = 109.669 -> result = 88.7164 -> 88
[15:01:24.696] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.576 minThrLimit = 101.568 minThrNLimit = 121.829 -> result = 101.576 -> 101
[15:01:24.696] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3797 minThrLimit = 96.3656 minThrNLimit = 117.535 -> result = 96.3797 -> 96
[15:01:24.697] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2498 minThrLimit = 94.2428 minThrNLimit = 112.448 -> result = 94.2498 -> 94
[15:01:24.697] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.2303 minThrLimit = 85.2047 minThrNLimit = 103.895 -> result = 85.2303 -> 85
[15:01:24.698] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.758 minThrLimit = 100.732 minThrNLimit = 117.652 -> result = 100.758 -> 100
[15:01:24.698] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7308 minThrLimit = 92.6953 minThrNLimit = 117.173 -> result = 92.7308 -> 92
[15:01:24.698] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.976 minThrLimit = 100.892 minThrNLimit = 123.469 -> result = 100.976 -> 100
[15:01:24.699] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.419 minThrLimit = 90.4179 minThrNLimit = 110.378 -> result = 90.419 -> 90
[15:01:24.699] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0095 minThrLimit = 96.9743 minThrNLimit = 114.526 -> result = 97.0095 -> 97
[15:01:24.699] <TB2>     INFO: ROC 0 VthrComp = 97
[15:01:24.699] <TB2>     INFO: ROC 1 VthrComp = 95
[15:01:24.699] <TB2>     INFO: ROC 2 VthrComp = 102
[15:01:24.700] <TB2>     INFO: ROC 3 VthrComp = 86
[15:01:24.700] <TB2>     INFO: ROC 4 VthrComp = 85
[15:01:24.700] <TB2>     INFO: ROC 5 VthrComp = 93
[15:01:24.700] <TB2>     INFO: ROC 6 VthrComp = 88
[15:01:24.700] <TB2>     INFO: ROC 7 VthrComp = 101
[15:01:24.700] <TB2>     INFO: ROC 8 VthrComp = 96
[15:01:24.700] <TB2>     INFO: ROC 9 VthrComp = 94
[15:01:24.700] <TB2>     INFO: ROC 10 VthrComp = 85
[15:01:24.700] <TB2>     INFO: ROC 11 VthrComp = 100
[15:01:24.700] <TB2>     INFO: ROC 12 VthrComp = 92
[15:01:24.701] <TB2>     INFO: ROC 13 VthrComp = 100
[15:01:24.701] <TB2>     INFO: ROC 14 VthrComp = 90
[15:01:24.701] <TB2>     INFO: ROC 15 VthrComp = 97
[15:01:24.701] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:01:24.701] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:01:24.715] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:01:24.715] <TB2>     INFO:     run 1 of 1
[15:01:24.715] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:01:25.057] <TB2>     INFO: Expecting 5025280 events.
[15:02:00.846] <TB2>     INFO: 885856 events read in total (35074ms).
[15:02:35.800] <TB2>     INFO: 1770104 events read in total (70028ms).
[15:03:09.849] <TB2>     INFO: 2655040 events read in total (104077ms).
[15:03:45.062] <TB2>     INFO: 3530856 events read in total (139290ms).
[15:04:20.186] <TB2>     INFO: 4402824 events read in total (174414ms).
[15:04:45.425] <TB2>     INFO: 5025280 events read in total (199653ms).
[15:04:45.498] <TB2>     INFO: Test took 200783ms.
[15:04:45.676] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:46.032] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:04:47.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:04:49.209] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:04:50.834] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:04:52.464] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:04:54.070] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:04:55.695] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:04:57.286] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:04:58.920] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:05:00.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:05:02.133] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:05:03.740] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:05:05.365] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:05:06.947] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:05:08.535] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:05:10.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:05:11.756] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 247746560
[15:05:11.760] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.3319 for pixel 27/63 mean/min/max = 44.2071/32.5648/55.8493
[15:05:11.760] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.7231 for pixel 0/16 mean/min/max = 45.1579/32.5541/57.7616
[15:05:11.760] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.1726 for pixel 0/79 mean/min/max = 45.7434/32.3038/59.1829
[15:05:11.761] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.5841 for pixel 3/18 mean/min/max = 46.0603/32.2042/59.9164
[15:05:11.761] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.653 for pixel 7/5 mean/min/max = 43.7255/31.7313/55.7198
[15:05:11.761] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 62.2467 for pixel 0/34 mean/min/max = 47.056/31.7602/62.3518
[15:05:11.762] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.6534 for pixel 5/79 mean/min/max = 46.3864/33.93/58.8429
[15:05:11.762] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 62.946 for pixel 17/0 mean/min/max = 47.2137/31.2306/63.1968
[15:05:11.762] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.2591 for pixel 8/79 mean/min/max = 44.8517/32.2814/57.422
[15:05:11.763] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 59.4937 for pixel 25/15 mean/min/max = 46.1434/32.7416/59.5453
[15:05:11.763] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.6766 for pixel 17/45 mean/min/max = 44.58/32.0867/57.0732
[15:05:11.763] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.9539 for pixel 2/76 mean/min/max = 44.6109/32.248/56.9737
[15:05:11.764] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.9012 for pixel 2/79 mean/min/max = 45.5855/33.2697/57.9012
[15:05:11.764] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.5048 for pixel 0/79 mean/min/max = 44.1232/32.6181/55.6282
[15:05:11.764] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 60.869 for pixel 0/0 mean/min/max = 47.2484/33.3871/61.1097
[15:05:11.764] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.1323 for pixel 32/10 mean/min/max = 44.9565/31.7374/58.1755
[15:05:11.765] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:11.896] <TB2>     INFO: Expecting 411648 events.
[15:05:19.348] <TB2>     INFO: 411648 events read in total (6737ms).
[15:05:19.354] <TB2>     INFO: Expecting 411648 events.
[15:05:26.863] <TB2>     INFO: 411648 events read in total (6843ms).
[15:05:26.871] <TB2>     INFO: Expecting 411648 events.
[15:05:34.370] <TB2>     INFO: 411648 events read in total (6829ms).
[15:05:34.380] <TB2>     INFO: Expecting 411648 events.
[15:05:41.984] <TB2>     INFO: 411648 events read in total (6935ms).
[15:05:41.997] <TB2>     INFO: Expecting 411648 events.
[15:05:49.564] <TB2>     INFO: 411648 events read in total (6906ms).
[15:05:49.578] <TB2>     INFO: Expecting 411648 events.
[15:05:57.082] <TB2>     INFO: 411648 events read in total (6845ms).
[15:05:57.098] <TB2>     INFO: Expecting 411648 events.
[15:06:04.622] <TB2>     INFO: 411648 events read in total (6866ms).
[15:06:04.641] <TB2>     INFO: Expecting 411648 events.
[15:06:12.200] <TB2>     INFO: 411648 events read in total (6903ms).
[15:06:12.221] <TB2>     INFO: Expecting 411648 events.
[15:06:19.813] <TB2>     INFO: 411648 events read in total (6937ms).
[15:06:19.837] <TB2>     INFO: Expecting 411648 events.
[15:06:27.369] <TB2>     INFO: 411648 events read in total (6881ms).
[15:06:27.395] <TB2>     INFO: Expecting 411648 events.
[15:06:34.900] <TB2>     INFO: 411648 events read in total (6858ms).
[15:06:34.935] <TB2>     INFO: Expecting 411648 events.
[15:06:42.350] <TB2>     INFO: 411648 events read in total (6773ms).
[15:06:42.378] <TB2>     INFO: Expecting 411648 events.
[15:06:49.852] <TB2>     INFO: 411648 events read in total (6821ms).
[15:06:49.884] <TB2>     INFO: Expecting 411648 events.
[15:06:57.310] <TB2>     INFO: 411648 events read in total (6784ms).
[15:06:57.345] <TB2>     INFO: Expecting 411648 events.
[15:07:04.942] <TB2>     INFO: 411648 events read in total (6951ms).
[15:07:05.009] <TB2>     INFO: Expecting 411648 events.
[15:07:12.558] <TB2>     INFO: 411648 events read in total (6941ms).
[15:07:12.598] <TB2>     INFO: Test took 120833ms.
[15:07:13.086] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0162 < 35 for itrim = 99; old thr = 33.6677 ... break
[15:07:13.112] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5922 < 35 for itrim = 88; old thr = 34.0618 ... break
[15:07:13.130] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5279 < 35 for itrim = 90; old thr = 33.3996 ... break
[15:07:13.158] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.296 < 35 for itrim+1 = 107; old thr = 34.8563 ... break
[15:07:13.190] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0051 < 35 for itrim = 95; old thr = 34.9757 ... break
[15:07:13.211] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3322 < 35 for itrim+1 = 104; old thr = 34.7424 ... break
[15:07:13.244] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2642 < 35 for itrim+1 = 94; old thr = 34.9228 ... break
[15:07:13.269] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2713 < 35 for itrim = 98; old thr = 33.9036 ... break
[15:07:13.302] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6686 < 35 for itrim+1 = 99; old thr = 34.8363 ... break
[15:07:13.334] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5839 < 35 for itrim = 101; old thr = 34.1494 ... break
[15:07:13.363] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1686 < 35 for itrim+1 = 94; old thr = 34.5982 ... break
[15:07:13.387] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.298 < 35 for itrim+1 = 88; old thr = 34.9591 ... break
[15:07:13.417] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0544 < 35 for itrim = 104; old thr = 34.0551 ... break
[15:07:13.440] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0078 < 35 for itrim = 91; old thr = 34.1882 ... break
[15:07:13.470] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6596 < 35 for itrim+1 = 107; old thr = 34.9051 ... break
[15:07:13.499] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.489 < 35 for itrim+1 = 97; old thr = 34.5901 ... break
[15:07:13.575] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:07:13.585] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:07:13.585] <TB2>     INFO:     run 1 of 1
[15:07:13.585] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:07:13.934] <TB2>     INFO: Expecting 5025280 events.
[15:07:49.439] <TB2>     INFO: 869960 events read in total (34791ms).
[15:08:24.135] <TB2>     INFO: 1738752 events read in total (69487ms).
[15:08:59.185] <TB2>     INFO: 2608920 events read in total (104537ms).
[15:09:33.670] <TB2>     INFO: 3469288 events read in total (139022ms).
[15:10:08.683] <TB2>     INFO: 4324784 events read in total (174035ms).
[15:10:37.204] <TB2>     INFO: 5025280 events read in total (202556ms).
[15:10:37.289] <TB2>     INFO: Test took 203704ms.
[15:10:37.472] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:37.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:10:39.492] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:10:41.123] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:10:42.790] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:10:44.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:10:46.091] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:10:47.750] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:10:49.382] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:10:51.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:10:52.619] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:10:54.249] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:10:55.855] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:10:57.489] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:10:59.079] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:11:00.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:11:02.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:11:03.933] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277741568
[15:11:03.935] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.322846 .. 57.575943
[15:11:04.010] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 67 (-1/-1) hits flags = 528 (plus default)
[15:11:04.020] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:11:04.020] <TB2>     INFO:     run 1 of 1
[15:11:04.020] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:11:04.367] <TB2>     INFO: Expecting 2263040 events.
[15:11:44.109] <TB2>     INFO: 1100776 events read in total (39027ms).
[15:12:22.880] <TB2>     INFO: 2189136 events read in total (77798ms).
[15:12:25.937] <TB2>     INFO: 2263040 events read in total (80855ms).
[15:12:25.960] <TB2>     INFO: Test took 81940ms.
[15:12:26.034] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:26.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:12:27.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:12:28.504] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:12:29.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:12:30.740] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:12:31.841] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:12:32.940] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:12:34.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:12:35.149] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:12:36.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:12:37.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:12:38.481] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:12:39.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:12:40.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:12:41.786] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:12:42.887] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:12:43.001] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257306624
[15:12:44.082] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.475677 .. 46.494692
[15:12:44.158] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 56 (-1/-1) hits flags = 528 (plus default)
[15:12:44.169] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:12:44.169] <TB2>     INFO:     run 1 of 1
[15:12:44.169] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:12:44.524] <TB2>     INFO: Expecting 1697280 events.
[15:13:25.430] <TB2>     INFO: 1146720 events read in total (40191ms).
[15:13:45.032] <TB2>     INFO: 1697280 events read in total (59793ms).
[15:13:45.047] <TB2>     INFO: Test took 60878ms.
[15:13:45.083] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:13:45.158] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:13:46.163] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:13:47.166] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:13:48.166] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:13:49.163] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:13:50.167] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:13:51.167] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:13:52.168] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:13:53.170] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:13:54.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:13:55.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:13:56.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:13:57.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:13:58.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:13:59.187] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:14:00.361] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:14:01.368] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300318720
[15:14:01.450] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.160977 .. 43.480150
[15:14:01.524] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 53 (-1/-1) hits flags = 528 (plus default)
[15:14:01.534] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:14:01.534] <TB2>     INFO:     run 1 of 1
[15:14:01.534] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:14:01.876] <TB2>     INFO: Expecting 1464320 events.
[15:14:42.795] <TB2>     INFO: 1149224 events read in total (40204ms).
[15:14:54.118] <TB2>     INFO: 1464320 events read in total (51528ms).
[15:14:54.138] <TB2>     INFO: Test took 52605ms.
[15:14:54.175] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:54.247] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:14:55.226] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:14:56.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:14:57.187] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:14:58.160] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:14:59.135] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:15:00.111] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:15:01.088] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:15:02.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:15:03.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:15:04.025] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:15:04.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:15:05.977] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:15:06.955] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:15:07.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:15:08.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:15:09.899] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257671168
[15:15:09.982] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.718799 .. 42.952866
[15:15:10.057] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[15:15:10.067] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:15:10.067] <TB2>     INFO:     run 1 of 1
[15:15:10.067] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:15:10.410] <TB2>     INFO: Expecting 1364480 events.
[15:15:51.816] <TB2>     INFO: 1146648 events read in total (40691ms).
[15:15:59.791] <TB2>     INFO: 1364480 events read in total (48667ms).
[15:15:59.802] <TB2>     INFO: Test took 49735ms.
[15:15:59.832] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:59.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:16:00.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:16:01.908] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:16:02.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:16:03.907] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:16:04.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:16:05.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:16:06.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:16:07.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:16:08.923] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:16:09.922] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:16:10.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:16:11.847] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:16:12.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:16:13.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:16:14.742] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:16:15.706] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306384896
[15:16:15.788] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:16:15.788] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:16:15.798] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:16:15.798] <TB2>     INFO:     run 1 of 1
[15:16:15.798] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:16:16.144] <TB2>     INFO: Expecting 1364480 events.
[15:16:56.079] <TB2>     INFO: 1075776 events read in total (39220ms).
[15:17:06.572] <TB2>     INFO: 1364480 events read in total (49713ms).
[15:17:06.585] <TB2>     INFO: Test took 50787ms.
[15:17:06.625] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:06.699] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:17:07.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:17:08.651] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:17:09.621] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:17:10.594] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:17:11.563] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:17:12.561] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:17:13.531] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:17:14.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:17:15.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:17:16.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:17:17.509] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:17:18.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:17:19.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:17:20.429] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:17:21.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:17:22.949] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 247885824
[15:17:23.002] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C0.dat
[15:17:23.002] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C1.dat
[15:17:23.004] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C2.dat
[15:17:23.004] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C3.dat
[15:17:23.005] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C4.dat
[15:17:23.005] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C5.dat
[15:17:23.006] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C6.dat
[15:17:23.007] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C7.dat
[15:17:23.007] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C8.dat
[15:17:23.008] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C9.dat
[15:17:23.008] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C10.dat
[15:17:23.009] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C11.dat
[15:17:23.009] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C12.dat
[15:17:23.010] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C13.dat
[15:17:23.011] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C14.dat
[15:17:23.011] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C15.dat
[15:17:23.012] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C0.dat
[15:17:23.021] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C1.dat
[15:17:23.028] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C2.dat
[15:17:23.037] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C3.dat
[15:17:23.044] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C4.dat
[15:17:23.052] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C5.dat
[15:17:23.059] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C6.dat
[15:17:23.067] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C7.dat
[15:17:23.074] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C8.dat
[15:17:23.081] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C9.dat
[15:17:23.089] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C10.dat
[15:17:23.095] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C11.dat
[15:17:23.102] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C12.dat
[15:17:23.110] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C13.dat
[15:17:23.117] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C14.dat
[15:17:23.124] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C15.dat
[15:17:23.130] <TB2>     INFO: PixTestTrim::trimTest() done
[15:17:23.130] <TB2>     INFO: vtrim:      99  88  90 107  95 104  94  98  99 101  94  88 104  91 107  97 
[15:17:23.130] <TB2>     INFO: vthrcomp:   97  95 102  86  85  93  88 101  96  94  85 100  92 100  90  97 
[15:17:23.130] <TB2>     INFO: vcal mean:  34.95  35.00  34.96  34.93  34.94  34.92  34.96  34.95  34.97  34.97  34.94  34.93  35.02  34.96  34.95  34.94 
[15:17:23.130] <TB2>     INFO: vcal RMS:    0.82   0.83   0.90   0.90   0.86   0.87   0.81   0.90   0.84   0.88   0.88   0.87   0.82   0.79   0.85   0.91 
[15:17:23.130] <TB2>     INFO: bits mean:   9.88   9.04   9.07   9.54  10.35   9.11   8.54   9.06   9.72   9.63  10.04   9.55   9.37   9.42   8.48   9.76 
[15:17:23.130] <TB2>     INFO: bits RMS:    2.58   2.89   2.91   2.66   2.47   2.82   2.76   2.81   2.65   2.52   2.53   2.70   2.58   2.73   2.83   2.67 
[15:17:23.141] <TB2>     INFO:    ----------------------------------------------------------------------
[15:17:23.141] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:17:23.141] <TB2>     INFO:    ----------------------------------------------------------------------
[15:17:23.144] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:17:23.144] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:17:23.154] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:17:23.154] <TB2>     INFO:     run 1 of 1
[15:17:23.154] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:17:23.501] <TB2>     INFO: Expecting 4160000 events.
[15:18:10.768] <TB2>     INFO: 1172340 events read in total (46554ms).
[15:18:57.655] <TB2>     INFO: 2335590 events read in total (93440ms).
[15:19:42.540] <TB2>     INFO: 3484985 events read in total (138325ms).
[15:20:09.691] <TB2>     INFO: 4160000 events read in total (165476ms).
[15:20:09.744] <TB2>     INFO: Test took 166590ms.
[15:20:09.859] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:10.111] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:20:12.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:20:13.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:20:15.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:20:17.876] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:20:19.806] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:20:21.739] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:20:23.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:20:25.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:20:27.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:20:29.443] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:20:31.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:20:33.277] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:20:35.158] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:20:37.104] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:20:39.039] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:20:40.957] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 251621376
[15:20:40.958] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:20:41.032] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:20:41.032] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 204 (-1/-1) hits flags = 528 (plus default)
[15:20:41.042] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:20:41.042] <TB2>     INFO:     run 1 of 1
[15:20:41.042] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:20:41.385] <TB2>     INFO: Expecting 4264000 events.
[15:21:27.238] <TB2>     INFO: 1111370 events read in total (45138ms).
[15:22:11.756] <TB2>     INFO: 2215960 events read in total (89656ms).
[15:22:56.925] <TB2>     INFO: 3309315 events read in total (134826ms).
[15:23:36.090] <TB2>     INFO: 4264000 events read in total (173990ms).
[15:23:36.173] <TB2>     INFO: Test took 175131ms.
[15:23:36.316] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:36.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:23:38.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:23:40.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:23:42.282] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:23:44.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:23:46.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:23:48.032] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:23:49.944] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:23:51.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:23:53.742] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:23:55.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:23:57.572] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:23:59.572] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:24:01.535] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:24:03.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:24:05.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:24:07.432] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 401297408
[15:24:07.433] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:24:07.508] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:24:07.508] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 200 (-1/-1) hits flags = 528 (plus default)
[15:24:07.518] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:24:07.518] <TB2>     INFO:     run 1 of 1
[15:24:07.518] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:24:07.860] <TB2>     INFO: Expecting 4180800 events.
[15:24:53.864] <TB2>     INFO: 1121455 events read in total (45279ms).
[15:25:39.522] <TB2>     INFO: 2236425 events read in total (90937ms).
[15:26:24.790] <TB2>     INFO: 3338770 events read in total (136206ms).
[15:26:59.430] <TB2>     INFO: 4180800 events read in total (170845ms).
[15:26:59.498] <TB2>     INFO: Test took 171980ms.
[15:26:59.643] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:59.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:27:01.776] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:27:03.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:27:05.572] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:27:07.480] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:27:09.392] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:27:11.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:27:13.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:27:15.089] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:27:16.957] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:27:18.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:27:20.773] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:27:22.688] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:27:24.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:27:26.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:27:28.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:27:30.239] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260632576
[15:27:30.240] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:27:30.315] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:27:30.315] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 200 (-1/-1) hits flags = 528 (plus default)
[15:27:30.325] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:27:30.325] <TB2>     INFO:     run 1 of 1
[15:27:30.325] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:27:30.673] <TB2>     INFO: Expecting 4180800 events.
[15:28:16.398] <TB2>     INFO: 1121425 events read in total (45010ms).
[15:29:01.737] <TB2>     INFO: 2235890 events read in total (90349ms).
[15:29:46.166] <TB2>     INFO: 3338115 events read in total (134779ms).
[15:30:19.648] <TB2>     INFO: 4180800 events read in total (168260ms).
[15:30:19.710] <TB2>     INFO: Test took 169385ms.
[15:30:19.847] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:30:20.126] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:30:22.024] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:30:23.929] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:30:25.881] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:30:27.811] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:30:29.729] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:30:31.614] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:30:33.504] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:30:35.399] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:30:37.270] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:30:39.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:30:41.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:30:42.980] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:30:44.872] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:30:46.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:30:48.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:30:50.507] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250515456
[15:30:50.508] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:30:50.582] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:30:50.582] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:30:50.592] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:30:50.592] <TB2>     INFO:     run 1 of 1
[15:30:50.592] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:30:50.935] <TB2>     INFO: Expecting 4160000 events.
[15:31:37.079] <TB2>     INFO: 1124185 events read in total (45429ms).
[15:32:21.797] <TB2>     INFO: 2241110 events read in total (90148ms).
[15:33:06.026] <TB2>     INFO: 3345410 events read in total (134376ms).
[15:33:39.345] <TB2>     INFO: 4160000 events read in total (167695ms).
[15:33:39.409] <TB2>     INFO: Test took 168817ms.
[15:33:39.547] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:33:39.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:33:41.704] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:33:43.612] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:33:45.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:33:47.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:33:49.521] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:33:51.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:33:53.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:33:55.390] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:33:57.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:33:59.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:34:01.260] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:34:03.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:34:05.193] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:34:07.077] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:34:08.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:34:10.946] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 318803968
[15:34:10.947] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.21111, thr difference RMS: 1.70968
[15:34:10.948] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.28698, thr difference RMS: 1.67106
[15:34:10.948] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 11.1584, thr difference RMS: 1.31639
[15:34:10.948] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.48005, thr difference RMS: 1.57403
[15:34:10.948] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.25393, thr difference RMS: 1.32449
[15:34:10.948] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.0443, thr difference RMS: 1.62764
[15:34:10.949] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.66193, thr difference RMS: 1.52857
[15:34:10.949] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 11.7153, thr difference RMS: 1.38257
[15:34:10.949] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.97588, thr difference RMS: 1.83256
[15:34:10.949] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.7228, thr difference RMS: 1.64102
[15:34:10.949] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.7128, thr difference RMS: 1.57432
[15:34:10.950] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 11.4416, thr difference RMS: 1.23372
[15:34:10.950] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.72578, thr difference RMS: 1.40587
[15:34:10.950] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.78197, thr difference RMS: 1.76483
[15:34:10.950] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.54263, thr difference RMS: 1.74033
[15:34:10.950] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.7491, thr difference RMS: 1.2329
[15:34:10.951] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.13806, thr difference RMS: 1.72287
[15:34:10.951] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.29803, thr difference RMS: 1.69565
[15:34:10.951] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 11.221, thr difference RMS: 1.28968
[15:34:10.951] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.42194, thr difference RMS: 1.56379
[15:34:10.951] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.21017, thr difference RMS: 1.30305
[15:34:10.951] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.0715, thr difference RMS: 1.63014
[15:34:10.952] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.68073, thr difference RMS: 1.53436
[15:34:10.952] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 11.7551, thr difference RMS: 1.39106
[15:34:10.952] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.89744, thr difference RMS: 1.79968
[15:34:10.952] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.7912, thr difference RMS: 1.64388
[15:34:10.952] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.71198, thr difference RMS: 1.57148
[15:34:10.953] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 11.4616, thr difference RMS: 1.19882
[15:34:10.953] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.65818, thr difference RMS: 1.42223
[15:34:10.953] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.77043, thr difference RMS: 1.75989
[15:34:10.953] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.34924, thr difference RMS: 1.74718
[15:34:10.953] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.6613, thr difference RMS: 1.24806
[15:34:10.954] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.19147, thr difference RMS: 1.71051
[15:34:10.954] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.3355, thr difference RMS: 1.67683
[15:34:10.954] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 11.3607, thr difference RMS: 1.27833
[15:34:10.954] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.33407, thr difference RMS: 1.58145
[15:34:10.954] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.3476, thr difference RMS: 1.29408
[15:34:10.955] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.115, thr difference RMS: 1.64102
[15:34:10.955] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.75592, thr difference RMS: 1.49482
[15:34:10.955] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 11.9967, thr difference RMS: 1.38147
[15:34:10.955] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.92949, thr difference RMS: 1.82806
[15:34:10.955] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.8303, thr difference RMS: 1.62693
[15:34:10.955] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.7854, thr difference RMS: 1.54918
[15:34:10.956] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 11.4343, thr difference RMS: 1.20185
[15:34:10.956] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.76843, thr difference RMS: 1.3965
[15:34:10.956] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.81113, thr difference RMS: 1.75588
[15:34:10.956] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.32936, thr difference RMS: 1.74057
[15:34:10.956] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.6634, thr difference RMS: 1.23719
[15:34:10.957] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.34979, thr difference RMS: 1.73334
[15:34:10.957] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.33934, thr difference RMS: 1.67771
[15:34:10.957] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 11.4142, thr difference RMS: 1.28665
[15:34:10.957] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.28856, thr difference RMS: 1.56236
[15:34:10.957] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.4154, thr difference RMS: 1.30978
[15:34:10.958] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.1584, thr difference RMS: 1.64442
[15:34:10.958] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.88312, thr difference RMS: 1.50343
[15:34:10.958] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 12.06, thr difference RMS: 1.39258
[15:34:10.958] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.91379, thr difference RMS: 1.82205
[15:34:10.958] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.8459, thr difference RMS: 1.67742
[15:34:10.958] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.83283, thr difference RMS: 1.57326
[15:34:10.959] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 11.4702, thr difference RMS: 1.21354
[15:34:10.959] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.744, thr difference RMS: 1.39179
[15:34:10.959] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.82319, thr difference RMS: 1.74574
[15:34:10.959] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.25938, thr difference RMS: 1.74522
[15:34:10.959] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.5314, thr difference RMS: 1.24245
[15:34:11.059] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[15:34:11.062] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2146 seconds
[15:34:11.062] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:34:11.767] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:34:11.768] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:34:11.770] <TB2>     INFO: ######################################################################
[15:34:11.770] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[15:34:11.770] <TB2>     INFO: ######################################################################
[15:34:11.770] <TB2>     INFO:    ----------------------------------------------------------------------
[15:34:11.770] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:34:11.770] <TB2>     INFO:    ----------------------------------------------------------------------
[15:34:11.771] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:34:11.780] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:34:11.781] <TB2>     INFO:     run 1 of 1
[15:34:11.781] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:34:12.123] <TB2>     INFO: Expecting 59072000 events.
[15:34:40.800] <TB2>     INFO: 1072400 events read in total (27961ms).
[15:35:09.031] <TB2>     INFO: 2141000 events read in total (56192ms).
[15:35:36.133] <TB2>     INFO: 3209200 events read in total (83294ms).
[15:36:03.640] <TB2>     INFO: 4281800 events read in total (110801ms).
[15:36:31.743] <TB2>     INFO: 5350000 events read in total (138904ms).
[15:37:00.056] <TB2>     INFO: 6418600 events read in total (167217ms).
[15:37:28.351] <TB2>     INFO: 7490800 events read in total (195512ms).
[15:37:56.574] <TB2>     INFO: 8559000 events read in total (223735ms).
[15:38:24.758] <TB2>     INFO: 9627400 events read in total (251919ms).
[15:38:53.181] <TB2>     INFO: 10698800 events read in total (280342ms).
[15:39:21.416] <TB2>     INFO: 11767600 events read in total (308577ms).
[15:39:49.649] <TB2>     INFO: 12836000 events read in total (336810ms).
[15:40:17.901] <TB2>     INFO: 13907200 events read in total (365062ms).
[15:40:46.219] <TB2>     INFO: 14976200 events read in total (393380ms).
[15:41:14.464] <TB2>     INFO: 16044400 events read in total (421625ms).
[15:41:42.627] <TB2>     INFO: 17114600 events read in total (449788ms).
[15:42:10.988] <TB2>     INFO: 18184800 events read in total (478149ms).
[15:42:39.242] <TB2>     INFO: 19253000 events read in total (506403ms).
[15:43:07.529] <TB2>     INFO: 20323200 events read in total (534690ms).
[15:43:35.909] <TB2>     INFO: 21393400 events read in total (563070ms).
[15:44:04.259] <TB2>     INFO: 22461200 events read in total (591420ms).
[15:44:32.494] <TB2>     INFO: 23529000 events read in total (619655ms).
[15:45:00.828] <TB2>     INFO: 24601800 events read in total (647989ms).
[15:45:29.053] <TB2>     INFO: 25670000 events read in total (676214ms).
[15:45:57.339] <TB2>     INFO: 26738200 events read in total (704500ms).
[15:46:25.619] <TB2>     INFO: 27810000 events read in total (732780ms).
[15:46:53.897] <TB2>     INFO: 28878600 events read in total (761058ms).
[15:47:22.191] <TB2>     INFO: 29946600 events read in total (789352ms).
[15:47:50.446] <TB2>     INFO: 31017200 events read in total (817607ms).
[15:48:18.758] <TB2>     INFO: 32086200 events read in total (845919ms).
[15:48:47.083] <TB2>     INFO: 33153600 events read in total (874244ms).
[15:49:15.304] <TB2>     INFO: 34221400 events read in total (902465ms).
[15:49:43.600] <TB2>     INFO: 35290600 events read in total (930761ms).
[15:50:11.924] <TB2>     INFO: 36360400 events read in total (959085ms).
[15:50:40.101] <TB2>     INFO: 37428400 events read in total (987262ms).
[15:51:08.412] <TB2>     INFO: 38496000 events read in total (1015573ms).
[15:51:36.804] <TB2>     INFO: 39566000 events read in total (1043965ms).
[15:52:05.042] <TB2>     INFO: 40634800 events read in total (1072203ms).
[15:52:33.285] <TB2>     INFO: 41703200 events read in total (1100446ms).
[15:53:01.517] <TB2>     INFO: 42771800 events read in total (1128678ms).
[15:53:29.906] <TB2>     INFO: 43842800 events read in total (1157067ms).
[15:53:58.141] <TB2>     INFO: 44910600 events read in total (1185302ms).
[15:54:26.413] <TB2>     INFO: 45978400 events read in total (1213574ms).
[15:54:54.806] <TB2>     INFO: 47049000 events read in total (1241967ms).
[15:55:23.070] <TB2>     INFO: 48118400 events read in total (1270231ms).
[15:55:51.231] <TB2>     INFO: 49186000 events read in total (1298392ms).
[15:56:19.525] <TB2>     INFO: 50252800 events read in total (1326686ms).
[15:56:47.841] <TB2>     INFO: 51321600 events read in total (1355002ms).
[15:57:16.168] <TB2>     INFO: 52391000 events read in total (1383329ms).
[15:57:44.530] <TB2>     INFO: 53458600 events read in total (1411691ms).
[15:58:12.768] <TB2>     INFO: 54525000 events read in total (1439929ms).
[15:58:40.240] <TB2>     INFO: 55592200 events read in total (1467401ms).
[15:59:08.401] <TB2>     INFO: 56661600 events read in total (1495562ms).
[15:59:36.563] <TB2>     INFO: 57731000 events read in total (1523724ms).
[16:00:04.747] <TB2>     INFO: 58799000 events read in total (1551908ms).
[16:00:12.174] <TB2>     INFO: 59072000 events read in total (1559335ms).
[16:00:12.195] <TB2>     INFO: Test took 1560414ms.
[16:00:12.252] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:00:12.383] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:00:12.383] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:00:13.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:00:13.548] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:00:14.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:00:14.720] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:00:15.883] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:00:15.883] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:00:17.058] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:00:17.058] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:00:18.232] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:00:18.232] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:00:19.403] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:00:19.403] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:00:20.562] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:00:20.562] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:00:21.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:00:21.718] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:00:22.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:00:22.864] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:00:24.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:00:24.027] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:00:25.184] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:00:25.184] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:00:26.357] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:00:26.357] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:00:27.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:00:27.524] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:00:28.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:00:28.683] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:00:29.846] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:00:29.846] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:00:31.055] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 500596736
[16:00:31.085] <TB2>     INFO: PixTestScurves::scurves() done 
[16:00:31.085] <TB2>     INFO: Vcal mean:  35.02  35.06  35.08  34.97  34.94  35.00  35.00  35.08  35.09  35.08  35.07  35.06  35.02  35.13  35.17  35.09 
[16:00:31.085] <TB2>     INFO: Vcal RMS:    0.68   0.71   0.74   0.76   0.75   0.75   0.66   0.75   0.72   0.73   0.75   0.74   0.68   0.65   0.72   0.78 
[16:00:31.085] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:00:31.159] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:00:31.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:00:31.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:00:31.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:00:31.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:00:31.159] <TB2>     INFO: ######################################################################
[16:00:31.159] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:00:31.159] <TB2>     INFO: ######################################################################
[16:00:31.162] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:00:31.506] <TB2>     INFO: Expecting 41600 events.
[16:00:35.568] <TB2>     INFO: 41600 events read in total (3339ms).
[16:00:35.568] <TB2>     INFO: Test took 4407ms.
[16:00:35.576] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:00:35.576] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:00:35.577] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:00:35.585] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[16:00:35.585] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:00:35.585] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:00:35.585] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:00:35.924] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:00:36.267] <TB2>     INFO: Expecting 41600 events.
[16:00:40.409] <TB2>     INFO: 41600 events read in total (3427ms).
[16:00:40.410] <TB2>     INFO: Test took 4486ms.
[16:00:40.418] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:00:40.418] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[16:00:40.418] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:00:40.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.031
[16:00:40.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[16:00:40.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.005
[16:00:40.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 172
[16:00:40.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.145
[16:00:40.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[16:00:40.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.286
[16:00:40.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 179
[16:00:40.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.226
[16:00:40.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 194
[16:00:40.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.475
[16:00:40.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[16:00:40.424] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.942
[16:00:40.424] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[16:00:40.424] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.789
[16:00:40.424] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [14 ,18] phvalue 170
[16:00:40.424] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.817
[16:00:40.424] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[16:00:40.424] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.598
[16:00:40.424] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 187
[16:00:40.424] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.667
[16:00:40.424] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 184
[16:00:40.424] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.903
[16:00:40.424] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 183
[16:00:40.425] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.032
[16:00:40.425] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[16:00:40.425] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.236
[16:00:40.425] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 195
[16:00:40.425] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.336
[16:00:40.425] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,16] phvalue 180
[16:00:40.425] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.693
[16:00:40.425] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[16:00:40.425] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:00:40.425] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:00:40.425] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:00:40.507] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:00:40.853] <TB2>     INFO: Expecting 41600 events.
[16:00:45.032] <TB2>     INFO: 41600 events read in total (3465ms).
[16:00:45.033] <TB2>     INFO: Test took 4526ms.
[16:00:45.041] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:00:45.041] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[16:00:45.041] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:00:45.045] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:00:45.045] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 1
[16:00:45.045] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.2259
[16:00:45.045] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 66
[16:00:45.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.5968
[16:00:45.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 57
[16:00:45.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.333
[16:00:45.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 60
[16:00:45.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.161
[16:00:45.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 73
[16:00:45.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.3743
[16:00:45.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,26] phvalue 89
[16:00:45.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.9946
[16:00:45.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,12] phvalue 76
[16:00:45.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.5427
[16:00:45.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 83
[16:00:45.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.9007
[16:00:45.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 60
[16:00:45.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.8151
[16:00:45.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 78
[16:00:45.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.5755
[16:00:45.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 85
[16:00:45.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.997
[16:00:45.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 74
[16:00:45.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.2738
[16:00:45.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 73
[16:00:45.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.2416
[16:00:45.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 77
[16:00:45.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.3516
[16:00:45.048] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,60] phvalue 93
[16:00:45.048] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.9525
[16:00:45.048] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,31] phvalue 65
[16:00:45.048] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9142
[16:00:45.048] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 72
[16:00:45.050] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[16:00:45.453] <TB2>     INFO: Expecting 2560 events.
[16:00:46.413] <TB2>     INFO: 2560 events read in total (245ms).
[16:00:46.413] <TB2>     INFO: Test took 1363ms.
[16:00:46.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:00:46.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 1 1
[16:00:46.920] <TB2>     INFO: Expecting 2560 events.
[16:00:47.880] <TB2>     INFO: 2560 events read in total (245ms).
[16:00:47.880] <TB2>     INFO: Test took 1467ms.
[16:00:47.881] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:00:47.881] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 2 2
[16:00:48.389] <TB2>     INFO: Expecting 2560 events.
[16:00:49.347] <TB2>     INFO: 2560 events read in total (244ms).
[16:00:49.347] <TB2>     INFO: Test took 1466ms.
[16:00:49.348] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:00:49.348] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 3 3
[16:00:49.855] <TB2>     INFO: Expecting 2560 events.
[16:00:50.813] <TB2>     INFO: 2560 events read in total (243ms).
[16:00:50.813] <TB2>     INFO: Test took 1465ms.
[16:00:50.813] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:00:50.814] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 26, 4 4
[16:00:51.321] <TB2>     INFO: Expecting 2560 events.
[16:00:52.278] <TB2>     INFO: 2560 events read in total (242ms).
[16:00:52.278] <TB2>     INFO: Test took 1464ms.
[16:00:52.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:00:52.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 12, 5 5
[16:00:52.786] <TB2>     INFO: Expecting 2560 events.
[16:00:53.744] <TB2>     INFO: 2560 events read in total (244ms).
[16:00:53.744] <TB2>     INFO: Test took 1465ms.
[16:00:53.745] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:00:53.745] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 6 6
[16:00:54.252] <TB2>     INFO: Expecting 2560 events.
[16:00:55.210] <TB2>     INFO: 2560 events read in total (243ms).
[16:00:55.210] <TB2>     INFO: Test took 1465ms.
[16:00:55.211] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:00:55.211] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[16:00:55.718] <TB2>     INFO: Expecting 2560 events.
[16:00:56.676] <TB2>     INFO: 2560 events read in total (243ms).
[16:00:56.676] <TB2>     INFO: Test took 1465ms.
[16:00:56.677] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:00:56.677] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 8 8
[16:00:57.184] <TB2>     INFO: Expecting 2560 events.
[16:00:58.141] <TB2>     INFO: 2560 events read in total (242ms).
[16:00:58.141] <TB2>     INFO: Test took 1464ms.
[16:00:58.141] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:00:58.141] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[16:00:58.651] <TB2>     INFO: Expecting 2560 events.
[16:00:59.608] <TB2>     INFO: 2560 events read in total (242ms).
[16:00:59.609] <TB2>     INFO: Test took 1468ms.
[16:00:59.609] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:00:59.610] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 10 10
[16:01:00.116] <TB2>     INFO: Expecting 2560 events.
[16:01:01.074] <TB2>     INFO: 2560 events read in total (243ms).
[16:01:01.074] <TB2>     INFO: Test took 1464ms.
[16:01:01.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:01:01.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 11 11
[16:01:01.582] <TB2>     INFO: Expecting 2560 events.
[16:01:02.541] <TB2>     INFO: 2560 events read in total (244ms).
[16:01:02.542] <TB2>     INFO: Test took 1467ms.
[16:01:02.542] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:01:02.542] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 12 12
[16:01:03.049] <TB2>     INFO: Expecting 2560 events.
[16:01:04.006] <TB2>     INFO: 2560 events read in total (242ms).
[16:01:04.007] <TB2>     INFO: Test took 1465ms.
[16:01:04.007] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:01:04.007] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 60, 13 13
[16:01:04.514] <TB2>     INFO: Expecting 2560 events.
[16:01:05.472] <TB2>     INFO: 2560 events read in total (243ms).
[16:01:05.472] <TB2>     INFO: Test took 1465ms.
[16:01:05.473] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:01:05.473] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 31, 14 14
[16:01:05.980] <TB2>     INFO: Expecting 2560 events.
[16:01:06.936] <TB2>     INFO: 2560 events read in total (241ms).
[16:01:06.937] <TB2>     INFO: Test took 1464ms.
[16:01:06.937] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:01:06.937] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 15 15
[16:01:07.444] <TB2>     INFO: Expecting 2560 events.
[16:01:08.402] <TB2>     INFO: 2560 events read in total (243ms).
[16:01:08.402] <TB2>     INFO: Test took 1465ms.
[16:01:08.403] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:01:08.403] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[16:01:08.403] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[16:01:08.403] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC2
[16:01:08.403] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[16:01:08.403] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[16:01:08.403] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[16:01:08.403] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[16:01:08.403] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[16:01:08.403] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[16:01:08.403] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[16:01:08.403] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[16:01:08.403] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC11
[16:01:08.403] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[16:01:08.403] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[16:01:08.403] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[16:01:08.403] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[16:01:08.405] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:08.911] <TB2>     INFO: Expecting 655360 events.
[16:01:20.714] <TB2>     INFO: 655360 events read in total (11088ms).
[16:01:20.724] <TB2>     INFO: Expecting 655360 events.
[16:01:32.285] <TB2>     INFO: 655360 events read in total (10999ms).
[16:01:32.300] <TB2>     INFO: Expecting 655360 events.
[16:01:43.941] <TB2>     INFO: 655360 events read in total (11082ms).
[16:01:43.960] <TB2>     INFO: Expecting 655360 events.
[16:01:55.234] <TB2>     INFO: 655360 events read in total (10719ms).
[16:01:55.257] <TB2>     INFO: Expecting 655360 events.
[16:02:06.702] <TB2>     INFO: 655360 events read in total (10896ms).
[16:02:06.731] <TB2>     INFO: Expecting 655360 events.
[16:02:18.301] <TB2>     INFO: 655360 events read in total (11030ms).
[16:02:18.333] <TB2>     INFO: Expecting 655360 events.
[16:02:29.966] <TB2>     INFO: 655360 events read in total (11093ms).
[16:02:30.003] <TB2>     INFO: Expecting 655360 events.
[16:02:41.694] <TB2>     INFO: 655360 events read in total (11155ms).
[16:02:41.734] <TB2>     INFO: Expecting 655360 events.
[16:02:53.374] <TB2>     INFO: 655360 events read in total (11108ms).
[16:02:53.418] <TB2>     INFO: Expecting 655360 events.
[16:03:05.025] <TB2>     INFO: 655360 events read in total (11080ms).
[16:03:05.075] <TB2>     INFO: Expecting 655360 events.
[16:03:16.636] <TB2>     INFO: 655360 events read in total (11034ms).
[16:03:16.689] <TB2>     INFO: Expecting 655360 events.
[16:03:28.298] <TB2>     INFO: 655360 events read in total (11083ms).
[16:03:28.355] <TB2>     INFO: Expecting 655360 events.
[16:03:39.922] <TB2>     INFO: 655360 events read in total (11040ms).
[16:03:39.985] <TB2>     INFO: Expecting 655360 events.
[16:03:51.591] <TB2>     INFO: 655360 events read in total (11080ms).
[16:03:51.656] <TB2>     INFO: Expecting 655360 events.
[16:04:03.228] <TB2>     INFO: 655360 events read in total (11046ms).
[16:04:03.297] <TB2>     INFO: Expecting 655360 events.
[16:04:14.854] <TB2>     INFO: 655360 events read in total (11030ms).
[16:04:14.928] <TB2>     INFO: Test took 186523ms.
[16:04:15.021] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:04:15.329] <TB2>     INFO: Expecting 655360 events.
[16:04:27.062] <TB2>     INFO: 655360 events read in total (11018ms).
[16:04:27.072] <TB2>     INFO: Expecting 655360 events.
[16:04:38.632] <TB2>     INFO: 655360 events read in total (11000ms).
[16:04:38.647] <TB2>     INFO: Expecting 655360 events.
[16:04:50.198] <TB2>     INFO: 655360 events read in total (10990ms).
[16:04:50.217] <TB2>     INFO: Expecting 655360 events.
[16:05:01.791] <TB2>     INFO: 655360 events read in total (11015ms).
[16:05:01.814] <TB2>     INFO: Expecting 655360 events.
[16:05:13.370] <TB2>     INFO: 655360 events read in total (11004ms).
[16:05:13.398] <TB2>     INFO: Expecting 655360 events.
[16:05:24.950] <TB2>     INFO: 655360 events read in total (11008ms).
[16:05:24.982] <TB2>     INFO: Expecting 655360 events.
[16:05:36.529] <TB2>     INFO: 655360 events read in total (11007ms).
[16:05:36.565] <TB2>     INFO: Expecting 655360 events.
[16:05:48.108] <TB2>     INFO: 655360 events read in total (11006ms).
[16:05:48.148] <TB2>     INFO: Expecting 655360 events.
[16:05:59.665] <TB2>     INFO: 655360 events read in total (10982ms).
[16:05:59.710] <TB2>     INFO: Expecting 655360 events.
[16:06:11.262] <TB2>     INFO: 655360 events read in total (11020ms).
[16:06:11.310] <TB2>     INFO: Expecting 655360 events.
[16:06:22.846] <TB2>     INFO: 655360 events read in total (11009ms).
[16:06:22.901] <TB2>     INFO: Expecting 655360 events.
[16:06:34.407] <TB2>     INFO: 655360 events read in total (10979ms).
[16:06:34.466] <TB2>     INFO: Expecting 655360 events.
[16:06:46.047] <TB2>     INFO: 655360 events read in total (11054ms).
[16:06:46.108] <TB2>     INFO: Expecting 655360 events.
[16:06:57.636] <TB2>     INFO: 655360 events read in total (11002ms).
[16:06:57.703] <TB2>     INFO: Expecting 655360 events.
[16:07:09.222] <TB2>     INFO: 655360 events read in total (10993ms).
[16:07:09.293] <TB2>     INFO: Expecting 655360 events.
[16:07:20.832] <TB2>     INFO: 655360 events read in total (11013ms).
[16:07:20.911] <TB2>     INFO: Test took 185890ms.
[16:07:21.088] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:07:21.089] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:07:21.089] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:07:21.089] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:07:21.089] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:07:21.089] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:07:21.089] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:07:21.090] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:07:21.090] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:07:21.090] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:07:21.090] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:07:21.091] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:07:21.091] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:07:21.091] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:07:21.091] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:07:21.091] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:07:21.091] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:07:21.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:07:21.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:07:21.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:07:21.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:07:21.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:07:21.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:07:21.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:07:21.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:07:21.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:07:21.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:07:21.094] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:07:21.094] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:07:21.094] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:07:21.094] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:07:21.095] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:07:21.095] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:07:21.102] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:07:21.108] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:07:21.115] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:07:21.122] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:07:21.128] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[16:07:21.135] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:07:21.142] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:07:21.149] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:07:21.155] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:07:21.162] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:07:21.169] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:07:21.175] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:07:21.182] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:07:21.189] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:07:21.195] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:07:21.202] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:07:21.209] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:07:21.215] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:07:21.222] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:07:21.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:07:21.258] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C0.dat
[16:07:21.259] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C1.dat
[16:07:21.259] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C2.dat
[16:07:21.259] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C3.dat
[16:07:21.259] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C4.dat
[16:07:21.259] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C5.dat
[16:07:21.260] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C6.dat
[16:07:21.260] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C7.dat
[16:07:21.260] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C8.dat
[16:07:21.260] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C9.dat
[16:07:21.260] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C10.dat
[16:07:21.260] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C11.dat
[16:07:21.261] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C12.dat
[16:07:21.261] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C13.dat
[16:07:21.261] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C14.dat
[16:07:21.261] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C15.dat
[16:07:21.611] <TB2>     INFO: Expecting 41600 events.
[16:07:25.440] <TB2>     INFO: 41600 events read in total (3113ms).
[16:07:25.440] <TB2>     INFO: Test took 4176ms.
[16:07:26.086] <TB2>     INFO: Expecting 41600 events.
[16:07:29.914] <TB2>     INFO: 41600 events read in total (3113ms).
[16:07:29.915] <TB2>     INFO: Test took 4173ms.
[16:07:30.563] <TB2>     INFO: Expecting 41600 events.
[16:07:34.423] <TB2>     INFO: 41600 events read in total (3145ms).
[16:07:34.424] <TB2>     INFO: Test took 4207ms.
[16:07:34.726] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:07:34.857] <TB2>     INFO: Expecting 2560 events.
[16:07:35.816] <TB2>     INFO: 2560 events read in total (245ms).
[16:07:35.817] <TB2>     INFO: Test took 1091ms.
[16:07:35.819] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:07:36.325] <TB2>     INFO: Expecting 2560 events.
[16:07:37.284] <TB2>     INFO: 2560 events read in total (244ms).
[16:07:37.285] <TB2>     INFO: Test took 1466ms.
[16:07:37.287] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:07:37.793] <TB2>     INFO: Expecting 2560 events.
[16:07:38.752] <TB2>     INFO: 2560 events read in total (244ms).
[16:07:38.753] <TB2>     INFO: Test took 1466ms.
[16:07:38.755] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:07:39.260] <TB2>     INFO: Expecting 2560 events.
[16:07:40.220] <TB2>     INFO: 2560 events read in total (245ms).
[16:07:40.221] <TB2>     INFO: Test took 1466ms.
[16:07:40.223] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:07:40.729] <TB2>     INFO: Expecting 2560 events.
[16:07:41.688] <TB2>     INFO: 2560 events read in total (244ms).
[16:07:41.688] <TB2>     INFO: Test took 1465ms.
[16:07:41.690] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:07:42.197] <TB2>     INFO: Expecting 2560 events.
[16:07:43.156] <TB2>     INFO: 2560 events read in total (244ms).
[16:07:43.157] <TB2>     INFO: Test took 1467ms.
[16:07:43.159] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:07:43.665] <TB2>     INFO: Expecting 2560 events.
[16:07:44.623] <TB2>     INFO: 2560 events read in total (243ms).
[16:07:44.624] <TB2>     INFO: Test took 1465ms.
[16:07:44.626] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:07:45.132] <TB2>     INFO: Expecting 2560 events.
[16:07:46.092] <TB2>     INFO: 2560 events read in total (245ms).
[16:07:46.092] <TB2>     INFO: Test took 1466ms.
[16:07:46.094] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:07:46.600] <TB2>     INFO: Expecting 2560 events.
[16:07:47.558] <TB2>     INFO: 2560 events read in total (243ms).
[16:07:47.558] <TB2>     INFO: Test took 1464ms.
[16:07:47.561] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:07:48.067] <TB2>     INFO: Expecting 2560 events.
[16:07:49.026] <TB2>     INFO: 2560 events read in total (244ms).
[16:07:49.026] <TB2>     INFO: Test took 1466ms.
[16:07:49.028] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:07:49.534] <TB2>     INFO: Expecting 2560 events.
[16:07:50.494] <TB2>     INFO: 2560 events read in total (245ms).
[16:07:50.495] <TB2>     INFO: Test took 1467ms.
[16:07:50.496] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:07:51.003] <TB2>     INFO: Expecting 2560 events.
[16:07:51.961] <TB2>     INFO: 2560 events read in total (243ms).
[16:07:51.962] <TB2>     INFO: Test took 1466ms.
[16:07:51.963] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:07:52.470] <TB2>     INFO: Expecting 2560 events.
[16:07:53.429] <TB2>     INFO: 2560 events read in total (244ms).
[16:07:53.429] <TB2>     INFO: Test took 1466ms.
[16:07:53.431] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:07:53.937] <TB2>     INFO: Expecting 2560 events.
[16:07:54.896] <TB2>     INFO: 2560 events read in total (244ms).
[16:07:54.896] <TB2>     INFO: Test took 1465ms.
[16:07:54.898] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:07:55.405] <TB2>     INFO: Expecting 2560 events.
[16:07:56.362] <TB2>     INFO: 2560 events read in total (243ms).
[16:07:56.362] <TB2>     INFO: Test took 1464ms.
[16:07:56.364] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:07:56.871] <TB2>     INFO: Expecting 2560 events.
[16:07:57.831] <TB2>     INFO: 2560 events read in total (245ms).
[16:07:57.832] <TB2>     INFO: Test took 1468ms.
[16:07:57.833] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:07:58.340] <TB2>     INFO: Expecting 2560 events.
[16:07:59.299] <TB2>     INFO: 2560 events read in total (244ms).
[16:07:59.300] <TB2>     INFO: Test took 1467ms.
[16:07:59.302] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:07:59.808] <TB2>     INFO: Expecting 2560 events.
[16:08:00.767] <TB2>     INFO: 2560 events read in total (244ms).
[16:08:00.767] <TB2>     INFO: Test took 1466ms.
[16:08:00.770] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:08:01.276] <TB2>     INFO: Expecting 2560 events.
[16:08:02.235] <TB2>     INFO: 2560 events read in total (244ms).
[16:08:02.235] <TB2>     INFO: Test took 1465ms.
[16:08:02.237] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:08:02.744] <TB2>     INFO: Expecting 2560 events.
[16:08:03.703] <TB2>     INFO: 2560 events read in total (244ms).
[16:08:03.703] <TB2>     INFO: Test took 1466ms.
[16:08:03.705] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:08:04.212] <TB2>     INFO: Expecting 2560 events.
[16:08:05.170] <TB2>     INFO: 2560 events read in total (243ms).
[16:08:05.170] <TB2>     INFO: Test took 1465ms.
[16:08:05.172] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:08:05.679] <TB2>     INFO: Expecting 2560 events.
[16:08:06.638] <TB2>     INFO: 2560 events read in total (244ms).
[16:08:06.638] <TB2>     INFO: Test took 1466ms.
[16:08:06.640] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:08:07.147] <TB2>     INFO: Expecting 2560 events.
[16:08:08.106] <TB2>     INFO: 2560 events read in total (244ms).
[16:08:08.107] <TB2>     INFO: Test took 1467ms.
[16:08:08.108] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:08:08.615] <TB2>     INFO: Expecting 2560 events.
[16:08:09.575] <TB2>     INFO: 2560 events read in total (245ms).
[16:08:09.575] <TB2>     INFO: Test took 1467ms.
[16:08:09.577] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:08:10.084] <TB2>     INFO: Expecting 2560 events.
[16:08:11.044] <TB2>     INFO: 2560 events read in total (244ms).
[16:08:11.044] <TB2>     INFO: Test took 1467ms.
[16:08:11.046] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:08:11.553] <TB2>     INFO: Expecting 2560 events.
[16:08:12.512] <TB2>     INFO: 2560 events read in total (244ms).
[16:08:12.513] <TB2>     INFO: Test took 1467ms.
[16:08:12.515] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:08:13.021] <TB2>     INFO: Expecting 2560 events.
[16:08:13.979] <TB2>     INFO: 2560 events read in total (243ms).
[16:08:13.980] <TB2>     INFO: Test took 1465ms.
[16:08:13.982] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:08:14.488] <TB2>     INFO: Expecting 2560 events.
[16:08:15.446] <TB2>     INFO: 2560 events read in total (243ms).
[16:08:15.446] <TB2>     INFO: Test took 1464ms.
[16:08:15.448] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:08:15.955] <TB2>     INFO: Expecting 2560 events.
[16:08:16.912] <TB2>     INFO: 2560 events read in total (242ms).
[16:08:16.913] <TB2>     INFO: Test took 1465ms.
[16:08:16.915] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:08:17.421] <TB2>     INFO: Expecting 2560 events.
[16:08:18.382] <TB2>     INFO: 2560 events read in total (244ms).
[16:08:18.382] <TB2>     INFO: Test took 1467ms.
[16:08:18.384] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:08:18.891] <TB2>     INFO: Expecting 2560 events.
[16:08:19.850] <TB2>     INFO: 2560 events read in total (244ms).
[16:08:19.850] <TB2>     INFO: Test took 1466ms.
[16:08:19.852] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:08:20.361] <TB2>     INFO: Expecting 2560 events.
[16:08:21.322] <TB2>     INFO: 2560 events read in total (246ms).
[16:08:21.322] <TB2>     INFO: Test took 1471ms.
[16:08:22.339] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[16:08:22.339] <TB2>     INFO: PH scale (per ROC):    73  80  68  68  79  69  70  70  81  72  77  70  77  80  80  65
[16:08:22.339] <TB2>     INFO: PH offset (per ROC):  184 189 193 179 159 176 171 189 170 170 175 177 173 158 180 184
[16:08:22.510] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:08:22.513] <TB2>     INFO: ######################################################################
[16:08:22.513] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:08:22.513] <TB2>     INFO: ######################################################################
[16:08:22.513] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:08:22.525] <TB2>     INFO: scanning low vcal = 10
[16:08:22.869] <TB2>     INFO: Expecting 41600 events.
[16:08:26.577] <TB2>     INFO: 41600 events read in total (2993ms).
[16:08:26.577] <TB2>     INFO: Test took 4052ms.
[16:08:26.579] <TB2>     INFO: scanning low vcal = 20
[16:08:27.086] <TB2>     INFO: Expecting 41600 events.
[16:08:30.804] <TB2>     INFO: 41600 events read in total (3004ms).
[16:08:30.805] <TB2>     INFO: Test took 4226ms.
[16:08:30.806] <TB2>     INFO: scanning low vcal = 30
[16:08:31.312] <TB2>     INFO: Expecting 41600 events.
[16:08:35.042] <TB2>     INFO: 41600 events read in total (3015ms).
[16:08:35.043] <TB2>     INFO: Test took 4237ms.
[16:08:35.044] <TB2>     INFO: scanning low vcal = 40
[16:08:35.545] <TB2>     INFO: Expecting 41600 events.
[16:08:39.777] <TB2>     INFO: 41600 events read in total (3517ms).
[16:08:39.778] <TB2>     INFO: Test took 4734ms.
[16:08:39.781] <TB2>     INFO: scanning low vcal = 50
[16:08:40.199] <TB2>     INFO: Expecting 41600 events.
[16:08:44.491] <TB2>     INFO: 41600 events read in total (3577ms).
[16:08:44.492] <TB2>     INFO: Test took 4711ms.
[16:08:44.495] <TB2>     INFO: scanning low vcal = 60
[16:08:44.910] <TB2>     INFO: Expecting 41600 events.
[16:08:49.169] <TB2>     INFO: 41600 events read in total (3544ms).
[16:08:49.170] <TB2>     INFO: Test took 4675ms.
[16:08:49.180] <TB2>     INFO: scanning low vcal = 70
[16:08:49.589] <TB2>     INFO: Expecting 41600 events.
[16:08:53.839] <TB2>     INFO: 41600 events read in total (3535ms).
[16:08:53.839] <TB2>     INFO: Test took 4659ms.
[16:08:53.843] <TB2>     INFO: scanning low vcal = 80
[16:08:54.258] <TB2>     INFO: Expecting 41600 events.
[16:08:58.524] <TB2>     INFO: 41600 events read in total (3551ms).
[16:08:58.524] <TB2>     INFO: Test took 4681ms.
[16:08:58.527] <TB2>     INFO: scanning low vcal = 90
[16:08:58.945] <TB2>     INFO: Expecting 41600 events.
[16:09:03.201] <TB2>     INFO: 41600 events read in total (3541ms).
[16:09:03.202] <TB2>     INFO: Test took 4675ms.
[16:09:03.205] <TB2>     INFO: scanning low vcal = 100
[16:09:03.623] <TB2>     INFO: Expecting 41600 events.
[16:09:08.027] <TB2>     INFO: 41600 events read in total (3689ms).
[16:09:08.028] <TB2>     INFO: Test took 4823ms.
[16:09:08.031] <TB2>     INFO: scanning low vcal = 110
[16:09:08.447] <TB2>     INFO: Expecting 41600 events.
[16:09:12.700] <TB2>     INFO: 41600 events read in total (3538ms).
[16:09:12.701] <TB2>     INFO: Test took 4670ms.
[16:09:12.703] <TB2>     INFO: scanning low vcal = 120
[16:09:13.120] <TB2>     INFO: Expecting 41600 events.
[16:09:17.414] <TB2>     INFO: 41600 events read in total (3579ms).
[16:09:17.415] <TB2>     INFO: Test took 4712ms.
[16:09:17.418] <TB2>     INFO: scanning low vcal = 130
[16:09:17.834] <TB2>     INFO: Expecting 41600 events.
[16:09:22.099] <TB2>     INFO: 41600 events read in total (3550ms).
[16:09:22.100] <TB2>     INFO: Test took 4682ms.
[16:09:22.102] <TB2>     INFO: scanning low vcal = 140
[16:09:22.522] <TB2>     INFO: Expecting 41600 events.
[16:09:26.774] <TB2>     INFO: 41600 events read in total (3537ms).
[16:09:26.775] <TB2>     INFO: Test took 4673ms.
[16:09:26.777] <TB2>     INFO: scanning low vcal = 150
[16:09:27.195] <TB2>     INFO: Expecting 41600 events.
[16:09:31.488] <TB2>     INFO: 41600 events read in total (3578ms).
[16:09:31.488] <TB2>     INFO: Test took 4711ms.
[16:09:31.491] <TB2>     INFO: scanning low vcal = 160
[16:09:31.909] <TB2>     INFO: Expecting 41600 events.
[16:09:36.162] <TB2>     INFO: 41600 events read in total (3539ms).
[16:09:36.163] <TB2>     INFO: Test took 4672ms.
[16:09:36.166] <TB2>     INFO: scanning low vcal = 170
[16:09:36.583] <TB2>     INFO: Expecting 41600 events.
[16:09:40.877] <TB2>     INFO: 41600 events read in total (3579ms).
[16:09:40.878] <TB2>     INFO: Test took 4712ms.
[16:09:40.882] <TB2>     INFO: scanning low vcal = 180
[16:09:41.296] <TB2>     INFO: Expecting 41600 events.
[16:09:45.546] <TB2>     INFO: 41600 events read in total (3535ms).
[16:09:45.547] <TB2>     INFO: Test took 4665ms.
[16:09:45.550] <TB2>     INFO: scanning low vcal = 190
[16:09:45.967] <TB2>     INFO: Expecting 41600 events.
[16:09:50.224] <TB2>     INFO: 41600 events read in total (3542ms).
[16:09:50.225] <TB2>     INFO: Test took 4675ms.
[16:09:50.228] <TB2>     INFO: scanning low vcal = 200
[16:09:50.645] <TB2>     INFO: Expecting 41600 events.
[16:09:54.912] <TB2>     INFO: 41600 events read in total (3552ms).
[16:09:54.913] <TB2>     INFO: Test took 4685ms.
[16:09:54.915] <TB2>     INFO: scanning low vcal = 210
[16:09:55.331] <TB2>     INFO: Expecting 41600 events.
[16:09:59.590] <TB2>     INFO: 41600 events read in total (3544ms).
[16:09:59.591] <TB2>     INFO: Test took 4676ms.
[16:09:59.593] <TB2>     INFO: scanning low vcal = 220
[16:10:00.012] <TB2>     INFO: Expecting 41600 events.
[16:10:04.307] <TB2>     INFO: 41600 events read in total (3580ms).
[16:10:04.308] <TB2>     INFO: Test took 4715ms.
[16:10:04.310] <TB2>     INFO: scanning low vcal = 230
[16:10:04.727] <TB2>     INFO: Expecting 41600 events.
[16:10:09.007] <TB2>     INFO: 41600 events read in total (3565ms).
[16:10:09.008] <TB2>     INFO: Test took 4698ms.
[16:10:09.011] <TB2>     INFO: scanning low vcal = 240
[16:10:09.424] <TB2>     INFO: Expecting 41600 events.
[16:10:13.684] <TB2>     INFO: 41600 events read in total (3545ms).
[16:10:13.685] <TB2>     INFO: Test took 4674ms.
[16:10:13.687] <TB2>     INFO: scanning low vcal = 250
[16:10:14.105] <TB2>     INFO: Expecting 41600 events.
[16:10:18.362] <TB2>     INFO: 41600 events read in total (3542ms).
[16:10:18.362] <TB2>     INFO: Test took 4674ms.
[16:10:18.367] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:10:18.785] <TB2>     INFO: Expecting 41600 events.
[16:10:23.048] <TB2>     INFO: 41600 events read in total (3548ms).
[16:10:23.049] <TB2>     INFO: Test took 4682ms.
[16:10:23.052] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:10:23.472] <TB2>     INFO: Expecting 41600 events.
[16:10:27.738] <TB2>     INFO: 41600 events read in total (3551ms).
[16:10:27.739] <TB2>     INFO: Test took 4687ms.
[16:10:27.741] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:10:28.163] <TB2>     INFO: Expecting 41600 events.
[16:10:32.429] <TB2>     INFO: 41600 events read in total (3551ms).
[16:10:32.429] <TB2>     INFO: Test took 4688ms.
[16:10:32.432] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:10:32.851] <TB2>     INFO: Expecting 41600 events.
[16:10:37.107] <TB2>     INFO: 41600 events read in total (3541ms).
[16:10:37.108] <TB2>     INFO: Test took 4676ms.
[16:10:37.111] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:10:37.526] <TB2>     INFO: Expecting 41600 events.
[16:10:41.792] <TB2>     INFO: 41600 events read in total (3551ms).
[16:10:41.792] <TB2>     INFO: Test took 4681ms.
[16:10:42.330] <TB2>     INFO: PixTestGainPedestal::measure() done 
[16:10:42.333] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:10:42.333] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:10:42.333] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:10:42.333] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:10:42.333] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:10:42.334] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:10:42.334] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:10:42.334] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:10:42.334] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:10:42.334] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:10:42.334] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:10:42.335] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:10:42.335] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:10:42.335] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:10:42.335] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:10:42.335] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:11:20.457] <TB2>     INFO: PixTestGainPedestal::fit() done
[16:11:20.457] <TB2>     INFO: non-linearity mean:  0.944 0.963 0.958 0.962 0.958 0.960 0.953 0.956 0.961 0.961 0.958 0.958 0.955 0.959 0.960 0.958
[16:11:20.457] <TB2>     INFO: non-linearity RMS:   0.009 0.005 0.006 0.006 0.007 0.006 0.006 0.008 0.006 0.006 0.006 0.007 0.006 0.005 0.005 0.006
[16:11:20.457] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:11:20.480] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:11:20.502] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:11:20.525] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:11:20.547] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:11:20.570] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:11:20.592] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:11:20.615] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:11:20.637] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:11:20.660] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:11:20.682] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:11:20.704] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:11:20.727] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:11:20.749] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:11:20.772] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:11:20.795] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-40_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:11:20.817] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[16:11:20.817] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:11:20.824] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:11:20.824] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:11:20.827] <TB2>     INFO: ######################################################################
[16:11:20.827] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:11:20.827] <TB2>     INFO: ######################################################################
[16:11:20.829] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:11:20.839] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:11:20.839] <TB2>     INFO:     run 1 of 1
[16:11:20.839] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:11:21.181] <TB2>     INFO: Expecting 3120000 events.
[16:12:12.333] <TB2>     INFO: 1315730 events read in total (50437ms).
[16:13:01.502] <TB2>     INFO: 2632135 events read in total (99606ms).
[16:13:20.455] <TB2>     INFO: 3120000 events read in total (118560ms).
[16:13:20.490] <TB2>     INFO: Test took 119652ms.
[16:13:20.556] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:13:20.678] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:13:22.109] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:13:23.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:13:25.003] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:13:26.344] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:13:27.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:13:29.056] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:13:30.412] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:13:31.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:13:33.274] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:13:34.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:13:35.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:13:37.420] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:13:38.840] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:13:40.311] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:13:41.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:13:43.079] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 396931072
[16:13:43.110] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:13:43.110] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.937, RMS = 1.33929
[16:13:43.110] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[16:13:43.110] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:13:43.110] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.7239, RMS = 1.53756
[16:13:43.110] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[16:13:43.111] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:13:43.111] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4658, RMS = 1.02127
[16:13:43.111] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:13:43.111] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:13:43.111] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8702, RMS = 0.961497
[16:13:43.111] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:13:43.112] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:13:43.112] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.4523, RMS = 1.745
[16:13:43.112] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[16:13:43.112] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:13:43.112] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.1574, RMS = 1.6393
[16:13:43.112] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[16:13:43.113] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:13:43.113] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.5264, RMS = 1.56107
[16:13:43.113] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:13:43.113] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:13:43.113] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.0399, RMS = 1.8392
[16:13:43.113] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:13:43.114] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:13:43.114] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.2943, RMS = 1.28911
[16:13:43.114] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[16:13:43.114] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:13:43.114] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.3685, RMS = 1.44037
[16:13:43.114] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[16:13:43.116] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:13:43.116] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.771, RMS = 1.06765
[16:13:43.116] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:13:43.116] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:13:43.116] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2115, RMS = 1.51339
[16:13:43.116] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:13:43.117] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:13:43.117] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8202, RMS = 0.85771
[16:13:43.117] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:13:43.117] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:13:43.117] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.6955, RMS = 0.987325
[16:13:43.117] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:13:43.118] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:13:43.118] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.5353, RMS = 1.65502
[16:13:43.118] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[16:13:43.118] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:13:43.118] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.3313, RMS = 2.05177
[16:13:43.118] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[16:13:43.119] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:13:43.119] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.9482, RMS = 1.25058
[16:13:43.119] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[16:13:43.119] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:13:43.119] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7534, RMS = 1.25571
[16:13:43.119] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:13:43.120] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:13:43.120] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8953, RMS = 0.98463
[16:13:43.120] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:13:43.120] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:13:43.120] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.98, RMS = 1.24703
[16:13:43.120] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:13:43.121] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:13:43.121] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.1737, RMS = 1.15265
[16:13:43.121] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:13:43.121] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:13:43.121] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.5447, RMS = 1.58182
[16:13:43.121] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:13:43.122] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:13:43.122] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.6147, RMS = 1.50993
[16:13:43.122] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[16:13:43.122] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:13:43.122] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8817, RMS = 1.23898
[16:13:43.122] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[16:13:43.123] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:13:43.123] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3579, RMS = 1.03006
[16:13:43.123] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:13:43.123] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:13:43.123] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1954, RMS = 1.52581
[16:13:43.123] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:13:43.124] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:13:43.125] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.6837, RMS = 1.93164
[16:13:43.125] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[16:13:43.125] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:13:43.125] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.4744, RMS = 1.89892
[16:13:43.125] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[16:13:43.126] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:13:43.126] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9201, RMS = 0.995178
[16:13:43.126] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:13:43.126] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:13:43.126] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.6397, RMS = 1.43935
[16:13:43.126] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:13:43.127] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:13:43.127] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.2868, RMS = 1.73666
[16:13:43.127] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[16:13:43.127] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:13:43.127] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6131, RMS = 1.78088
[16:13:43.127] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[16:13:43.130] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[16:13:43.130] <TB2>     INFO: number of dead bumps (per ROC):     0    0    3    8    0    2    3    0    1    4    2    0    3    3    1    0
[16:13:43.130] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:13:43.227] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:13:43.227] <TB2>     INFO: enter test to run
[16:13:43.227] <TB2>     INFO:   test:  no parameter change
[16:13:43.228] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 384.3mA
[16:13:43.228] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.1mA
[16:13:43.228] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[16:13:43.228] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:13:43.764] <TB2>    QUIET: Connection to board 141 closed.
[16:13:43.775] <TB2>     INFO: pXar: this is the end, my friend
[16:13:43.775] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
