// Seed: 1367629194
module module_0 (
    input wire id_0,
    output wand id_1,
    input wand id_2,
    output tri id_3,
    input tri id_4,
    output tri1 id_5,
    input wand id_6,
    input supply0 id_7,
    input tri1 id_8,
    input supply1 id_9,
    output supply0 id_10,
    input supply0 id_11,
    input tri1 id_12,
    output tri0 id_13,
    input wire id_14,
    input tri id_15,
    output tri0 id_16
);
  wand id_18 = -1;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd79,
    parameter id_10 = 32'd58,
    parameter id_6  = 32'd53
) (
    input tri _id_0,
    input wire id_1,
    output tri id_2,
    output supply0 id_3,
    output tri id_4,
    input tri1 id_5,
    input tri1 _id_6,
    input supply1 id_7,
    output supply0 id_8,
    input wand id_9,
    input uwire _id_10,
    output supply1 id_11,
    output supply1 id_12,
    input wor id_13
);
  wire id_15;
  logic [id_6 : id_10  ==  |  id_0] id_16;
  wire id_17;
  module_0 modCall_1 (
      id_5,
      id_12,
      id_5,
      id_2,
      id_9,
      id_8,
      id_5,
      id_9,
      id_13,
      id_5,
      id_12,
      id_9,
      id_9,
      id_2,
      id_13,
      id_5,
      id_8
  );
endmodule
