

================================================================
== Vitis HLS Report for 'encoder0_c1_Pipeline_1'
================================================================
* Date:           Sat Sep 20 00:26:08 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lane_seg_hls
* Solution:       lane_seg (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  4.078 ns|     4.05 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   153240|   153240|  2.299 ms|  2.299 ms|  153240|  153240|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |   153238|   153238|        12|          1|          1|  153228|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%phi_urem3616 = alloca i32 1"   --->   Operation 15 'alloca' 'phi_urem3616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 16 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%phi_mul3614 = alloca i32 1"   --->   Operation 17 'alloca' 'phi_mul3614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 18 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 19 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 0, i18 %empty"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i36 0, i36 %phi_mul"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i36 0, i36 %phi_mul3614"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 0, i18 %phi_urem"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 0, i18 %phi_urem3616"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.07>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%phi_urem_load = load i18 %phi_urem"   --->   Operation 26 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_load = load i18 %empty"   --->   Operation 27 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.87ns)   --->   "%exitcond14787 = icmp_eq  i18 %p_load, i18 153228"   --->   Operation 28 'icmp' 'exitcond14787' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.87ns)   --->   "%empty_34 = add i18 %p_load, i18 1"   --->   Operation 29 'add' 'empty_34' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond14787, void %memset.loop.split, void %VITIS_LOOP_36_1.exitStub"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%phi_mul_load = load i36 %phi_mul"   --->   Operation 31 'load' 'phi_mul_load' <Predicate = (!exitcond14787)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.02ns)   --->   "%next_mul = add i36 %phi_mul_load, i36 395923"   --->   Operation 32 'add' 'next_mul' <Predicate = (!exitcond14787)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_cast = partselect i8 @_ssdm_op_PartSelect.i8.i36.i32.i32, i36 %phi_mul_load, i32 28, i32 35"   --->   Operation 33 'partselect' 'p_cast' <Predicate = (!exitcond14787)> <Delay = 0.00>
ST_2 : Operation 34 [12/12] (1.89ns)   --->   "%empty_38 = urem i8 %p_cast, i8 3"   --->   Operation 34 'urem' 'empty_38' <Predicate = (!exitcond14787)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_40 = trunc i18 %phi_urem_load"   --->   Operation 35 'trunc' 'empty_40' <Predicate = (!exitcond14787)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_cast1_cast = zext i10 %empty_40"   --->   Operation 36 'zext' 'p_cast1_cast' <Predicate = (!exitcond14787)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.18ns)   --->   "%mul67 = mul i21 %p_cast1_cast, i21 1366"   --->   Operation 37 'mul' 'mul67' <Predicate = (!exitcond14787)> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i8 @_ssdm_op_PartSelect.i8.i21.i32.i32, i21 %mul67, i32 12, i32 19"   --->   Operation 38 'partselect' 'p_cast2' <Predicate = (!exitcond14787)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.18ns)   --->   "%mul = mul i21 %p_cast1_cast, i21 1821"   --->   Operation 39 'mul' 'mul' <Predicate = (!exitcond14787)> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i21.i32.i32, i21 %mul, i32 14, i32 20"   --->   Operation 40 'partselect' 'tmp' <Predicate = (!exitcond14787)> <Delay = 0.00>
ST_2 : Operation 41 [12/12] (1.89ns)   --->   "%empty_42 = urem i8 %p_cast2, i8 3"   --->   Operation 41 'urem' 'empty_42' <Predicate = (!exitcond14787)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.87ns)   --->   "%next_urem = add i18 %phi_urem_load, i18 1"   --->   Operation 42 'add' 'next_urem' <Predicate = (!exitcond14787)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.87ns)   --->   "%empty_36 = icmp_ult  i18 %next_urem, i18 678"   --->   Operation 43 'icmp' 'empty_36' <Predicate = (!exitcond14787)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.36ns)   --->   "%idx_urem = select i1 %empty_36, i18 %next_urem, i18 0"   --->   Operation 44 'select' 'idx_urem' <Predicate = (!exitcond14787)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 %empty_34, i18 %empty"   --->   Operation 45 'store' 'store_ln0' <Predicate = (!exitcond14787)> <Delay = 0.42>
ST_2 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln0 = store i36 %next_mul, i36 %phi_mul"   --->   Operation 46 'store' 'store_ln0' <Predicate = (!exitcond14787)> <Delay = 0.42>
ST_2 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 %idx_urem, i18 %phi_urem"   --->   Operation 47 'store' 'store_ln0' <Predicate = (!exitcond14787)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.89>
ST_3 : Operation 48 [11/12] (1.89ns)   --->   "%empty_38 = urem i8 %p_cast, i8 3"   --->   Operation 48 'urem' 'empty_38' <Predicate = (!exitcond14787)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [11/12] (1.89ns)   --->   "%empty_42 = urem i8 %p_cast2, i8 3"   --->   Operation 49 'urem' 'empty_42' <Predicate = (!exitcond14787)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 50 [10/12] (1.89ns)   --->   "%empty_38 = urem i8 %p_cast, i8 3"   --->   Operation 50 'urem' 'empty_38' <Predicate = (!exitcond14787)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [10/12] (1.89ns)   --->   "%empty_42 = urem i8 %p_cast2, i8 3"   --->   Operation 51 'urem' 'empty_42' <Predicate = (!exitcond14787)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.89>
ST_5 : Operation 52 [9/12] (1.89ns)   --->   "%empty_38 = urem i8 %p_cast, i8 3"   --->   Operation 52 'urem' 'empty_38' <Predicate = (!exitcond14787)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [9/12] (1.89ns)   --->   "%empty_42 = urem i8 %p_cast2, i8 3"   --->   Operation 53 'urem' 'empty_42' <Predicate = (!exitcond14787)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.89>
ST_6 : Operation 54 [8/12] (1.89ns)   --->   "%empty_38 = urem i8 %p_cast, i8 3"   --->   Operation 54 'urem' 'empty_38' <Predicate = (!exitcond14787)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [8/12] (1.89ns)   --->   "%empty_42 = urem i8 %p_cast2, i8 3"   --->   Operation 55 'urem' 'empty_42' <Predicate = (!exitcond14787)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.89>
ST_7 : Operation 56 [7/12] (1.89ns)   --->   "%empty_38 = urem i8 %p_cast, i8 3"   --->   Operation 56 'urem' 'empty_38' <Predicate = (!exitcond14787)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [7/12] (1.89ns)   --->   "%empty_42 = urem i8 %p_cast2, i8 3"   --->   Operation 57 'urem' 'empty_42' <Predicate = (!exitcond14787)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.89>
ST_8 : Operation 58 [6/12] (1.89ns)   --->   "%empty_38 = urem i8 %p_cast, i8 3"   --->   Operation 58 'urem' 'empty_38' <Predicate = (!exitcond14787)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [6/12] (1.89ns)   --->   "%empty_42 = urem i8 %p_cast2, i8 3"   --->   Operation 59 'urem' 'empty_42' <Predicate = (!exitcond14787)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.89>
ST_9 : Operation 60 [5/12] (1.89ns)   --->   "%empty_38 = urem i8 %p_cast, i8 3"   --->   Operation 60 'urem' 'empty_38' <Predicate = (!exitcond14787)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [5/12] (1.89ns)   --->   "%empty_42 = urem i8 %p_cast2, i8 3"   --->   Operation 61 'urem' 'empty_42' <Predicate = (!exitcond14787)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.89>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%phi_mul3614_load = load i36 %phi_mul3614"   --->   Operation 62 'load' 'phi_mul3614_load' <Predicate = (!exitcond14787)> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (1.02ns)   --->   "%next_mul3615 = add i36 %phi_mul3614_load, i36 263949"   --->   Operation 63 'add' 'next_mul3615' <Predicate = (!exitcond14787)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_107_cast = partselect i7 @_ssdm_op_PartSelect.i7.i36.i32.i32, i36 %phi_mul3614_load, i32 29, i32 35"   --->   Operation 64 'partselect' 'tmp_107_cast' <Predicate = (!exitcond14787)> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_107_cast_cast = zext i7 %tmp_107_cast"   --->   Operation 65 'zext' 'tmp_107_cast_cast' <Predicate = (!exitcond14787)> <Delay = 0.00>
ST_10 : Operation 66 [3/3] (0.99ns) (grouped into DSP with root node empty_41)   --->   "%empty_37 = mul i13 %tmp_107_cast_cast, i13 76"   --->   Operation 66 'mul' 'empty_37' <Predicate = (!exitcond14787)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 67 [4/12] (1.89ns)   --->   "%empty_38 = urem i8 %p_cast, i8 3"   --->   Operation 67 'urem' 'empty_38' <Predicate = (!exitcond14787)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [4/12] (1.89ns)   --->   "%empty_42 = urem i8 %p_cast2, i8 3"   --->   Operation 68 'urem' 'empty_42' <Predicate = (!exitcond14787)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln0 = store i36 %next_mul3615, i36 %phi_mul3614"   --->   Operation 69 'store' 'store_ln0' <Predicate = (!exitcond14787)> <Delay = 0.42>

State 11 <SV = 10> <Delay = 1.89>
ST_11 : Operation 70 [2/3] (0.99ns) (grouped into DSP with root node empty_41)   --->   "%empty_37 = mul i13 %tmp_107_cast_cast, i13 76"   --->   Operation 70 'mul' 'empty_37' <Predicate = (!exitcond14787)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 71 [3/12] (1.89ns)   --->   "%empty_38 = urem i8 %p_cast, i8 3"   --->   Operation 71 'urem' 'empty_38' <Predicate = (!exitcond14787)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [3/12] (1.89ns)   --->   "%empty_42 = urem i8 %p_cast2, i8 3"   --->   Operation 72 'urem' 'empty_42' <Predicate = (!exitcond14787)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.53>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%phi_urem3616_load = load i18 %phi_urem3616"   --->   Operation 73 'load' 'phi_urem3616_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 74 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/3] (0.00ns) (grouped into DSP with root node empty_41)   --->   "%empty_37 = mul i13 %tmp_107_cast_cast, i13 76"   --->   Operation 75 'mul' 'empty_37' <Predicate = (!exitcond14787)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 76 [2/12] (1.89ns)   --->   "%empty_38 = urem i8 %p_cast, i8 3"   --->   Operation 76 'urem' 'empty_38' <Predicate = (!exitcond14787)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_108_cast = zext i7 %tmp"   --->   Operation 77 'zext' 'tmp_108_cast' <Predicate = (!exitcond14787)> <Delay = 0.00>
ST_12 : Operation 78 [2/2] (0.64ns) (root node of the DSP)   --->   "%empty_41 = add i13 %empty_37, i13 %tmp_108_cast"   --->   Operation 78 'add' 'empty_41' <Predicate = (!exitcond14787)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 79 [2/12] (1.89ns)   --->   "%empty_42 = urem i8 %p_cast2, i8 3"   --->   Operation 79 'urem' 'empty_42' <Predicate = (!exitcond14787)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%empty_44 = trunc i18 %phi_urem3616_load"   --->   Operation 80 'trunc' 'empty_44' <Predicate = (!exitcond14787)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.87ns)   --->   "%next_urem3617 = add i18 %phi_urem3616_load, i18 1"   --->   Operation 81 'add' 'next_urem3617' <Predicate = (!exitcond14787)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [1/1] (0.87ns)   --->   "%empty_35 = icmp_ult  i18 %next_urem3617, i18 3"   --->   Operation 82 'icmp' 'empty_35' <Predicate = (!exitcond14787)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.36ns)   --->   "%idx_urem3618 = select i1 %empty_35, i18 %next_urem3617, i18 0"   --->   Operation 83 'select' 'idx_urem3618' <Predicate = (!exitcond14787)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 %idx_urem3618, i18 %phi_urem3616"   --->   Operation 84 'store' 'store_ln0' <Predicate = (!exitcond14787)> <Delay = 0.42>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!exitcond14787)> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 199 'ret' 'ret_ln0' <Predicate = (exitcond14787)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.12>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 153228, i64 153228, i64 153228"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/12] (1.89ns)   --->   "%empty_38 = urem i8 %p_cast, i8 3"   --->   Operation 87 'urem' 'empty_38' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%empty_39 = trunc i2 %empty_38"   --->   Operation 88 'trunc' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/2] (0.64ns) (root node of the DSP)   --->   "%empty_41 = add i13 %empty_37, i13 %tmp_108_cast"   --->   Operation 89 'add' 'empty_41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%p_cast9 = zext i13 %empty_41"   --->   Operation 90 'zext' 'p_cast9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%padded_addr = getelementptr i32 %padded, i64 0, i64 %p_cast9"   --->   Operation 91 'getelementptr' 'padded_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%padded_1_addr = getelementptr i32 %padded_1, i64 0, i64 %p_cast9"   --->   Operation 92 'getelementptr' 'padded_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%padded_2_addr = getelementptr i32 %padded_2, i64 0, i64 %p_cast9"   --->   Operation 93 'getelementptr' 'padded_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%padded_3_addr = getelementptr i32 %padded_3, i64 0, i64 %p_cast9"   --->   Operation 94 'getelementptr' 'padded_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%padded_4_addr = getelementptr i32 %padded_4, i64 0, i64 %p_cast9"   --->   Operation 95 'getelementptr' 'padded_4_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%padded_5_addr = getelementptr i32 %padded_5, i64 0, i64 %p_cast9"   --->   Operation 96 'getelementptr' 'padded_5_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%padded_6_addr = getelementptr i32 %padded_6, i64 0, i64 %p_cast9"   --->   Operation 97 'getelementptr' 'padded_6_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%padded_7_addr = getelementptr i32 %padded_7, i64 0, i64 %p_cast9"   --->   Operation 98 'getelementptr' 'padded_7_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%padded_8_addr = getelementptr i32 %padded_8, i64 0, i64 %p_cast9"   --->   Operation 99 'getelementptr' 'padded_8_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%padded_9_addr = getelementptr i32 %padded_9, i64 0, i64 %p_cast9"   --->   Operation 100 'getelementptr' 'padded_9_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%padded_10_addr = getelementptr i32 %padded_10, i64 0, i64 %p_cast9"   --->   Operation 101 'getelementptr' 'padded_10_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%padded_11_addr = getelementptr i32 %padded_11, i64 0, i64 %p_cast9"   --->   Operation 102 'getelementptr' 'padded_11_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%padded_12_addr = getelementptr i32 %padded_12, i64 0, i64 %p_cast9"   --->   Operation 103 'getelementptr' 'padded_12_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%padded_13_addr = getelementptr i32 %padded_13, i64 0, i64 %p_cast9"   --->   Operation 104 'getelementptr' 'padded_13_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%padded_14_addr = getelementptr i32 %padded_14, i64 0, i64 %p_cast9"   --->   Operation 105 'getelementptr' 'padded_14_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%padded_15_addr = getelementptr i32 %padded_15, i64 0, i64 %p_cast9"   --->   Operation 106 'getelementptr' 'padded_15_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%padded_16_addr = getelementptr i32 %padded_16, i64 0, i64 %p_cast9"   --->   Operation 107 'getelementptr' 'padded_16_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%padded_17_addr = getelementptr i32 %padded_17, i64 0, i64 %p_cast9"   --->   Operation 108 'getelementptr' 'padded_17_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%padded_18_addr = getelementptr i32 %padded_18, i64 0, i64 %p_cast9"   --->   Operation 109 'getelementptr' 'padded_18_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%padded_19_addr = getelementptr i32 %padded_19, i64 0, i64 %p_cast9"   --->   Operation 110 'getelementptr' 'padded_19_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%padded_20_addr = getelementptr i32 %padded_20, i64 0, i64 %p_cast9"   --->   Operation 111 'getelementptr' 'padded_20_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%padded_21_addr = getelementptr i32 %padded_21, i64 0, i64 %p_cast9"   --->   Operation 112 'getelementptr' 'padded_21_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%padded_22_addr = getelementptr i32 %padded_22, i64 0, i64 %p_cast9"   --->   Operation 113 'getelementptr' 'padded_22_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%padded_23_addr = getelementptr i32 %padded_23, i64 0, i64 %p_cast9"   --->   Operation 114 'getelementptr' 'padded_23_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%padded_24_addr = getelementptr i32 %padded_24, i64 0, i64 %p_cast9"   --->   Operation 115 'getelementptr' 'padded_24_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%padded_25_addr = getelementptr i32 %padded_25, i64 0, i64 %p_cast9"   --->   Operation 116 'getelementptr' 'padded_25_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%padded_26_addr = getelementptr i32 %padded_26, i64 0, i64 %p_cast9"   --->   Operation 117 'getelementptr' 'padded_26_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/12] (1.89ns)   --->   "%empty_42 = urem i8 %p_cast2, i8 3"   --->   Operation 118 'urem' 'empty_42' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%empty_43 = trunc i2 %empty_42"   --->   Operation 119 'trunc' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_39, void %.case.2, i2 0, void %.case.0, i2 1, void %.case.1"   --->   Operation 120 'switch' 'switch_ln0' <Predicate = true> <Delay = 0.73>
ST_13 : Operation 121 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_43, void %.case.228, i2 0, void %.case.026, i2 1, void %.case.127"   --->   Operation 121 'switch' 'switch_ln0' <Predicate = (empty_39 == 1)> <Delay = 0.73>
ST_13 : Operation 122 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_44, void %.case.238, i2 0, void %.case.036, i2 1, void %.case.137"   --->   Operation 122 'switch' 'switch_ln0' <Predicate = (empty_39 == 1 & empty_43 == 1)> <Delay = 0.73>
ST_13 : Operation 123 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_13_addr"   --->   Operation 123 'store' 'store_ln0' <Predicate = (empty_39 == 1 & empty_43 == 1 & empty_44 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit35"   --->   Operation 124 'br' 'br_ln0' <Predicate = (empty_39 == 1 & empty_43 == 1 & empty_44 == 1)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_12_addr"   --->   Operation 125 'store' 'store_ln0' <Predicate = (empty_39 == 1 & empty_43 == 1 & empty_44 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit35"   --->   Operation 126 'br' 'br_ln0' <Predicate = (empty_39 == 1 & empty_43 == 1 & empty_44 == 0)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_14_addr"   --->   Operation 127 'store' 'store_ln0' <Predicate = (empty_39 == 1 & empty_43 == 1 & empty_44 != 0 & empty_44 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit35"   --->   Operation 128 'br' 'br_ln0' <Predicate = (empty_39 == 1 & empty_43 == 1 & empty_44 != 0 & empty_44 != 1)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit25"   --->   Operation 129 'br' 'br_ln0' <Predicate = (empty_39 == 1 & empty_43 == 1)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_44, void %.case.233, i2 0, void %.case.031, i2 1, void %.case.132"   --->   Operation 130 'switch' 'switch_ln0' <Predicate = (empty_39 == 1 & empty_43 == 0)> <Delay = 0.73>
ST_13 : Operation 131 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_10_addr"   --->   Operation 131 'store' 'store_ln0' <Predicate = (empty_39 == 1 & empty_43 == 0 & empty_44 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit30"   --->   Operation 132 'br' 'br_ln0' <Predicate = (empty_39 == 1 & empty_43 == 0 & empty_44 == 1)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_9_addr"   --->   Operation 133 'store' 'store_ln0' <Predicate = (empty_39 == 1 & empty_43 == 0 & empty_44 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit30"   --->   Operation 134 'br' 'br_ln0' <Predicate = (empty_39 == 1 & empty_43 == 0 & empty_44 == 0)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_11_addr"   --->   Operation 135 'store' 'store_ln0' <Predicate = (empty_39 == 1 & empty_43 == 0 & empty_44 != 0 & empty_44 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit30"   --->   Operation 136 'br' 'br_ln0' <Predicate = (empty_39 == 1 & empty_43 == 0 & empty_44 != 0 & empty_44 != 1)> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit25"   --->   Operation 137 'br' 'br_ln0' <Predicate = (empty_39 == 1 & empty_43 == 0)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_44, void %.case.243, i2 0, void %.case.041, i2 1, void %.case.142"   --->   Operation 138 'switch' 'switch_ln0' <Predicate = (empty_39 == 1 & empty_43 != 0 & empty_43 != 1)> <Delay = 0.73>
ST_13 : Operation 139 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_16_addr"   --->   Operation 139 'store' 'store_ln0' <Predicate = (empty_39 == 1 & empty_43 != 0 & empty_43 != 1 & empty_44 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit40"   --->   Operation 140 'br' 'br_ln0' <Predicate = (empty_39 == 1 & empty_43 != 0 & empty_43 != 1 & empty_44 == 1)> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_15_addr"   --->   Operation 141 'store' 'store_ln0' <Predicate = (empty_39 == 1 & empty_43 != 0 & empty_43 != 1 & empty_44 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit40"   --->   Operation 142 'br' 'br_ln0' <Predicate = (empty_39 == 1 & empty_43 != 0 & empty_43 != 1 & empty_44 == 0)> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_17_addr"   --->   Operation 143 'store' 'store_ln0' <Predicate = (empty_39 == 1 & empty_43 != 0 & empty_43 != 1 & empty_44 != 0 & empty_44 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit40"   --->   Operation 144 'br' 'br_ln0' <Predicate = (empty_39 == 1 & empty_43 != 0 & empty_43 != 1 & empty_44 != 0 & empty_44 != 1)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit25"   --->   Operation 145 'br' 'br_ln0' <Predicate = (empty_39 == 1 & empty_43 != 0 & empty_43 != 1)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 146 'br' 'br_ln0' <Predicate = (empty_39 == 1)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_43, void %.case.28, i2 0, void %.case.06, i2 1, void %.case.17"   --->   Operation 147 'switch' 'switch_ln0' <Predicate = (empty_39 == 0)> <Delay = 0.73>
ST_13 : Operation 148 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_44, void %.case.218, i2 0, void %.case.016, i2 1, void %.case.117"   --->   Operation 148 'switch' 'switch_ln0' <Predicate = (empty_39 == 0 & empty_43 == 1)> <Delay = 0.73>
ST_13 : Operation 149 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_4_addr"   --->   Operation 149 'store' 'store_ln0' <Predicate = (empty_39 == 0 & empty_43 == 1 & empty_44 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit15"   --->   Operation 150 'br' 'br_ln0' <Predicate = (empty_39 == 0 & empty_43 == 1 & empty_44 == 1)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_3_addr"   --->   Operation 151 'store' 'store_ln0' <Predicate = (empty_39 == 0 & empty_43 == 1 & empty_44 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit15"   --->   Operation 152 'br' 'br_ln0' <Predicate = (empty_39 == 0 & empty_43 == 1 & empty_44 == 0)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_5_addr"   --->   Operation 153 'store' 'store_ln0' <Predicate = (empty_39 == 0 & empty_43 == 1 & empty_44 != 0 & empty_44 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit15"   --->   Operation 154 'br' 'br_ln0' <Predicate = (empty_39 == 0 & empty_43 == 1 & empty_44 != 0 & empty_44 != 1)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit5"   --->   Operation 155 'br' 'br_ln0' <Predicate = (empty_39 == 0 & empty_43 == 1)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_44, void %.case.213, i2 0, void %.case.011, i2 1, void %.case.112"   --->   Operation 156 'switch' 'switch_ln0' <Predicate = (empty_39 == 0 & empty_43 == 0)> <Delay = 0.73>
ST_13 : Operation 157 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_1_addr"   --->   Operation 157 'store' 'store_ln0' <Predicate = (empty_39 == 0 & empty_43 == 0 & empty_44 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit10"   --->   Operation 158 'br' 'br_ln0' <Predicate = (empty_39 == 0 & empty_43 == 0 & empty_44 == 1)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_addr"   --->   Operation 159 'store' 'store_ln0' <Predicate = (empty_39 == 0 & empty_43 == 0 & empty_44 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit10"   --->   Operation 160 'br' 'br_ln0' <Predicate = (empty_39 == 0 & empty_43 == 0 & empty_44 == 0)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_2_addr"   --->   Operation 161 'store' 'store_ln0' <Predicate = (empty_39 == 0 & empty_43 == 0 & empty_44 != 0 & empty_44 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit10"   --->   Operation 162 'br' 'br_ln0' <Predicate = (empty_39 == 0 & empty_43 == 0 & empty_44 != 0 & empty_44 != 1)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit5"   --->   Operation 163 'br' 'br_ln0' <Predicate = (empty_39 == 0 & empty_43 == 0)> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_44, void %.case.223, i2 0, void %.case.021, i2 1, void %.case.122"   --->   Operation 164 'switch' 'switch_ln0' <Predicate = (empty_39 == 0 & empty_43 != 0 & empty_43 != 1)> <Delay = 0.73>
ST_13 : Operation 165 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_7_addr"   --->   Operation 165 'store' 'store_ln0' <Predicate = (empty_39 == 0 & empty_43 != 0 & empty_43 != 1 & empty_44 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit20"   --->   Operation 166 'br' 'br_ln0' <Predicate = (empty_39 == 0 & empty_43 != 0 & empty_43 != 1 & empty_44 == 1)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_6_addr"   --->   Operation 167 'store' 'store_ln0' <Predicate = (empty_39 == 0 & empty_43 != 0 & empty_43 != 1 & empty_44 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit20"   --->   Operation 168 'br' 'br_ln0' <Predicate = (empty_39 == 0 & empty_43 != 0 & empty_43 != 1 & empty_44 == 0)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_8_addr"   --->   Operation 169 'store' 'store_ln0' <Predicate = (empty_39 == 0 & empty_43 != 0 & empty_43 != 1 & empty_44 != 0 & empty_44 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit20"   --->   Operation 170 'br' 'br_ln0' <Predicate = (empty_39 == 0 & empty_43 != 0 & empty_43 != 1 & empty_44 != 0 & empty_44 != 1)> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit5"   --->   Operation 171 'br' 'br_ln0' <Predicate = (empty_39 == 0 & empty_43 != 0 & empty_43 != 1)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 172 'br' 'br_ln0' <Predicate = (empty_39 == 0)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_43, void %.case.248, i2 0, void %.case.046, i2 1, void %.case.147"   --->   Operation 173 'switch' 'switch_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1)> <Delay = 0.73>
ST_13 : Operation 174 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_44, void %.case.258, i2 0, void %.case.056, i2 1, void %.case.157"   --->   Operation 174 'switch' 'switch_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 == 1)> <Delay = 0.73>
ST_13 : Operation 175 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_22_addr"   --->   Operation 175 'store' 'store_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 == 1 & empty_44 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit55"   --->   Operation 176 'br' 'br_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 == 1 & empty_44 == 1)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_21_addr"   --->   Operation 177 'store' 'store_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 == 1 & empty_44 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit55"   --->   Operation 178 'br' 'br_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 == 1 & empty_44 == 0)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_23_addr"   --->   Operation 179 'store' 'store_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 == 1 & empty_44 != 0 & empty_44 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit55"   --->   Operation 180 'br' 'br_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 == 1 & empty_44 != 0 & empty_44 != 1)> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit45"   --->   Operation 181 'br' 'br_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 == 1)> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_44, void %.case.253, i2 0, void %.case.051, i2 1, void %.case.152"   --->   Operation 182 'switch' 'switch_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 == 0)> <Delay = 0.73>
ST_13 : Operation 183 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_19_addr"   --->   Operation 183 'store' 'store_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 == 0 & empty_44 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit50"   --->   Operation 184 'br' 'br_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 == 0 & empty_44 == 1)> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_18_addr"   --->   Operation 185 'store' 'store_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 == 0 & empty_44 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit50"   --->   Operation 186 'br' 'br_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 == 0 & empty_44 == 0)> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_20_addr"   --->   Operation 187 'store' 'store_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 == 0 & empty_44 != 0 & empty_44 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit50"   --->   Operation 188 'br' 'br_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 == 0 & empty_44 != 0 & empty_44 != 1)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit45"   --->   Operation 189 'br' 'br_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 == 0)> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_44, void %.case.263, i2 0, void %.case.061, i2 1, void %.case.162"   --->   Operation 190 'switch' 'switch_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 != 0 & empty_43 != 1)> <Delay = 0.73>
ST_13 : Operation 191 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_25_addr"   --->   Operation 191 'store' 'store_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 != 0 & empty_43 != 1 & empty_44 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit60"   --->   Operation 192 'br' 'br_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 != 0 & empty_43 != 1 & empty_44 == 1)> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_24_addr"   --->   Operation 193 'store' 'store_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 != 0 & empty_43 != 1 & empty_44 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit60"   --->   Operation 194 'br' 'br_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 != 0 & empty_43 != 1 & empty_44 == 0)> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %padded_26_addr"   --->   Operation 195 'store' 'store_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 != 0 & empty_43 != 1 & empty_44 != 0 & empty_44 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit60"   --->   Operation 196 'br' 'br_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 != 0 & empty_43 != 1 & empty_44 != 0 & empty_44 != 1)> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit45"   --->   Operation 197 'br' 'br_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1 & empty_43 != 0 & empty_43 != 1)> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 198 'br' 'br_ln0' <Predicate = (empty_39 != 0 & empty_39 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15.000ns, clock uncertainty: 4.050ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('empty') [32]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'empty' [33]  (0.427 ns)

 <State 2>: 4.078ns
The critical path consists of the following:
	'load' operation ('phi_urem_load') on local variable 'phi_urem' [41]  (0.000 ns)
	'mul' operation ('mul67') [61]  (2.188 ns)
	'urem' operation ('empty_42') [95]  (1.890 ns)

 <State 3>: 1.890ns
The critical path consists of the following:
	'urem' operation ('empty_38') [57]  (1.890 ns)

 <State 4>: 1.890ns
The critical path consists of the following:
	'urem' operation ('empty_38') [57]  (1.890 ns)

 <State 5>: 1.890ns
The critical path consists of the following:
	'urem' operation ('empty_38') [57]  (1.890 ns)

 <State 6>: 1.890ns
The critical path consists of the following:
	'urem' operation ('empty_38') [57]  (1.890 ns)

 <State 7>: 1.890ns
The critical path consists of the following:
	'urem' operation ('empty_38') [57]  (1.890 ns)

 <State 8>: 1.890ns
The critical path consists of the following:
	'urem' operation ('empty_38') [57]  (1.890 ns)

 <State 9>: 1.890ns
The critical path consists of the following:
	'urem' operation ('empty_38') [57]  (1.890 ns)

 <State 10>: 1.890ns
The critical path consists of the following:
	'urem' operation ('empty_38') [57]  (1.890 ns)

 <State 11>: 1.890ns
The critical path consists of the following:
	'urem' operation ('empty_38') [57]  (1.890 ns)

 <State 12>: 2.534ns
The critical path consists of the following:
	'load' operation ('phi_urem3616_load') on local variable 'phi_urem3616' [40]  (0.000 ns)
	'add' operation ('next_urem3617') [229]  (0.873 ns)
	'icmp' operation ('empty_35') [230]  (0.873 ns)
	'select' operation ('idx_urem3618') [231]  (0.360 ns)
	'store' operation ('store_ln0') of variable 'idx_urem3618' on local variable 'phi_urem3616' [239]  (0.427 ns)

 <State 13>: 3.127ns
The critical path consists of the following:
	'urem' operation ('empty_42') [95]  (1.890 ns)
	blocking operation 1.237 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
