+nowarnTFNPC
+nowarnIWFA
+nowarnSVTL
src/rtl/timescale.v
src/rtl/spi_defines.v
src/rtl/spi.v
src/rtl/spi_clock_gen.v
src/rtl/spi_shift.v
src/tb/spi_test.v
src/tb/wb_master_bfm.v
src/rtl/spi_slave_beta.v
//src/rtl/spi_slave.v
//
// Add source files above
//
//
// Uncomment for TSMC 180nm
-v ../maieee/lib/tsmc-0.18/verilog/tsmc18.v
//
// Uncomment for TSMC 65nm
// -v /classes/ee620/maieee/lib/synopsys/TSMC_tcbc65/TSMCHOME/digital/Front_End/verilog/tcbn65lp_200a/tcbn65lp.v
//
// Uncomment for SAED 90nm
// -v /classes/ee620/maieee/lib/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/saed90nm.v
//
// Uncomment for SAED 32nm
// -v /classes/ee620/maieee/lib/synopsys/SAED_EDK32-28nm/SAED32_EDK/lib/stdcell_rvt/verilog/saed32nm.v
//
+librescan
//
