Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Sun May 18 22:47:07 2025
| Host         : LAPTOP-7GKHMVFU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mrb3973_test_timing_summary_routed.rpt -pb mrb3973_test_timing_summary_routed.pb -rpx mrb3973_test_timing_summary_routed.rpx -warn_on_violation
| Design       : mrb3973_test
| Device       : 7a35t-csg325
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       21          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (1)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.863        0.000                      0                  423        0.159        0.000                      0                  423        7.000        0.000                       0                   226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
lcd_clk_pll/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0      {0.000 8.000}      16.000          62.500          
  clkfbout_clk_wiz_0      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
lcd_clk_pll/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            9.863        0.000                      0                  423        0.159        0.000                      0                  423        7.500        0.000                       0                   222  
  clkfbout_clk_wiz_0                                                                                                                                                       17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  lcd_clk_pll/inst/clk_in1
  To Clock:  lcd_clk_pll/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lcd_clk_pll/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_clk_pll/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.863ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            init_rom_addr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.594ns  (logic 0.948ns (16.947%)  route 4.646ns (83.053%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 13.057 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.557    -2.413    lcd_clk_OBUF
    SLICE_X9Y95          FDCE                                         r  init_rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDCE (Prop_fdce_C_Q)         0.456    -1.957 f  init_rom_addr_reg[2]/Q
                         net (fo=58, routed)          1.884    -0.074    cmd_data_writer/cmd_data[15]_i_4[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124     0.050 r  cmd_data_writer/init_rom_addr[9]_i_6/O
                         net (fo=1, routed)           0.433     0.484    cmd_data_writer/init_rom_addr[9]_i_6_n_0
    SLICE_X5Y96          LUT3 (Prop_lut3_I0_O)        0.124     0.608 r  cmd_data_writer/init_rom_addr[9]_i_5/O
                         net (fo=6, routed)           1.031     1.638    cmd_data_writer/state1
    SLICE_X7Y91          LUT6 (Prop_lut6_I2_O)        0.124     1.762 r  cmd_data_writer/init_rom_addr[9]_i_3/O
                         net (fo=1, routed)           0.406     2.169    cmd_data_writer/init_rom_addr[9]_i_3_n_0
    SLICE_X7Y93          LUT4 (Prop_lut4_I3_O)        0.120     2.289 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          0.892     3.180    init_rom_addr
    SLICE_X11Y96         FDCE                                         r  init_rom_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.441    13.057    lcd_clk_OBUF
    SLICE_X11Y96         FDCE                                         r  init_rom_addr_reg[5]/C
                         clock pessimism              0.491    13.549    
                         clock uncertainty           -0.097    13.451    
    SLICE_X11Y96         FDCE (Setup_fdce_C_CE)      -0.408    13.043    init_rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         13.043    
                         arrival time                          -3.180    
  -------------------------------------------------------------------
                         slack                                  9.863    

Slack (MET) :             9.894ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            init_rom_addr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 0.948ns (16.932%)  route 4.651ns (83.068%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 13.057 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.557    -2.413    lcd_clk_OBUF
    SLICE_X9Y95          FDCE                                         r  init_rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDCE (Prop_fdce_C_Q)         0.456    -1.957 f  init_rom_addr_reg[2]/Q
                         net (fo=58, routed)          1.884    -0.074    cmd_data_writer/cmd_data[15]_i_4[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124     0.050 r  cmd_data_writer/init_rom_addr[9]_i_6/O
                         net (fo=1, routed)           0.433     0.484    cmd_data_writer/init_rom_addr[9]_i_6_n_0
    SLICE_X5Y96          LUT3 (Prop_lut3_I0_O)        0.124     0.608 r  cmd_data_writer/init_rom_addr[9]_i_5/O
                         net (fo=6, routed)           1.031     1.638    cmd_data_writer/state1
    SLICE_X7Y91          LUT6 (Prop_lut6_I2_O)        0.124     1.762 r  cmd_data_writer/init_rom_addr[9]_i_3/O
                         net (fo=1, routed)           0.406     2.169    cmd_data_writer/init_rom_addr[9]_i_3_n_0
    SLICE_X7Y93          LUT4 (Prop_lut4_I3_O)        0.120     2.289 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          0.897     3.186    init_rom_addr
    SLICE_X10Y96         FDCE                                         r  init_rom_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.441    13.057    lcd_clk_OBUF
    SLICE_X10Y96         FDCE                                         r  init_rom_addr_reg[8]/C
                         clock pessimism              0.491    13.549    
                         clock uncertainty           -0.097    13.451    
    SLICE_X10Y96         FDCE (Setup_fdce_C_CE)      -0.372    13.079    init_rom_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  9.894    

Slack (MET) :             9.894ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            init_rom_addr_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 0.948ns (16.932%)  route 4.651ns (83.068%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 13.057 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.557    -2.413    lcd_clk_OBUF
    SLICE_X9Y95          FDCE                                         r  init_rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDCE (Prop_fdce_C_Q)         0.456    -1.957 f  init_rom_addr_reg[2]/Q
                         net (fo=58, routed)          1.884    -0.074    cmd_data_writer/cmd_data[15]_i_4[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124     0.050 r  cmd_data_writer/init_rom_addr[9]_i_6/O
                         net (fo=1, routed)           0.433     0.484    cmd_data_writer/init_rom_addr[9]_i_6_n_0
    SLICE_X5Y96          LUT3 (Prop_lut3_I0_O)        0.124     0.608 r  cmd_data_writer/init_rom_addr[9]_i_5/O
                         net (fo=6, routed)           1.031     1.638    cmd_data_writer/state1
    SLICE_X7Y91          LUT6 (Prop_lut6_I2_O)        0.124     1.762 r  cmd_data_writer/init_rom_addr[9]_i_3/O
                         net (fo=1, routed)           0.406     2.169    cmd_data_writer/init_rom_addr[9]_i_3_n_0
    SLICE_X7Y93          LUT4 (Prop_lut4_I3_O)        0.120     2.289 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          0.897     3.186    init_rom_addr
    SLICE_X10Y96         FDCE                                         r  init_rom_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.441    13.057    lcd_clk_OBUF
    SLICE_X10Y96         FDCE                                         r  init_rom_addr_reg[9]/C
                         clock pessimism              0.491    13.549    
                         clock uncertainty           -0.097    13.451    
    SLICE_X10Y96         FDCE (Setup_fdce_C_CE)      -0.372    13.079    init_rom_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  9.894    

Slack (MET) :             9.894ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            init_rom_addr_reg_rep[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 0.948ns (16.932%)  route 4.651ns (83.068%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 13.057 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.557    -2.413    lcd_clk_OBUF
    SLICE_X9Y95          FDCE                                         r  init_rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDCE (Prop_fdce_C_Q)         0.456    -1.957 f  init_rom_addr_reg[2]/Q
                         net (fo=58, routed)          1.884    -0.074    cmd_data_writer/cmd_data[15]_i_4[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124     0.050 r  cmd_data_writer/init_rom_addr[9]_i_6/O
                         net (fo=1, routed)           0.433     0.484    cmd_data_writer/init_rom_addr[9]_i_6_n_0
    SLICE_X5Y96          LUT3 (Prop_lut3_I0_O)        0.124     0.608 r  cmd_data_writer/init_rom_addr[9]_i_5/O
                         net (fo=6, routed)           1.031     1.638    cmd_data_writer/state1
    SLICE_X7Y91          LUT6 (Prop_lut6_I2_O)        0.124     1.762 r  cmd_data_writer/init_rom_addr[9]_i_3/O
                         net (fo=1, routed)           0.406     2.169    cmd_data_writer/init_rom_addr[9]_i_3_n_0
    SLICE_X7Y93          LUT4 (Prop_lut4_I3_O)        0.120     2.289 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          0.897     3.186    init_rom_addr
    SLICE_X10Y96         FDCE                                         r  init_rom_addr_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.441    13.057    lcd_clk_OBUF
    SLICE_X10Y96         FDCE                                         r  init_rom_addr_reg_rep[5]/C
                         clock pessimism              0.491    13.549    
                         clock uncertainty           -0.097    13.451    
    SLICE_X10Y96         FDCE (Setup_fdce_C_CE)      -0.372    13.079    init_rom_addr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  9.894    

Slack (MET) :             9.894ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            init_rom_addr_reg_rep[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 0.948ns (16.932%)  route 4.651ns (83.068%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 13.057 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.557    -2.413    lcd_clk_OBUF
    SLICE_X9Y95          FDCE                                         r  init_rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDCE (Prop_fdce_C_Q)         0.456    -1.957 f  init_rom_addr_reg[2]/Q
                         net (fo=58, routed)          1.884    -0.074    cmd_data_writer/cmd_data[15]_i_4[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124     0.050 r  cmd_data_writer/init_rom_addr[9]_i_6/O
                         net (fo=1, routed)           0.433     0.484    cmd_data_writer/init_rom_addr[9]_i_6_n_0
    SLICE_X5Y96          LUT3 (Prop_lut3_I0_O)        0.124     0.608 r  cmd_data_writer/init_rom_addr[9]_i_5/O
                         net (fo=6, routed)           1.031     1.638    cmd_data_writer/state1
    SLICE_X7Y91          LUT6 (Prop_lut6_I2_O)        0.124     1.762 r  cmd_data_writer/init_rom_addr[9]_i_3/O
                         net (fo=1, routed)           0.406     2.169    cmd_data_writer/init_rom_addr[9]_i_3_n_0
    SLICE_X7Y93          LUT4 (Prop_lut4_I3_O)        0.120     2.289 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          0.897     3.186    init_rom_addr
    SLICE_X10Y96         FDCE                                         r  init_rom_addr_reg_rep[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.441    13.057    lcd_clk_OBUF
    SLICE_X10Y96         FDCE                                         r  init_rom_addr_reg_rep[8]/C
                         clock pessimism              0.491    13.549    
                         clock uncertainty           -0.097    13.451    
    SLICE_X10Y96         FDCE (Setup_fdce_C_CE)      -0.372    13.079    init_rom_addr_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  9.894    

Slack (MET) :             9.930ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            init_rom_addr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 0.948ns (17.004%)  route 4.627ns (82.996%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 13.056 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.557    -2.413    lcd_clk_OBUF
    SLICE_X9Y95          FDCE                                         r  init_rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDCE (Prop_fdce_C_Q)         0.456    -1.957 f  init_rom_addr_reg[2]/Q
                         net (fo=58, routed)          1.884    -0.074    cmd_data_writer/cmd_data[15]_i_4[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124     0.050 r  cmd_data_writer/init_rom_addr[9]_i_6/O
                         net (fo=1, routed)           0.433     0.484    cmd_data_writer/init_rom_addr[9]_i_6_n_0
    SLICE_X5Y96          LUT3 (Prop_lut3_I0_O)        0.124     0.608 r  cmd_data_writer/init_rom_addr[9]_i_5/O
                         net (fo=6, routed)           1.031     1.638    cmd_data_writer/state1
    SLICE_X7Y91          LUT6 (Prop_lut6_I2_O)        0.124     1.762 r  cmd_data_writer/init_rom_addr[9]_i_3/O
                         net (fo=1, routed)           0.406     2.169    cmd_data_writer/init_rom_addr[9]_i_3_n_0
    SLICE_X7Y93          LUT4 (Prop_lut4_I3_O)        0.120     2.289 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          0.873     3.162    init_rom_addr
    SLICE_X8Y96          FDCE                                         r  init_rom_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.440    13.056    lcd_clk_OBUF
    SLICE_X8Y96          FDCE                                         r  init_rom_addr_reg[7]/C
                         clock pessimism              0.505    13.562    
                         clock uncertainty           -0.097    13.464    
    SLICE_X8Y96          FDCE (Setup_fdce_C_CE)      -0.372    13.092    init_rom_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         13.092    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                  9.930    

Slack (MET) :             9.930ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            init_rom_addr_reg_rep[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 0.948ns (17.004%)  route 4.627ns (82.996%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 13.056 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.557    -2.413    lcd_clk_OBUF
    SLICE_X9Y95          FDCE                                         r  init_rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDCE (Prop_fdce_C_Q)         0.456    -1.957 f  init_rom_addr_reg[2]/Q
                         net (fo=58, routed)          1.884    -0.074    cmd_data_writer/cmd_data[15]_i_4[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124     0.050 r  cmd_data_writer/init_rom_addr[9]_i_6/O
                         net (fo=1, routed)           0.433     0.484    cmd_data_writer/init_rom_addr[9]_i_6_n_0
    SLICE_X5Y96          LUT3 (Prop_lut3_I0_O)        0.124     0.608 r  cmd_data_writer/init_rom_addr[9]_i_5/O
                         net (fo=6, routed)           1.031     1.638    cmd_data_writer/state1
    SLICE_X7Y91          LUT6 (Prop_lut6_I2_O)        0.124     1.762 r  cmd_data_writer/init_rom_addr[9]_i_3/O
                         net (fo=1, routed)           0.406     2.169    cmd_data_writer/init_rom_addr[9]_i_3_n_0
    SLICE_X7Y93          LUT4 (Prop_lut4_I3_O)        0.120     2.289 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          0.873     3.162    init_rom_addr
    SLICE_X8Y96          FDCE                                         r  init_rom_addr_reg_rep[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.440    13.056    lcd_clk_OBUF
    SLICE_X8Y96          FDCE                                         r  init_rom_addr_reg_rep[7]/C
                         clock pessimism              0.505    13.562    
                         clock uncertainty           -0.097    13.464    
    SLICE_X8Y96          FDCE (Setup_fdce_C_CE)      -0.372    13.092    init_rom_addr_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         13.092    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                  9.930    

Slack (MET) :             9.936ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            init_rom_addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 0.948ns (17.010%)  route 4.625ns (82.990%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 13.056 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.557    -2.413    lcd_clk_OBUF
    SLICE_X9Y95          FDCE                                         r  init_rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDCE (Prop_fdce_C_Q)         0.456    -1.957 f  init_rom_addr_reg[2]/Q
                         net (fo=58, routed)          1.884    -0.074    cmd_data_writer/cmd_data[15]_i_4[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124     0.050 r  cmd_data_writer/init_rom_addr[9]_i_6/O
                         net (fo=1, routed)           0.433     0.484    cmd_data_writer/init_rom_addr[9]_i_6_n_0
    SLICE_X5Y96          LUT3 (Prop_lut3_I0_O)        0.124     0.608 r  cmd_data_writer/init_rom_addr[9]_i_5/O
                         net (fo=6, routed)           1.031     1.638    cmd_data_writer/state1
    SLICE_X7Y91          LUT6 (Prop_lut6_I2_O)        0.124     1.762 r  cmd_data_writer/init_rom_addr[9]_i_3/O
                         net (fo=1, routed)           0.406     2.169    cmd_data_writer/init_rom_addr[9]_i_3_n_0
    SLICE_X7Y93          LUT4 (Prop_lut4_I3_O)        0.120     2.289 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          0.871     3.160    init_rom_addr
    SLICE_X8Y95          FDCE                                         r  init_rom_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.440    13.056    lcd_clk_OBUF
    SLICE_X8Y95          FDCE                                         r  init_rom_addr_reg[3]/C
                         clock pessimism              0.508    13.565    
                         clock uncertainty           -0.097    13.467    
    SLICE_X8Y95          FDCE (Setup_fdce_C_CE)      -0.372    13.095    init_rom_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         13.095    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                  9.936    

Slack (MET) :             9.936ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            init_rom_addr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 0.948ns (17.010%)  route 4.625ns (82.990%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 13.056 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.557    -2.413    lcd_clk_OBUF
    SLICE_X9Y95          FDCE                                         r  init_rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDCE (Prop_fdce_C_Q)         0.456    -1.957 f  init_rom_addr_reg[2]/Q
                         net (fo=58, routed)          1.884    -0.074    cmd_data_writer/cmd_data[15]_i_4[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124     0.050 r  cmd_data_writer/init_rom_addr[9]_i_6/O
                         net (fo=1, routed)           0.433     0.484    cmd_data_writer/init_rom_addr[9]_i_6_n_0
    SLICE_X5Y96          LUT3 (Prop_lut3_I0_O)        0.124     0.608 r  cmd_data_writer/init_rom_addr[9]_i_5/O
                         net (fo=6, routed)           1.031     1.638    cmd_data_writer/state1
    SLICE_X7Y91          LUT6 (Prop_lut6_I2_O)        0.124     1.762 r  cmd_data_writer/init_rom_addr[9]_i_3/O
                         net (fo=1, routed)           0.406     2.169    cmd_data_writer/init_rom_addr[9]_i_3_n_0
    SLICE_X7Y93          LUT4 (Prop_lut4_I3_O)        0.120     2.289 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          0.871     3.160    init_rom_addr
    SLICE_X8Y95          FDCE                                         r  init_rom_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.440    13.056    lcd_clk_OBUF
    SLICE_X8Y95          FDCE                                         r  init_rom_addr_reg[4]/C
                         clock pessimism              0.508    13.565    
                         clock uncertainty           -0.097    13.467    
    SLICE_X8Y95          FDCE (Setup_fdce_C_CE)      -0.372    13.095    init_rom_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         13.095    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                  9.936    

Slack (MET) :             9.936ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            init_rom_addr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 0.948ns (17.010%)  route 4.625ns (82.990%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 13.056 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.557    -2.413    lcd_clk_OBUF
    SLICE_X9Y95          FDCE                                         r  init_rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDCE (Prop_fdce_C_Q)         0.456    -1.957 f  init_rom_addr_reg[2]/Q
                         net (fo=58, routed)          1.884    -0.074    cmd_data_writer/cmd_data[15]_i_4[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124     0.050 r  cmd_data_writer/init_rom_addr[9]_i_6/O
                         net (fo=1, routed)           0.433     0.484    cmd_data_writer/init_rom_addr[9]_i_6_n_0
    SLICE_X5Y96          LUT3 (Prop_lut3_I0_O)        0.124     0.608 r  cmd_data_writer/init_rom_addr[9]_i_5/O
                         net (fo=6, routed)           1.031     1.638    cmd_data_writer/state1
    SLICE_X7Y91          LUT6 (Prop_lut6_I2_O)        0.124     1.762 r  cmd_data_writer/init_rom_addr[9]_i_3/O
                         net (fo=1, routed)           0.406     2.169    cmd_data_writer/init_rom_addr[9]_i_3_n_0
    SLICE_X7Y93          LUT4 (Prop_lut4_I3_O)        0.120     2.289 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          0.871     3.160    init_rom_addr
    SLICE_X8Y95          FDCE                                         r  init_rom_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.440    13.056    lcd_clk_OBUF
    SLICE_X8Y95          FDCE                                         r  init_rom_addr_reg[6]/C
                         clock pessimism              0.508    13.565    
                         clock uncertainty           -0.097    13.467    
    SLICE_X8Y95          FDCE (Setup_fdce_C_CE)      -0.372    13.095    init_rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         13.095    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                  9.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 fillcolor_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_ndata_writer/LCD_DATA_tristate_oe_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.540%)  route 0.062ns (32.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.593    -0.815    lcd_clk_OBUF
    SLICE_X0Y93          FDCE                                         r  fillcolor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.128    -0.687 r  fillcolor_reg[5]/Q
                         net (fo=1, routed)           0.062    -0.625    cmd_ndata_writer/LCD_DATA_tristate_oe_reg[15]_0[5]
    SLICE_X1Y93          FDRE                                         r  cmd_ndata_writer/LCD_DATA_tristate_oe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.863    -1.240    cmd_ndata_writer/clk_out1
    SLICE_X1Y93          FDRE                                         r  cmd_ndata_writer/LCD_DATA_tristate_oe_reg[5]/C
                         clock pessimism              0.438    -0.802    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.018    -0.784    cmd_ndata_writer/LCD_DATA_tristate_oe_reg[5]
  -------------------------------------------------------------------
                         required time                          0.784    
                         arrival time                          -0.625    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 cmd_data_writer/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_data_writer/LCD_WR_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.794%)  route 0.249ns (57.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.675    -0.732    cmd_data_writer/clk_out1
    SLICE_X4Y100         FDCE                                         r  cmd_data_writer/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.591 r  cmd_data_writer/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.249    -0.343    cmd_data_writer/state[0]
    SLICE_X4Y99          LUT6 (Prop_lut6_I1_O)        0.045    -0.298 r  cmd_data_writer/LCD_WR_i_1__1/O
                         net (fo=1, routed)           0.000    -0.298    cmd_data_writer/LCD_WR_i_1__1_n_0
    SLICE_X4Y99          FDPE                                         r  cmd_data_writer/LCD_WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.863    -1.241    cmd_data_writer/clk_out1
    SLICE_X4Y99          FDPE                                         r  cmd_data_writer/LCD_WR_reg/C
                         clock pessimism              0.691    -0.550    
    SLICE_X4Y99          FDPE (Hold_fdpe_C_D)         0.092    -0.458    cmd_data_writer/LCD_WR_reg
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 cmd_data_writer/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_data_writer/wr_substate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.711%)  route 0.249ns (57.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.675    -0.732    cmd_data_writer/clk_out1
    SLICE_X4Y100         FDCE                                         r  cmd_data_writer/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.591 r  cmd_data_writer/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.249    -0.342    cmd_data_writer/state[0]
    SLICE_X4Y99          LUT6 (Prop_lut6_I0_O)        0.045    -0.297 r  cmd_data_writer/wr_substate[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    cmd_data_writer/wr_substate[1]_i_1_n_0
    SLICE_X4Y99          FDCE                                         r  cmd_data_writer/wr_substate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.863    -1.241    cmd_data_writer/clk_out1
    SLICE_X4Y99          FDCE                                         r  cmd_data_writer/wr_substate_reg[1]/C
                         clock pessimism              0.691    -0.550    
    SLICE_X4Y99          FDCE (Hold_fdce_C_D)         0.092    -0.458    cmd_data_writer/wr_substate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 cmd_data_writer/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_data_writer/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.696%)  route 0.250ns (57.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.675    -0.732    cmd_data_writer/clk_out1
    SLICE_X4Y100         FDCE                                         r  cmd_data_writer/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.591 r  cmd_data_writer/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.250    -0.342    cmd_data_writer/state[0]
    SLICE_X4Y99          LUT5 (Prop_lut5_I1_O)        0.045    -0.297 r  cmd_data_writer/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    cmd_data_writer/FSM_sequential_state[1]_i_1_n_0
    SLICE_X4Y99          FDCE                                         r  cmd_data_writer/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.863    -1.241    cmd_data_writer/clk_out1
    SLICE_X4Y99          FDCE                                         r  cmd_data_writer/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.691    -0.550    
    SLICE_X4Y99          FDCE (Hold_fdce_C_D)         0.091    -0.459    cmd_data_writer/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 fillcolor_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_ndata_writer/LCD_DATA_tristate_oe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.593    -0.815    lcd_clk_OBUF
    SLICE_X0Y94          FDCE                                         r  fillcolor_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  fillcolor_reg[6]/Q
                         net (fo=1, routed)           0.112    -0.562    cmd_ndata_writer/LCD_DATA_tristate_oe_reg[15]_0[6]
    SLICE_X1Y94          FDRE                                         r  cmd_ndata_writer/LCD_DATA_tristate_oe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.863    -1.240    cmd_ndata_writer/clk_out1
    SLICE_X1Y94          FDRE                                         r  cmd_ndata_writer/LCD_DATA_tristate_oe_reg[6]/C
                         clock pessimism              0.438    -0.802    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.072    -0.730    cmd_ndata_writer/LCD_DATA_tristate_oe_reg[6]
  -------------------------------------------------------------------
                         required time                          0.730    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 cmd_ndata_writer/wr_substate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_ndata_writer/wr_substate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.354%)  route 0.122ns (39.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.592    -0.816    cmd_ndata_writer/clk_out1
    SLICE_X1Y91          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.675 r  cmd_ndata_writer/wr_substate_reg[2]/Q
                         net (fo=14, routed)          0.122    -0.553    cmd_ndata_writer/wr_substate_reg_n_0_[2]
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.045    -0.508 r  cmd_ndata_writer/wr_substate[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.508    cmd_ndata_writer/wr_substate[1]_i_1_n_0
    SLICE_X2Y91          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.862    -1.241    cmd_ndata_writer/clk_out1
    SLICE_X2Y91          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[1]/C
                         clock pessimism              0.441    -0.800    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.121    -0.679    cmd_ndata_writer/wr_substate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 fillcolor_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_ndata_writer/LCD_DATA_tristate_oe_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.593    -0.815    lcd_clk_OBUF
    SLICE_X0Y94          FDCE                                         r  fillcolor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  fillcolor_reg[8]/Q
                         net (fo=1, routed)           0.119    -0.555    cmd_ndata_writer/LCD_DATA_tristate_oe_reg[15]_0[8]
    SLICE_X1Y94          FDRE                                         r  cmd_ndata_writer/LCD_DATA_tristate_oe_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.863    -1.240    cmd_ndata_writer/clk_out1
    SLICE_X1Y94          FDRE                                         r  cmd_ndata_writer/LCD_DATA_tristate_oe_reg[8]/C
                         clock pessimism              0.438    -0.802    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.071    -0.731    cmd_ndata_writer/LCD_DATA_tristate_oe_reg[8]
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fillcolor_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.386%)  route 0.098ns (34.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.593    -0.815    lcd_clk_OBUF
    SLICE_X0Y95          FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  count_reg[4]/Q
                         net (fo=20, routed)          0.098    -0.575    la_out_OBUF[4]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.045    -0.530 r  g0_b15/O
                         net (fo=1, routed)           0.000    -0.530    g0_b15_n_0
    SLICE_X1Y95          FDPE                                         r  fillcolor_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.863    -1.240    lcd_clk_OBUF
    SLICE_X1Y95          FDPE                                         r  fillcolor_reg[15]/C
                         clock pessimism              0.438    -0.802    
    SLICE_X1Y95          FDPE (Hold_fdpe_C_D)         0.092    -0.710    fillcolor_reg[15]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fillcolor_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.157%)  route 0.099ns (34.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.593    -0.815    lcd_clk_OBUF
    SLICE_X0Y95          FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  count_reg[4]/Q
                         net (fo=20, routed)          0.099    -0.574    la_out_OBUF[4]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.045    -0.529 r  g0_b10/O
                         net (fo=1, routed)           0.000    -0.529    g0_b10_n_0
    SLICE_X1Y95          FDCE                                         r  fillcolor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.863    -1.240    lcd_clk_OBUF
    SLICE_X1Y95          FDCE                                         r  fillcolor_reg[10]/C
                         clock pessimism              0.438    -0.802    
    SLICE_X1Y95          FDCE (Hold_fdce_C_D)         0.091    -0.711    fillcolor_reg[10]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 fillcolor_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_ndata_writer/LCD_DATA_tristate_oe_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.815%)  route 0.107ns (43.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.593    -0.815    lcd_clk_OBUF
    SLICE_X1Y95          FDPE                                         r  fillcolor_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDPE (Prop_fdpe_C_Q)         0.141    -0.674 r  fillcolor_reg[15]/Q
                         net (fo=1, routed)           0.107    -0.567    cmd_ndata_writer/LCD_DATA_tristate_oe_reg[15]_0[15]
    SLICE_X1Y94          FDRE                                         r  cmd_ndata_writer/LCD_DATA_tristate_oe_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.863    -1.240    cmd_ndata_writer/clk_out1
    SLICE_X1Y94          FDRE                                         r  cmd_ndata_writer/LCD_DATA_tristate_oe_reg[15]/C
                         clock pessimism              0.441    -0.799    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.047    -0.752    cmd_ndata_writer/LCD_DATA_tristate_oe_reg[15]
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y0    lcd_clk_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X4Y90      LCD_BL_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X2Y92      LCD_DATA_OBUFT[15]_inst_i_2/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X2Y87      LCD_RESET_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X3Y91      active_writer_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X3Y91      active_writer_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X3Y91      active_writer_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X6Y91      cmd_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X7Y92      cmd_data_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X4Y90      LCD_BL_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X4Y90      LCD_BL_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y92      LCD_DATA_OBUFT[15]_inst_i_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y92      LCD_DATA_OBUFT[15]_inst_i_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y87      LCD_RESET_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y87      LCD_RESET_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y91      active_writer_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y91      active_writer_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y91      active_writer_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y91      active_writer_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X4Y90      LCD_BL_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X4Y90      LCD_BL_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y92      LCD_DATA_OBUFT[15]_inst_i_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y92      LCD_DATA_OBUFT[15]_inst_i_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y87      LCD_RESET_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y87      LCD_RESET_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y91      active_writer_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y91      active_writer_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y91      active_writer_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y91      active_writer_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    lcd_clk_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard/key_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.120ns  (logic 4.070ns (66.501%)  route 2.050ns (33.499%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDCE                         0.000     0.000 r  keyboard/key_valid_reg/C
    SLICE_X7Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  keyboard/key_valid_reg/Q
                         net (fo=1, routed)           2.050     2.506    led_1_OBUF
    C8                   OBUF (Prop_obuf_I_O)         3.614     6.120 r  led_1_OBUF_inst/O
                         net (fo=0)                   0.000     6.120    led_1
    C8                                                                r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.369ns  (logic 2.064ns (38.444%)  route 3.305ns (61.556%))
  Logic Levels:           10  (CARRY4=5 FDCE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[13]/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[13]/Q
                         net (fo=2, routed)           0.828     1.346    keyboard/scan_counter_reg[13]
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.124     1.470 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.433     1.903    keyboard/key_valid_i_3_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124     2.027 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.635     2.662    keyboard/key_valid_i_2_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I5_O)        0.124     2.786 f  keyboard/key_valid_i_1/O
                         net (fo=22, routed)          1.409     4.195    keyboard/p_0_in
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.124     4.319 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.319    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.695 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.695    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.812 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.812    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.929 r  keyboard/scan_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.929    keyboard/scan_counter_reg[8]_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.046 r  keyboard/scan_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.046    keyboard/scan_counter_reg[12]_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.369 r  keyboard/scan_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.369    keyboard/scan_counter_reg[16]_i_1_n_6
    SLICE_X6Y87          FDCE                                         r  keyboard/scan_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.361ns  (logic 2.056ns (38.352%)  route 3.305ns (61.648%))
  Logic Levels:           10  (CARRY4=5 FDCE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[13]/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[13]/Q
                         net (fo=2, routed)           0.828     1.346    keyboard/scan_counter_reg[13]
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.124     1.470 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.433     1.903    keyboard/key_valid_i_3_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124     2.027 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.635     2.662    keyboard/key_valid_i_2_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I5_O)        0.124     2.786 f  keyboard/key_valid_i_1/O
                         net (fo=22, routed)          1.409     4.195    keyboard/p_0_in
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.124     4.319 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.319    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.695 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.695    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.812 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.812    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.929 r  keyboard/scan_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.929    keyboard/scan_counter_reg[8]_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.046 r  keyboard/scan_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.046    keyboard/scan_counter_reg[12]_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.361 r  keyboard/scan_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.361    keyboard/scan_counter_reg[16]_i_1_n_4
    SLICE_X6Y87          FDCE                                         r  keyboard/scan_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.285ns  (logic 1.980ns (37.466%)  route 3.305ns (62.534%))
  Logic Levels:           10  (CARRY4=5 FDCE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[13]/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[13]/Q
                         net (fo=2, routed)           0.828     1.346    keyboard/scan_counter_reg[13]
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.124     1.470 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.433     1.903    keyboard/key_valid_i_3_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124     2.027 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.635     2.662    keyboard/key_valid_i_2_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I5_O)        0.124     2.786 f  keyboard/key_valid_i_1/O
                         net (fo=22, routed)          1.409     4.195    keyboard/p_0_in
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.124     4.319 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.319    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.695 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.695    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.812 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.812    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.929 r  keyboard/scan_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.929    keyboard/scan_counter_reg[8]_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.046 r  keyboard/scan_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.046    keyboard/scan_counter_reg[12]_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.285 r  keyboard/scan_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.285    keyboard/scan_counter_reg[16]_i_1_n_5
    SLICE_X6Y87          FDCE                                         r  keyboard/scan_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.265ns  (logic 1.960ns (37.228%)  route 3.305ns (62.772%))
  Logic Levels:           10  (CARRY4=5 FDCE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[13]/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[13]/Q
                         net (fo=2, routed)           0.828     1.346    keyboard/scan_counter_reg[13]
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.124     1.470 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.433     1.903    keyboard/key_valid_i_3_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124     2.027 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.635     2.662    keyboard/key_valid_i_2_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I5_O)        0.124     2.786 f  keyboard/key_valid_i_1/O
                         net (fo=22, routed)          1.409     4.195    keyboard/p_0_in
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.124     4.319 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.319    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.695 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.695    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.812 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.812    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.929 r  keyboard/scan_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.929    keyboard/scan_counter_reg[8]_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.046 r  keyboard/scan_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.046    keyboard/scan_counter_reg[12]_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.265 r  keyboard/scan_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.265    keyboard/scan_counter_reg[16]_i_1_n_7
    SLICE_X6Y87          FDCE                                         r  keyboard/scan_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.252ns  (logic 1.947ns (37.073%)  route 3.305ns (62.927%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[13]/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[13]/Q
                         net (fo=2, routed)           0.828     1.346    keyboard/scan_counter_reg[13]
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.124     1.470 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.433     1.903    keyboard/key_valid_i_3_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124     2.027 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.635     2.662    keyboard/key_valid_i_2_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I5_O)        0.124     2.786 f  keyboard/key_valid_i_1/O
                         net (fo=22, routed)          1.409     4.195    keyboard/p_0_in
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.124     4.319 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.319    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.695 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.695    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.812 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.812    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.929 r  keyboard/scan_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.929    keyboard/scan_counter_reg[8]_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.252 r  keyboard/scan_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.252    keyboard/scan_counter_reg[12]_i_1_n_6
    SLICE_X6Y86          FDCE                                         r  keyboard/scan_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.244ns  (logic 1.939ns (36.977%)  route 3.305ns (63.023%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[13]/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[13]/Q
                         net (fo=2, routed)           0.828     1.346    keyboard/scan_counter_reg[13]
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.124     1.470 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.433     1.903    keyboard/key_valid_i_3_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124     2.027 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.635     2.662    keyboard/key_valid_i_2_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I5_O)        0.124     2.786 f  keyboard/key_valid_i_1/O
                         net (fo=22, routed)          1.409     4.195    keyboard/p_0_in
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.124     4.319 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.319    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.695 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.695    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.812 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.812    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.929 r  keyboard/scan_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.929    keyboard/scan_counter_reg[8]_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.244 r  keyboard/scan_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.244    keyboard/scan_counter_reg[12]_i_1_n_4
    SLICE_X6Y86          FDCE                                         r  keyboard/scan_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.168ns  (logic 1.863ns (36.050%)  route 3.305ns (63.950%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[13]/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[13]/Q
                         net (fo=2, routed)           0.828     1.346    keyboard/scan_counter_reg[13]
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.124     1.470 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.433     1.903    keyboard/key_valid_i_3_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124     2.027 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.635     2.662    keyboard/key_valid_i_2_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I5_O)        0.124     2.786 f  keyboard/key_valid_i_1/O
                         net (fo=22, routed)          1.409     4.195    keyboard/p_0_in
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.124     4.319 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.319    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.695 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.695    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.812 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.812    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.929 r  keyboard/scan_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.929    keyboard/scan_counter_reg[8]_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.168 r  keyboard/scan_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.168    keyboard/scan_counter_reg[12]_i_1_n_5
    SLICE_X6Y86          FDCE                                         r  keyboard/scan_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.148ns  (logic 1.843ns (35.802%)  route 3.305ns (64.198%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[13]/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[13]/Q
                         net (fo=2, routed)           0.828     1.346    keyboard/scan_counter_reg[13]
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.124     1.470 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.433     1.903    keyboard/key_valid_i_3_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124     2.027 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.635     2.662    keyboard/key_valid_i_2_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I5_O)        0.124     2.786 f  keyboard/key_valid_i_1/O
                         net (fo=22, routed)          1.409     4.195    keyboard/p_0_in
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.124     4.319 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.319    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.695 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.695    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.812 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.812    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.929 r  keyboard/scan_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.929    keyboard/scan_counter_reg[8]_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.148 r  keyboard/scan_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.148    keyboard/scan_counter_reg[12]_i_1_n_7
    SLICE_X6Y86          FDCE                                         r  keyboard/scan_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.135ns  (logic 1.830ns (35.639%)  route 3.305ns (64.361%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[13]/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keyboard/scan_counter_reg[13]/Q
                         net (fo=2, routed)           0.828     1.346    keyboard/scan_counter_reg[13]
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.124     1.470 f  keyboard/key_valid_i_3/O
                         net (fo=1, routed)           0.433     1.903    keyboard/key_valid_i_3_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124     2.027 f  keyboard/key_valid_i_2/O
                         net (fo=1, routed)           0.635     2.662    keyboard/key_valid_i_2_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I5_O)        0.124     2.786 f  keyboard/key_valid_i_1/O
                         net (fo=22, routed)          1.409     4.195    keyboard/p_0_in
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.124     4.319 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     4.319    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.695 r  keyboard/scan_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.695    keyboard/scan_counter_reg[0]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.812 r  keyboard/scan_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.812    keyboard/scan_counter_reg[4]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.135 r  keyboard/scan_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.135    keyboard/scan_counter_reg[8]_i_1_n_6
    SLICE_X6Y85          FDCE                                         r  keyboard/scan_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard/scan_counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[3]/C
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[3]/Q
                         net (fo=1, routed)           0.137     0.301    keyboard/scan_counter_reg_n_0_[3]
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.045     0.346 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     0.346    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.410 r  keyboard/scan_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.410    keyboard/scan_counter_reg[0]_i_1_n_4
    SLICE_X6Y83          FDCE                                         r  keyboard/scan_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[11]/C
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[11]/Q
                         net (fo=2, routed)           0.148     0.312    keyboard/scan_counter_reg[11]
    SLICE_X6Y85          LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  keyboard/scan_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.357    keyboard/scan_counter[8]_i_2_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  keyboard/scan_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    keyboard/scan_counter_reg[8]_i_1_n_4
    SLICE_X6Y85          FDCE                                         r  keyboard/scan_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[19]/C
    SLICE_X6Y87          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[19]/Q
                         net (fo=2, routed)           0.148     0.312    keyboard/scan_counter_reg[19]
    SLICE_X6Y87          LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  keyboard/scan_counter[16]_i_2/O
                         net (fo=1, routed)           0.000     0.357    keyboard/scan_counter[16]_i_2_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  keyboard/scan_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    keyboard/scan_counter_reg[16]_i_1_n_4
    SLICE_X6Y87          FDCE                                         r  keyboard/scan_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[15]/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[15]/Q
                         net (fo=2, routed)           0.149     0.313    keyboard/scan_counter_reg[15]
    SLICE_X6Y86          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  keyboard/scan_counter[12]_i_2/O
                         net (fo=1, routed)           0.000     0.358    keyboard/scan_counter[12]_i_2_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  keyboard/scan_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    keyboard/scan_counter_reg[12]_i_1_n_4
    SLICE_X6Y86          FDCE                                         r  keyboard/scan_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[7]/C
    SLICE_X6Y84          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[7]/Q
                         net (fo=2, routed)           0.149     0.313    keyboard/scan_counter_reg[7]
    SLICE_X6Y84          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  keyboard/scan_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     0.358    keyboard/scan_counter[4]_i_2_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  keyboard/scan_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    keyboard/scan_counter_reg[4]_i_1_n_4
    SLICE_X6Y84          FDCE                                         r  keyboard/scan_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[0]/C
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  keyboard/scan_counter_reg[0]/Q
                         net (fo=2, routed)           0.163     0.327    keyboard/scan_counter_reg_n_0_[0]
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.045     0.372 r  keyboard/scan_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.372    keyboard/scan_counter[0]_i_6_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.442 r  keyboard/scan_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.442    keyboard/scan_counter_reg[0]_i_1_n_7
    SLICE_X6Y83          FDCE                                         r  keyboard/scan_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[4]/C
    SLICE_X6Y84          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[4]/Q
                         net (fo=1, routed)           0.163     0.327    keyboard/scan_counter_reg_n_0_[4]
    SLICE_X6Y84          LUT2 (Prop_lut2_I0_O)        0.045     0.372 r  keyboard/scan_counter[4]_i_5/O
                         net (fo=1, routed)           0.000     0.372    keyboard/scan_counter[4]_i_5_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.442 r  keyboard/scan_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.442    keyboard/scan_counter_reg[4]_i_1_n_7
    SLICE_X6Y84          FDCE                                         r  keyboard/scan_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[16]/C
    SLICE_X6Y87          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[16]/Q
                         net (fo=2, routed)           0.174     0.338    keyboard/scan_counter_reg[16]
    SLICE_X6Y87          LUT2 (Prop_lut2_I0_O)        0.045     0.383 r  keyboard/scan_counter[16]_i_5/O
                         net (fo=1, routed)           0.000     0.383    keyboard/scan_counter[16]_i_5_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.453 r  keyboard/scan_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.453    keyboard/scan_counter_reg[16]_i_1_n_7
    SLICE_X6Y87          FDCE                                         r  keyboard/scan_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[8]/C
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[8]/Q
                         net (fo=2, routed)           0.174     0.338    keyboard/scan_counter_reg[8]
    SLICE_X6Y85          LUT2 (Prop_lut2_I0_O)        0.045     0.383 r  keyboard/scan_counter[8]_i_5/O
                         net (fo=1, routed)           0.000     0.383    keyboard/scan_counter[8]_i_5_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.453 r  keyboard/scan_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.453    keyboard/scan_counter_reg[8]_i_1_n_7
    SLICE_X6Y85          FDCE                                         r  keyboard/scan_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[12]/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  keyboard/scan_counter_reg[12]/Q
                         net (fo=2, routed)           0.175     0.339    keyboard/scan_counter_reg[12]
    SLICE_X6Y86          LUT2 (Prop_lut2_I0_O)        0.045     0.384 r  keyboard/scan_counter[12]_i_5/O
                         net (fo=1, routed)           0.000     0.384    keyboard/scan_counter[12]_i_5_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.454 r  keyboard/scan_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.454    keyboard/scan_counter_reg[12]_i_1_n_7
    SLICE_X6Y86          FDCE                                         r  keyboard/scan_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.257ns  (logic 3.686ns (44.648%)  route 4.570ns (55.352%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.000     8.000 f  
    R2                   IBUF                         0.000     8.000 f  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     9.233    lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     2.272 f  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.934    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.030 f  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         2.909     6.938    lcd_clk_OBUF
    D14                  OBUF (Prop_obuf_I_O)         3.590    10.529 f  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    10.529    lcd_clk
    D14                                                               f  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.799ns  (logic 4.022ns (45.707%)  route 4.777ns (54.293%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.625    -2.345    lcd_clk_OBUF
    SLICE_X3Y91          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.889 f  active_writer_reg[2]/Q
                         net (fo=22, routed)          4.777     2.888    LCD_DATA_TRI[0]
    F15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.566     6.454 r  LCD_DATA_OBUFT[13]_inst/O
                         net (fo=0)                   0.000     6.454    LCD_DATA[13]
    F15                                                               r  LCD_DATA[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.663ns  (logic 4.026ns (46.472%)  route 4.637ns (53.528%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.625    -2.345    lcd_clk_OBUF
    SLICE_X3Y91          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.889 f  active_writer_reg[2]/Q
                         net (fo=22, routed)          4.637     2.748    LCD_DATA_TRI[0]
    G16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.570     6.317 r  LCD_DATA_OBUFT[8]_inst/O
                         net (fo=0)                   0.000     6.317    LCD_DATA[8]
    G16                                                               r  LCD_DATA[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.512ns  (logic 4.025ns (47.286%)  route 4.487ns (52.714%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.625    -2.345    lcd_clk_OBUF
    SLICE_X3Y91          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.889 f  active_writer_reg[2]/Q
                         net (fo=22, routed)          4.487     2.598    LCD_DATA_TRI[0]
    H16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.569     6.167 r  LCD_DATA_OBUFT[10]_inst/O
                         net (fo=0)                   0.000     6.167    LCD_DATA[10]
    H16                                                               r  LCD_DATA[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_OBUFT[15]_inst_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.452ns  (logic 4.208ns (49.783%)  route 4.244ns (50.217%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.625    -2.345    lcd_clk_OBUF
    SLICE_X2Y92          FDCE                                         r  LCD_DATA_OBUFT[15]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518    -1.827 r  LCD_DATA_OBUFT[15]_inst_i_2/Q
                         net (fo=16, routed)          1.503    -0.325    cmd_ndata_writer/LCD_DATA[0]
    SLICE_X2Y96          LUT6 (Prop_lut6_I1_O)        0.124    -0.201 r  cmd_ndata_writer/LCD_DATA_OBUFT[14]_inst_i_1/O
                         net (fo=1, routed)           2.742     2.541    LCD_DATA_OBUF[14]
    E17                  OBUFT (Prop_obuft_I_O)       3.566     6.107 r  LCD_DATA_OBUFT[14]_inst/O
                         net (fo=0)                   0.000     6.107    LCD_DATA[14]
    E17                                                               r  LCD_DATA[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.285ns  (logic 4.166ns (50.285%)  route 4.119ns (49.715%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.625    -2.345    lcd_clk_OBUF
    SLICE_X3Y91          FDCE                                         r  active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.889 r  active_writer_reg[1]/Q
                         net (fo=22, routed)          1.352    -0.537    cmd_ndata_writer/LCD_WR
    SLICE_X2Y96          LUT6 (Prop_lut6_I4_O)        0.124    -0.413 r  cmd_ndata_writer/LCD_DATA_OBUFT[15]_inst_i_1/O
                         net (fo=1, routed)           2.766     2.353    LCD_DATA_OBUF[15]
    C17                  OBUFT (Prop_obuft_I_O)       3.586     5.939 r  LCD_DATA_OBUFT[15]_inst/O
                         net (fo=0)                   0.000     5.939    LCD_DATA[15]
    C17                                                               r  LCD_DATA[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.244ns  (logic 4.049ns (49.108%)  route 4.196ns (50.892%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.625    -2.345    lcd_clk_OBUF
    SLICE_X3Y91          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.889 f  active_writer_reg[2]/Q
                         net (fo=22, routed)          4.196     2.306    LCD_DATA_TRI[0]
    C18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.593     5.899 r  LCD_DATA_OBUFT[12]_inst/O
                         net (fo=0)                   0.000     5.899    LCD_DATA[12]
    C18                                                               r  LCD_DATA[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.115ns  (logic 4.164ns (51.311%)  route 3.951ns (48.689%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.625    -2.345    lcd_clk_OBUF
    SLICE_X3Y91          FDCE                                         r  active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.889 r  active_writer_reg[1]/Q
                         net (fo=22, routed)          1.386    -0.503    cmd_ndata_writer/LCD_WR
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.124    -0.379 r  cmd_ndata_writer/LCD_DATA_OBUFT[7]_inst_i_1/O
                         net (fo=1, routed)           2.565     2.186    LCD_DATA_OBUF[7]
    A17                  OBUFT (Prop_obuft_I_O)       3.584     5.769 r  LCD_DATA_OBUFT[7]_inst/O
                         net (fo=0)                   0.000     5.769    LCD_DATA[7]
    A17                                                               r  LCD_DATA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.911ns  (logic 4.155ns (52.520%)  route 3.756ns (47.480%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.625    -2.345    lcd_clk_OBUF
    SLICE_X3Y91          FDCE                                         r  active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.456    -1.889 r  active_writer_reg[0]/Q
                         net (fo=22, routed)          1.250    -0.639    cmd_ndata_writer/LCD_WR_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.124    -0.515 r  cmd_ndata_writer/LCD_DATA_OBUFT[9]_inst_i_1/O
                         net (fo=1, routed)           2.506     1.991    LCD_DATA_OBUF[9]
    D16                  OBUFT (Prop_obuft_I_O)       3.575     5.566 r  LCD_DATA_OBUFT[9]_inst/O
                         net (fo=0)                   0.000     5.566    LCD_DATA[9]
    D16                                                               r  LCD_DATA[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmd_writer/LCD_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.864ns  (logic 4.165ns (52.969%)  route 3.699ns (47.031%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.625    -2.345    cmd_writer/clk_out1
    SLICE_X3Y92          FDRE                                         r  cmd_writer/LCD_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456    -1.889 r  cmd_writer/LCD_DATA_reg[2]/Q
                         net (fo=1, routed)           0.992    -0.898    cmd_ndata_writer/LCD_DATA[15][2]
    SLICE_X3Y93          LUT6 (Prop_lut6_I2_O)        0.124    -0.774 r  cmd_ndata_writer/LCD_DATA_OBUFT[2]_inst_i_1/O
                         net (fo=1, routed)           2.707     1.933    LCD_DATA_OBUF[2]
    B17                  OBUFT (Prop_obuft_I_O)       3.585     5.519 r  LCD_DATA_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     5.519    LCD_DATA[2]
    B17                                                               r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.317ns (51.899%)  route 1.220ns (48.101%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.734    -0.673    lcd_clk_OBUF
    D14                  OBUF (Prop_obuf_I_O)         1.291     0.618 r  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000     0.618    lcd_clk
    D14                                                               r  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 0.965ns (53.868%)  route 0.826ns (46.132%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.592    -0.816    lcd_clk_OBUF
    SLICE_X3Y91          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.675 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          0.826     0.152    LCD_DATA_TRI[0]
    A14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.976 r  LCD_DATA_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     0.976    LCD_DATA[1]
    A14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RESET_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.841ns  (logic 1.438ns (78.083%)  route 0.403ns (21.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.590    -0.818    lcd_clk_OBUF
    SLICE_X2Y87          FDCE                                         r  LCD_RESET_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.164    -0.654 r  LCD_RESET_reg_reg/Q
                         net (fo=1, routed)           0.403    -0.250    LCD_RESET_OBUF
    C14                  OBUF (Prop_obuf_I_O)         1.274     1.023 r  LCD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     1.023    LCD_RESET
    C14                                                               r  LCD_RESET (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            la_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.454ns (78.702%)  route 0.393ns (21.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.593    -0.815    lcd_clk_OBUF
    SLICE_X0Y95          FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  count_reg[4]/Q
                         net (fo=20, routed)          0.393    -0.280    la_out_OBUF[4]
    C9                   OBUF (Prop_obuf_I_O)         1.313     1.033 r  la_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.033    la_out[4]
    C9                                                                r  la_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.921ns  (logic 0.965ns (50.243%)  route 0.956ns (49.757%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.592    -0.816    lcd_clk_OBUF
    SLICE_X3Y91          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.675 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          0.956     0.281    LCD_DATA_TRI[0]
    A15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.105 r  LCD_DATA_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     1.105    LCD_DATA[3]
    A15                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            la_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.440ns (73.474%)  route 0.520ns (26.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.593    -0.815    lcd_clk_OBUF
    SLICE_X0Y95          FDCE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  count_reg[2]/Q
                         net (fo=22, routed)          0.520    -0.154    la_out_OBUF[2]
    C11                  OBUF (Prop_obuf_I_O)         1.299     1.145 r  la_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.145    la_out[2]
    C11                                                               r  la_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 0.965ns (47.347%)  route 1.073ns (52.653%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.592    -0.816    lcd_clk_OBUF
    SLICE_X3Y91          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.675 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          1.073     0.398    LCD_DATA_TRI[0]
    E15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.222 r  LCD_DATA_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     1.222    LCD_DATA[6]
    E15                                                               r  LCD_DATA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.061ns  (logic 1.493ns (72.433%)  route 0.568ns (27.567%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.592    -0.816    lcd_clk_OBUF
    SLICE_X3Y91          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.675 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          0.154    -0.520    cmd_writer/LCD_DATA_TRI[0]
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.045    -0.475 r  cmd_writer/LCD_CS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.414    -0.062    LCD_CS_OBUF
    A13                  OBUF (Prop_obuf_I_O)         1.307     1.245 r  LCD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     1.245    LCD_CS
    A13                                                               r  LCD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            la_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 1.468ns (71.116%)  route 0.596ns (28.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.593    -0.815    lcd_clk_OBUF
    SLICE_X0Y95          FDCE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.128    -0.687 r  count_reg[3]/Q
                         net (fo=21, routed)          0.596    -0.090    la_out_OBUF[3]
    D11                  OBUF (Prop_obuf_I_O)         1.340     1.250 r  la_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.250    la_out[3]
    D11                                                               r  la_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            la_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.487ns (71.961%)  route 0.579ns (28.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.593    -0.815    lcd_clk_OBUF
    SLICE_X0Y95          FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.128    -0.687 r  count_reg[1]/Q
                         net (fo=23, routed)          0.579    -0.107    la_out_OBUF[1]
    B12                  OBUF (Prop_obuf_I_O)         1.359     1.252 r  la_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.252    la_out[1]
    B12                                                               r  la_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    R2                   IBUF                         0.000    10.000 f  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480    10.480    lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     7.338 f  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     7.867    lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.896 f  lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     8.713    lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.130ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.926    lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           229 Endpoints
Min Delay           229 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_writer/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.228ns  (logic 1.625ns (22.484%)  route 5.603ns (77.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.836     3.337    cmd_ndata_writer/resetn
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.461 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=194, routed)         3.767     7.228    cmd_data_writer/LCD_WR_reg_1
    SLICE_X4Y100         FDCE                                         f  cmd_data_writer/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.683    -2.700    cmd_data_writer/clk_out1
    SLICE_X4Y100         FDCE                                         r  cmd_data_writer/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_writer/wr_substate_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.228ns  (logic 1.625ns (22.484%)  route 5.603ns (77.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.836     3.337    cmd_ndata_writer/resetn
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.461 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=194, routed)         3.767     7.228    cmd_data_writer/LCD_WR_reg_1
    SLICE_X4Y100         FDCE                                         f  cmd_data_writer/wr_substate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.683    -2.700    cmd_data_writer/clk_out1
    SLICE_X4Y100         FDCE                                         r  cmd_data_writer/wr_substate_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_writer/wr_substate_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.228ns  (logic 1.625ns (22.484%)  route 5.603ns (77.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.836     3.337    cmd_ndata_writer/resetn
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.461 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=194, routed)         3.767     7.228    cmd_data_writer/LCD_WR_reg_1
    SLICE_X4Y100         FDCE                                         f  cmd_data_writer/wr_substate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.683    -2.700    cmd_data_writer/clk_out1
    SLICE_X4Y100         FDCE                                         r  cmd_data_writer/wr_substate_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            write_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.007ns  (logic 1.625ns (23.194%)  route 5.382ns (76.806%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.836     3.337    cmd_ndata_writer/resetn
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.461 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=194, routed)         3.546     7.007    cmd_ndata_writer_n_1
    SLICE_X5Y96          FDCE                                         f  write_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.507    -2.877    lcd_clk_OBUF
    SLICE_X5Y96          FDCE                                         r  write_data_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            write_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.007ns  (logic 1.625ns (23.194%)  route 5.382ns (76.806%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.836     3.337    cmd_ndata_writer/resetn
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.461 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=194, routed)         3.546     7.007    cmd_ndata_writer_n_1
    SLICE_X5Y96          FDCE                                         f  write_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.507    -2.877    lcd_clk_OBUF
    SLICE_X5Y96          FDCE                                         r  write_data_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.999ns  (logic 1.625ns (23.219%)  route 5.374ns (76.781%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.836     3.337    cmd_ndata_writer/resetn
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.461 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=194, routed)         3.538     6.999    cmd_ndata_writer_n_1
    SLICE_X8Y96          FDCE                                         f  init_rom_addr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.440    -2.944    lcd_clk_OBUF
    SLICE_X8Y96          FDCE                                         r  init_rom_addr_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg_rep[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.999ns  (logic 1.625ns (23.219%)  route 5.374ns (76.781%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.836     3.337    cmd_ndata_writer/resetn
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.461 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=194, routed)         3.538     6.999    cmd_ndata_writer_n_1
    SLICE_X8Y96          FDCE                                         f  init_rom_addr_reg_rep[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.440    -2.944    lcd_clk_OBUF
    SLICE_X8Y96          FDCE                                         r  init_rom_addr_reg_rep[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_writer/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.936ns  (logic 1.625ns (23.430%)  route 5.311ns (76.570%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.836     3.337    cmd_ndata_writer/resetn
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.461 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=194, routed)         3.475     6.936    cmd_data_writer/LCD_WR_reg_1
    SLICE_X4Y99          FDCE                                         f  cmd_data_writer/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.508    -2.876    cmd_data_writer/clk_out1
    SLICE_X4Y99          FDCE                                         r  cmd_data_writer/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_writer/LCD_WR_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.936ns  (logic 1.625ns (23.430%)  route 5.311ns (76.570%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.836     3.337    cmd_ndata_writer/resetn
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.461 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=194, routed)         3.475     6.936    cmd_data_writer/LCD_WR_reg_1
    SLICE_X4Y99          FDPE                                         f  cmd_data_writer/LCD_WR_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.508    -2.876    cmd_data_writer/clk_out1
    SLICE_X4Y99          FDPE                                         r  cmd_data_writer/LCD_WR_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_writer/wr_substate_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.936ns  (logic 1.625ns (23.430%)  route 5.311ns (76.570%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.836     3.337    cmd_ndata_writer/resetn
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.461 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=194, routed)         3.475     6.936    cmd_data_writer/LCD_WR_reg_1
    SLICE_X4Y99          FDCE                                         f  cmd_data_writer/wr_substate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         1.508    -2.876    cmd_data_writer/clk_out1
    SLICE_X4Y99          FDCE                                         r  cmd_data_writer/wr_substate_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            delay_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.314ns (25.060%)  route 0.938ns (74.940%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.715     0.983    cmd_ndata_writer/resetn
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.028 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=194, routed)         0.224     1.252    cmd_ndata_writer_n_1
    SLICE_X3Y83          FDCE                                         f  delay_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.856    -1.247    lcd_clk_OBUF
    SLICE_X3Y83          FDCE                                         r  delay_counter_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            delay_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.314ns (23.854%)  route 1.002ns (76.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.715     0.983    cmd_ndata_writer/resetn
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.028 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=194, routed)         0.287     1.315    cmd_ndata_writer_n_1
    SLICE_X3Y84          FDCE                                         f  delay_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.857    -1.246    lcd_clk_OBUF
    SLICE_X3Y84          FDCE                                         r  delay_counter_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            delay_counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.314ns (23.854%)  route 1.002ns (76.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.715     0.983    cmd_ndata_writer/resetn
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.028 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=194, routed)         0.287     1.315    cmd_ndata_writer_n_1
    SLICE_X3Y84          FDCE                                         f  delay_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.857    -1.246    lcd_clk_OBUF
    SLICE_X3Y84          FDCE                                         r  delay_counter_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            delay_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.373ns  (logic 0.314ns (22.848%)  route 1.059ns (77.152%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.715     0.983    cmd_ndata_writer/resetn
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.028 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=194, routed)         0.345     1.373    cmd_ndata_writer_n_1
    SLICE_X5Y83          FDCE                                         f  delay_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.855    -1.249    lcd_clk_OBUF
    SLICE_X5Y83          FDCE                                         r  delay_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            delay_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.373ns  (logic 0.314ns (22.848%)  route 1.059ns (77.152%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.715     0.983    cmd_ndata_writer/resetn
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.028 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=194, routed)         0.345     1.373    cmd_ndata_writer_n_1
    SLICE_X5Y83          FDCE                                         f  delay_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.855    -1.249    lcd_clk_OBUF
    SLICE_X5Y83          FDCE                                         r  delay_counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            delay_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.373ns  (logic 0.314ns (22.848%)  route 1.059ns (77.152%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.715     0.983    cmd_ndata_writer/resetn
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.028 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=194, routed)         0.345     1.373    cmd_ndata_writer_n_1
    SLICE_X5Y83          FDCE                                         f  delay_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.855    -1.249    lcd_clk_OBUF
    SLICE_X5Y83          FDCE                                         r  delay_counter_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            delay_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.314ns (22.597%)  route 1.075ns (77.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.715     0.983    cmd_ndata_writer/resetn
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.028 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=194, routed)         0.360     1.388    cmd_ndata_writer_n_1
    SLICE_X3Y85          FDCE                                         f  delay_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.858    -1.245    lcd_clk_OBUF
    SLICE_X3Y85          FDCE                                         r  delay_counter_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            delay_counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.314ns (21.842%)  route 1.123ns (78.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.715     0.983    cmd_ndata_writer/resetn
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.028 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=194, routed)         0.408     1.436    cmd_ndata_writer_n_1
    SLICE_X5Y84          FDCE                                         f  delay_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.855    -1.248    lcd_clk_OBUF
    SLICE_X5Y84          FDCE                                         r  delay_counter_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            delay_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.314ns (21.842%)  route 1.123ns (78.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.715     0.983    cmd_ndata_writer/resetn
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.028 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=194, routed)         0.408     1.436    cmd_ndata_writer_n_1
    SLICE_X5Y84          FDCE                                         f  delay_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.855    -1.248    lcd_clk_OBUF
    SLICE_X5Y84          FDCE                                         r  delay_counter_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            delay_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.314ns (21.842%)  route 1.123ns (78.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.715     0.983    cmd_ndata_writer/resetn
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.028 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=194, routed)         0.408     1.436    cmd_ndata_writer_n_1
    SLICE_X5Y84          FDCE                                         f  delay_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=221, routed)         0.855    -1.248    lcd_clk_OBUF
    SLICE_X5Y84          FDCE                                         r  delay_counter_reg[7]/C





