{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 8,
    "design__inferred_latch__count": 0,
    "design__instance__count": 23661,
    "design__instance__area": 236233,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 1225,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 161,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 34,
    "power__internal__total": 0.0038083926774561405,
    "power__switching__total": 0.0017539659747853875,
    "power__leakage__total": 2.3351429945250857e-07,
    "power__total": 0.005562591832131147,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 2.209587,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 3.509742,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.314794,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 5.026566,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.314794,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.074217,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 2392,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 161,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 690,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 4.15827,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 6.475134,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.880494,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -2.930996,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -51.352741,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -2.930996,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.880494,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 36,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -2.930996,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 36,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 618,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 161,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 31,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 1.445512,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 2.309553,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.108595,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 6.256565,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.108595,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 10.510068,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 1047,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 161,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 21,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": 2.103408,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 3.313364,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.31171,
    "timing__setup__ws__corner:min_tt_025C_1v80": 5.231422,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.31171,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.468995,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 2019,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 161,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 608,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": 3.989061,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 6.132511,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.872977,
    "timing__setup__ws__corner:min_ss_100C_1v60": -2.198192,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": -24.122326,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": -2.198192,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.872977,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 19,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -2.198192,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 19,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 458,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 161,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 20,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 1.375176,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 2.186151,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.107312,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 6.408677,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.107312,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 10.746417,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 1333,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 161,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 43,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": 2.314698,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 3.673791,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.318113,
    "timing__setup__ws__corner:max_tt_025C_1v80": 4.845397,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.318113,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 7.829636,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 2744,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 161,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 769,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": 4.343,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 6.757516,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.88834,
    "timing__setup__ws__corner:max_ss_100C_1v60": -3.593684,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -86.936501,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -3.593684,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.88834,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 55,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -3.593684,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 55,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 677,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 161,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 39,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 1.51871,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 2.415971,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.115559,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 6.104161,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.115559,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 10.369986,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 2744,
    "design__max_fanout_violation__count": 161,
    "design__max_cap_violation__count": 769,
    "clock__skew__worst_hold": 4.343,
    "clock__skew__worst_setup": 2.186151,
    "timing__hold__ws": 0.107312,
    "timing__setup__ws": -3.593684,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": -86.936501,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": -3.593684,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.107312,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 110,
    "timing__setup_r2r__ws": -3.593684,
    "timing__setup_r2r_vio__count": 110,
    "design__die__bbox": "0.0 0.0 1378.16 225.76",
    "design__core__bbox": "2.76 2.72 1375.4 223.04",
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__io": 45,
    "design__die__area": 311133,
    "design__core__area": 302420,
    "design__instance__count__stdcell": 23660,
    "design__instance__area__stdcell": 181618,
    "design__instance__count__macros": 1,
    "design__instance__area__macros": 54614.9,
    "design__instance__utilization": 0.781141,
    "design__instance__utilization__stdcell": 0.732906,
    "design__power_grid_violation__count__net:VGND": 2160,
    "design__power_grid_violation__count__net:VPWR": 3176,
    "design__power_grid_violation__count": 5336,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 695204,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 3,
    "design__instance__count__hold_buffer": 785,
    "antenna__violating__nets": 95,
    "antenna__violating__pins": 123,
    "route__antenna_violation__count": 95,
    "route__net": 20155,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 30584,
    "route__wirelength__iter:1": 864874,
    "route__drc_errors__iter:2": 17707,
    "route__wirelength__iter:2": 854926,
    "route__drc_errors__iter:3": 16100,
    "route__wirelength__iter:3": 851821,
    "route__drc_errors__iter:4": 5689,
    "route__wirelength__iter:4": 850842,
    "route__drc_errors__iter:5": 2719,
    "route__wirelength__iter:5": 851096,
    "route__drc_errors__iter:6": 1600,
    "route__wirelength__iter:6": 851033,
    "route__drc_errors__iter:7": 1020,
    "route__wirelength__iter:7": 851115,
    "route__drc_errors__iter:8": 733,
    "route__wirelength__iter:8": 850995,
    "route__drc_errors__iter:9": 608,
    "route__wirelength__iter:9": 850967,
    "route__drc_errors__iter:10": 391,
    "route__wirelength__iter:10": 850718,
    "route__drc_errors__iter:11": 180,
    "route__wirelength__iter:11": 850843,
    "route__drc_errors__iter:12": 138,
    "route__wirelength__iter:12": 850843,
    "route__drc_errors__iter:13": 116,
    "route__wirelength__iter:13": 850892,
    "route__drc_errors__iter:14": 36,
    "route__wirelength__iter:14": 850881,
    "route__drc_errors__iter:15": 36,
    "route__wirelength__iter:15": 850881,
    "route__drc_errors__iter:16": 29,
    "route__wirelength__iter:16": 850787,
    "route__drc_errors__iter:17": 12,
    "route__wirelength__iter:17": 850783,
    "route__drc_errors__iter:18": 12,
    "route__wirelength__iter:18": 850783,
    "route__drc_errors__iter:19": 11,
    "route__wirelength__iter:19": 850783,
    "route__drc_errors__iter:20": 5,
    "route__wirelength__iter:20": 850781,
    "route__drc_errors__iter:21": 0,
    "route__wirelength__iter:21": 850783,
    "route__drc_errors": 0,
    "route__wirelength": 850783,
    "route__vias": 176313,
    "route__vias__singlecut": 176313,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 1,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 1716.7,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 101,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 101,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 101,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 101,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 101,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 101,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 101,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 101,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 101,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 101,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79969,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79996,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000306733,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000563854,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 5.74203e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000563854,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 4.12e-05,
    "ir__drop__worst": 0.000307,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}