// Seed: 173093194
module module_0 (
    output wor   id_0,
    output wor   id_1,
    input  uwire id_2,
    output wire  id_3,
    input  tri   id_4,
    input  tri   id_5,
    input  wand  id_6,
    input  wire  id_7,
    output tri   id_8
);
  assign id_8 = 1 ? 1'b0 : id_4;
  wire id_10;
  assign id_8 = 1;
endmodule
module module_1 (
    output tri  id_0,
    input  tri0 id_1
);
  always @(negedge 1) begin
    if (id_1 > 1) id_0 = 1;
  end
  module_0(
      id_0, id_0, id_1, id_0, id_1, id_1, id_1, id_1, id_0
  );
endmodule
