{
	"cts__timing__setup__tns__pre_repair": -3212.54,
	"cts__timing__setup__ws__pre_repair": -60.5103,
	"cts__clock__skew__setup__pre_repair": 150.022,
	"cts__clock__skew__hold__pre_repair": 150.011,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.110999,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.0107339,
	"cts__timing__drv__max_cap__pre_repair": 1,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 111,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.0114759,
	"cts__power__switching__total__pre_repair": 0.012195,
	"cts__power__leakage__total__pre_repair": 2.01616e-06,
	"cts__power__total__pre_repair": 0.023673,
	"cts__design__io__pre_repair": 264,
	"cts__design__die__area__pre_repair": 6321.52,
	"cts__design__core__area__pre_repair": 5682.74,
	"cts__design__instance__count__pre_repair": 20207,
	"cts__design__instance__area__pre_repair": 2526.92,
	"cts__design__instance__count__stdcell__pre_repair": 20207,
	"cts__design__instance__area__stdcell__pre_repair": 2526.92,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.444665,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.444665,
	"cts__timing__setup__tns__post_repair": -3212.54,
	"cts__timing__setup__ws__post_repair": -60.5103,
	"cts__clock__skew__setup__post_repair": 150.022,
	"cts__clock__skew__hold__post_repair": 150.011,
	"cts__timing__drv__max_slew_limit__post_repair": 0.110999,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.0107339,
	"cts__timing__drv__max_cap__post_repair": 1,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 111,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.0114759,
	"cts__power__switching__total__post_repair": 0.012195,
	"cts__power__leakage__total__post_repair": 2.01616e-06,
	"cts__power__total__post_repair": 0.023673,
	"cts__design__io__post_repair": 264,
	"cts__design__die__area__post_repair": 6321.52,
	"cts__design__core__area__post_repair": 5682.74,
	"cts__design__instance__count__post_repair": 20207,
	"cts__design__instance__area__post_repair": 2526.92,
	"cts__design__instance__count__stdcell__post_repair": 20207,
	"cts__design__instance__area__stdcell__post_repair": 2526.92,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.444665,
	"cts__design__instance__utilization__stdcell__post_repair": 0.444665,
	"cts__design__instance__displacement__total": 670.505,
	"cts__design__instance__displacement__mean": 0.033,
	"cts__design__instance__displacement__max": 1.998,
	"cts__route__wirelength__estimated": 71901.6,
	"cts__design__instance__count__setup_buffer": 7,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 3.65,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0.864,
	"cts__route__wirelength__estimated": 71904.7,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 42.2107,
	"cts__clock__skew__setup": 150.099,
	"cts__clock__skew__hold": 150.088,
	"cts__timing__drv__max_slew_limit": 0.0989615,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.0134532,
	"cts__timing__drv__max_cap": 1,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0114776,
	"cts__power__switching__total": 0.0122467,
	"cts__power__leakage__total": 2.01681e-06,
	"cts__power__total": 0.0237263,
	"cts__design__io": 264,
	"cts__design__die__area": 6321.52,
	"cts__design__core__area": 5682.74,
	"cts__design__instance__count": 20214,
	"cts__design__instance__area": 2527.5,
	"cts__design__instance__count__stdcell": 20214,
	"cts__design__instance__area__stdcell": 2527.5,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.444768,
	"cts__design__instance__utilization__stdcell": 0.444768
}