$date
Wed Dec 16 16:04:05 2020
$end
$version
Aldec HDL Simulator Version 10.03.3558
$end
$timescale
1 ps
$end

$scope module tb $end

$scope module t $end
$var wire 1 ! CLK $end
$var wire 1 " LED $end
$var wire 1 # PIN_10 $end
$var wire 1 $ PIN_11 $end
$var wire 1 % PIN_12 $end
$var wire 1 & PIN_13 $end
$var wire 1 ' SPI_In $end
$var wire 1 ( SPI_Out $end
$var wire 1 ) SPI_Data_Available $end
$var wire 1 * RegMap_In $end
$var wire 1 + RegMap_Out $end
$var wire 1 , RegMap_Data_Available $end
$var wire 8 - AddrBus [7:0] $end
$var wire 8 . DataBus [7:0] $end

$scope module controller $end
$var wire 1 ! clk $end
$var wire 1 " LED $end
$var wire 8 - AddrBus [7:0] $end
$var wire 8 . DataBus [7:0] $end
$var wire 1 ) SPI_Data_Available $end
$var wire 1 , RegMap_Data_available $end
$var wire 1 / BusActive $end
$var reg 1 0 SPI_In $end
$var reg 1 1 SPI_Out $end
$var reg 1 2 RegMap_In $end
$var reg 1 3 RegMap_Out $end
$var reg 1 4 LED_state $end
$var reg 3 5 state [2:0] $end
$upscope $end


$scope module reg_mag_i $end
$var wire 1 ! clk $end
$var wire 1 + RegMap_Out $end
$var wire 1 * RegMap_In $end
$var wire 8 - AddrBus [7:0] $end
$var wire 8 . DataBus [7:0] $end
$var reg 1 6 RegMap_Data_Available $end
$var reg 8 7 inData [7:0] $end
$var reg 8 8 inAddr [7:0] $end
$var reg 8 9 outData [7:0] $end
$var reg 1 : state $end
$var reg 1 ; addr_rcv $end
$var reg 1 < r_w $end
$upscope $end


$scope module SPI_i $end
$var wire 1 ! clk $end
$var wire 1 # SCK $end
$var wire 1 $ SSEL $end
$var wire 1 % MOSI $end
$var wire 1 & MISO $end
$var wire 1 ' SPI_In $end
$var wire 1 ( SPI_Out $end
$var wire 8 - AddrBus [7:0] $end
$var wire 8 . DataBus [7:0] $end
$var wire 1 = SCK_risingedge $end
$var wire 1 > SCK_fallingedge $end
$var wire 1 ? SSEL_active $end
$var wire 1 @ MOSI_data $end
$var reg 1 A SPI_Data_Available $end
$var reg 3 B SCKr [2:0] $end
$var reg 3 C SSELr [2:0] $end
$var reg 2 D MOSIr [1:0] $end
$var reg 3 E state [2:0] $end
$var reg 3 F in_cnt [2:0] $end
$var reg 3 G out_cnt [2:0] $end
$var reg 1 H bit_out $end
$var reg 1 I firstByte $end
$var reg 1 J secondByte $end
$var reg 1 K d1 $end
$var reg 8 L addr [7:0] $end
$var reg 1 M byte_received $end
$var reg 8 N in_data [7:0] $end
$var reg 8 O out_data [7:0] $end
$var reg 1 P r_w $end
$var reg 1 Q data_sent $end
$var reg 1 R addr_sent $end
$var reg 8 S module_out [7:0] $end
$var reg 8 T data [7:0] $end
$var reg 1 U start_transaction $end
$var parameter 3 V IDLE $end
$var parameter 3 W TX_RX $end
$var parameter 3 X SET_ADDR $end
$var parameter 3 Y REQ_DATA $end
$var parameter 3 Z LOAD_DATA $end
$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
x!
x"
x#
x$
x%
x&
x'
x(
x)
x*
x+
x,
bz -
bx .
x/
x0
x1
x2
x3
x4
bx 5
x6
bx 7
bx 8
bx 9
x:
x;
x<
x=
x>
x?
x@
xA
bx B
bx C
bx D
bx E
bx F
bx G
xH
xI
xJ
xK
bx L
xM
bx N
bx O
xP
xQ
xR
bx S
bx T
xU
b0 V
b1 W
b10 X
b11 Y
b100 Z
$end
