{"vcs1":{"timestamp_begin":1750055588.459578088, "rt":2.06, "ut":0.62, "st":0.08}}
{"vcselab":{"timestamp_begin":1750055590.597347298, "rt":0.74, "ut":0.20, "st":0.07}}
{"link":{"timestamp_begin":1750055591.403782728, "rt":0.15, "ut":0.12, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750055588.144002173}
{"VCS_COMP_START_TIME": 1750055588.144002173}
{"VCS_COMP_END_TIME": 1750055733.594142700}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv -full64 -debug_access+all"}
{"vcs1": {"peak_mem": 941852}}
{"stitch_vcselab": {"peak_mem": 941957}}
